
Projet_prototypage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006628  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000810  080067b8  080067b8  000077b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fc8  08006fc8  00008064  2**0
                  CONTENTS
  4 .ARM          00000008  08006fc8  08006fc8  00007fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fd0  08006fd0  00008064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fd0  08006fd0  00007fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fd4  08006fd4  00007fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08006fd8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d4  20000064  0800703c  00008064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a38  0800703c  00008a38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132d8  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a0a  00000000  00000000  0001b36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  0001dd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d5d  00000000  00000000  0001ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000168da  00000000  00000000  0001fbcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167d3  00000000  00000000  000364a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089ade  00000000  00000000  0004cc7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6758  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dc0  00000000  00000000  000d679c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000db55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067a0 	.word	0x080067a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	080067a0 	.word	0x080067a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2iz>:
 800083c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d215      	bcs.n	8000872 <__aeabi_d2iz+0x36>
 8000846:	d511      	bpl.n	800086c <__aeabi_d2iz+0x30>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d912      	bls.n	8000878 <__aeabi_d2iz+0x3c>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000862:	fa23 f002 	lsr.w	r0, r3, r2
 8000866:	bf18      	it	ne
 8000868:	4240      	negne	r0, r0
 800086a:	4770      	bx	lr
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	4770      	bx	lr
 8000872:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000876:	d105      	bne.n	8000884 <__aeabi_d2iz+0x48>
 8000878:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800087c:	bf08      	it	eq
 800087e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b090      	sub	sp, #64	@ 0x40
 8000890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int old_nb_electrodes_couvertes = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int old_taille_objet = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800089a:	f000 ff29 	bl	80016f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089e:	f000 f89b 	bl	80009d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a2:	f000 f9cd 	bl	8000c40 <MX_GPIO_Init>
  MX_TIM2_Init();
 80008a6:	f000 f92b 	bl	8000b00 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80008aa:	f000 f999 	bl	8000be0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80008ae:	f000 f8e9 	bl	8000a84 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80008b2:	2100      	movs	r1, #0
 80008b4:	483b      	ldr	r0, [pc, #236]	@ (80009a4 <main+0x118>)
 80008b6:	f003 fc83 	bl	80041c0 <HAL_TIM_IC_Start_IT>

  SSD1306_Init (); // initialize the display
 80008ba:	f000 faa3 	bl	8000e04 <SSD1306_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char message[20];
	  sprintf(message, "%d\n", periode);
 80008be:	4b3a      	ldr	r3, [pc, #232]	@ (80009a8 <main+0x11c>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c6:	4939      	ldr	r1, [pc, #228]	@ (80009ac <main+0x120>)
 80008c8:	4618      	mov	r0, r3
 80008ca:	f005 fac9 	bl	8005e60 <siprintf>
	  HAL_UART_Transmit(&huart2, (const uint8_t*)message, sizeof(periode), HAL_MAX_DELAY);
 80008ce:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295
 80008d6:	2204      	movs	r2, #4
 80008d8:	4835      	ldr	r0, [pc, #212]	@ (80009b0 <main+0x124>)
 80008da:	f004 fb9b 	bl	8005014 <HAL_UART_Transmit>


	  // rafraichissement
	  if (nb_electrodes_couvertes != old_nb_electrodes_couvertes || taille_objet != old_taille_objet) {
 80008de:	4b35      	ldr	r3, [pc, #212]	@ (80009b4 <main+0x128>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d104      	bne.n	80008f2 <main+0x66>
 80008e8:	4b33      	ldr	r3, [pc, #204]	@ (80009b8 <main+0x12c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d054      	beq.n	800099c <main+0x110>
		  // formatage
		  char message_nb_electrodes[10];
		  sprintf(message_nb_electrodes, "%d", nb_electrodes_couvertes);
 80008f2:	4b30      	ldr	r3, [pc, #192]	@ (80009b4 <main+0x128>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	f107 0318 	add.w	r3, r7, #24
 80008fa:	4930      	ldr	r1, [pc, #192]	@ (80009bc <main+0x130>)
 80008fc:	4618      	mov	r0, r3
 80008fe:	f005 faaf 	bl	8005e60 <siprintf>

		  char message_taille_objet[10];
		  sprintf(message_taille_objet, "%d", taille_objet);
 8000902:	4b2d      	ldr	r3, [pc, #180]	@ (80009b8 <main+0x12c>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	f107 030c 	add.w	r3, r7, #12
 800090a:	492c      	ldr	r1, [pc, #176]	@ (80009bc <main+0x130>)
 800090c:	4618      	mov	r0, r3
 800090e:	f005 faa7 	bl	8005e60 <siprintf>

		  char message_incertitude_taille[10];
		  sprintf(message_incertitude_taille, "%d", incertitude_taille_objet);
 8000912:	4b2b      	ldr	r3, [pc, #172]	@ (80009c0 <main+0x134>)
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	463b      	mov	r3, r7
 8000918:	4928      	ldr	r1, [pc, #160]	@ (80009bc <main+0x130>)
 800091a:	4618      	mov	r0, r3
 800091c:	f005 faa0 	bl	8005e60 <siprintf>


		  // affichage
		  SSD1306_Clear();
 8000920:	f000 fc93 	bl	800124a <SSD1306_Clear>

		  SSD1306_GotoXY (1, LIGNE*0);
 8000924:	2100      	movs	r1, #0
 8000926:	2001      	movs	r0, #1
 8000928:	f000 fbd6 	bl	80010d8 <SSD1306_GotoXY>
		  SSD1306_Puts ("Nb electrodes: ", &Font_7x10, 1);
 800092c:	2201      	movs	r2, #1
 800092e:	4925      	ldr	r1, [pc, #148]	@ (80009c4 <main+0x138>)
 8000930:	4825      	ldr	r0, [pc, #148]	@ (80009c8 <main+0x13c>)
 8000932:	f000 fc65 	bl	8001200 <SSD1306_Puts>
		  SSD1306_Puts (message_nb_electrodes, &Font_7x10, 1);
 8000936:	f107 0318 	add.w	r3, r7, #24
 800093a:	2201      	movs	r2, #1
 800093c:	4921      	ldr	r1, [pc, #132]	@ (80009c4 <main+0x138>)
 800093e:	4618      	mov	r0, r3
 8000940:	f000 fc5e 	bl	8001200 <SSD1306_Puts>


		  SSD1306_GotoXY (1, LIGNE*2);
 8000944:	2118      	movs	r1, #24
 8000946:	2001      	movs	r0, #1
 8000948:	f000 fbc6 	bl	80010d8 <SSD1306_GotoXY>
		  SSD1306_Puts ("Taille objet:", &Font_7x10, 1);
 800094c:	2201      	movs	r2, #1
 800094e:	491d      	ldr	r1, [pc, #116]	@ (80009c4 <main+0x138>)
 8000950:	481e      	ldr	r0, [pc, #120]	@ (80009cc <main+0x140>)
 8000952:	f000 fc55 	bl	8001200 <SSD1306_Puts>

		  SSD1306_GotoXY (1,LIGNE*3);
 8000956:	2124      	movs	r1, #36	@ 0x24
 8000958:	2001      	movs	r0, #1
 800095a:	f000 fbbd 	bl	80010d8 <SSD1306_GotoXY>
		  SSD1306_Puts (message_taille_objet, &Font_7x10, 1);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	2201      	movs	r2, #1
 8000964:	4917      	ldr	r1, [pc, #92]	@ (80009c4 <main+0x138>)
 8000966:	4618      	mov	r0, r3
 8000968:	f000 fc4a 	bl	8001200 <SSD1306_Puts>
		  SSD1306_Puts (" +- ", &Font_7x10, 1);
 800096c:	2201      	movs	r2, #1
 800096e:	4915      	ldr	r1, [pc, #84]	@ (80009c4 <main+0x138>)
 8000970:	4817      	ldr	r0, [pc, #92]	@ (80009d0 <main+0x144>)
 8000972:	f000 fc45 	bl	8001200 <SSD1306_Puts>
		  SSD1306_Puts (message_incertitude_taille, &Font_7x10, 1);
 8000976:	463b      	mov	r3, r7
 8000978:	2201      	movs	r2, #1
 800097a:	4912      	ldr	r1, [pc, #72]	@ (80009c4 <main+0x138>)
 800097c:	4618      	mov	r0, r3
 800097e:	f000 fc3f 	bl	8001200 <SSD1306_Puts>
		  SSD1306_Puts (" mm2", &Font_7x10, 1);
 8000982:	2201      	movs	r2, #1
 8000984:	490f      	ldr	r1, [pc, #60]	@ (80009c4 <main+0x138>)
 8000986:	4813      	ldr	r0, [pc, #76]	@ (80009d4 <main+0x148>)
 8000988:	f000 fc3a 	bl	8001200 <SSD1306_Puts>

		  SSD1306_UpdateScreen();
 800098c:	f000 fafe 	bl	8000f8c <SSD1306_UpdateScreen>

		  old_nb_electrodes_couvertes = nb_electrodes_couvertes;
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <main+0x128>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  old_taille_objet = taille_objet;
 8000996:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <main+0x12c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	63bb      	str	r3, [r7, #56]	@ 0x38
	  }

	  HAL_Delay(100);
 800099c:	2064      	movs	r0, #100	@ 0x64
 800099e:	f000 ff0d 	bl	80017bc <HAL_Delay>
  {
 80009a2:	e78c      	b.n	80008be <main+0x32>
 80009a4:	200000d4 	.word	0x200000d4
 80009a8:	200001ac 	.word	0x200001ac
 80009ac:	080067b8 	.word	0x080067b8
 80009b0:	20000120 	.word	0x20000120
 80009b4:	200001b0 	.word	0x200001b0
 80009b8:	200001b4 	.word	0x200001b4
 80009bc:	080067bc 	.word	0x080067bc
 80009c0:	200001b8 	.word	0x200001b8
 80009c4:	20000000 	.word	0x20000000
 80009c8:	080067c0 	.word	0x080067c0
 80009cc:	080067d0 	.word	0x080067d0
 80009d0:	080067e0 	.word	0x080067e0
 80009d4:	080067e8 	.word	0x080067e8

080009d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b09c      	sub	sp, #112	@ 0x70
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80009e2:	2228      	movs	r2, #40	@ 0x28
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f005 fa5a 	bl	8005ea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ec:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2230      	movs	r2, #48	@ 0x30
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f005 fa4c 	bl	8005ea0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a10:	2310      	movs	r3, #16
 8000a12:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a14:	2302      	movs	r3, #2
 8000a16:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000a1c:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 8000a20:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a22:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a26:	4618      	mov	r0, r3
 8000a28:	f001 ff1a 	bl	8002860 <HAL_RCC_OscConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000a32:	f000 f9e1 	bl	8000df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a36:	230f      	movs	r3, #15
 8000a38:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a46:	2300      	movs	r3, #0
 8000a48:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a4a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a4e:	2101      	movs	r1, #1
 8000a50:	4618      	mov	r0, r3
 8000a52:	f002 ff43 	bl	80038dc <HAL_RCC_ClockConfig>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000a5c:	f000 f9cc 	bl	8000df8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a60:	2320      	movs	r3, #32
 8000a62:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000a64:	2300      	movs	r3, #0
 8000a66:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f003 f96c 	bl	8003d48 <HAL_RCCEx_PeriphCLKConfig>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000a76:	f000 f9bf 	bl	8000df8 <Error_Handler>
  }
}
 8000a7a:	bf00      	nop
 8000a7c:	3770      	adds	r7, #112	@ 0x70
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a88:	4b1b      	ldr	r3, [pc, #108]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000afc <MX_I2C1_Init+0x78>)
 8000a8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a90:	f240 220b 	movw	r2, #523	@ 0x20b
 8000a94:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a96:	4b18      	ldr	r3, [pc, #96]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a9c:	4b16      	ldr	r3, [pc, #88]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa2:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000aae:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab4:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ac0:	480d      	ldr	r0, [pc, #52]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ac2:	f001 f999 	bl	8001df8 <HAL_I2C_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000acc:	f000 f994 	bl	8000df8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4809      	ldr	r0, [pc, #36]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ad4:	f001 fe2c 	bl	8002730 <HAL_I2CEx_ConfigAnalogFilter>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000ade:	f000 f98b 	bl	8000df8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4804      	ldr	r0, [pc, #16]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ae6:	f001 fe6e 	bl	80027c6 <HAL_I2CEx_ConfigDigitalFilter>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000af0:	f000 f982 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000080 	.word	0x20000080
 8000afc:	40005400 	.word	0x40005400

08000b00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08c      	sub	sp, #48	@ 0x30
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b06:	f107 0320 	add.w	r3, r7, #32
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b34:	4b29      	ldr	r3, [pc, #164]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3a:	4b28      	ldr	r3, [pc, #160]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b40:	4b26      	ldr	r3, [pc, #152]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b42:	f04f 32ff 	mov.w	r2, #4294967295
 8000b46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b48:	4b24      	ldr	r3, [pc, #144]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b4e:	4b23      	ldr	r3, [pc, #140]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b50:	2280      	movs	r2, #128	@ 0x80
 8000b52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b54:	4821      	ldr	r0, [pc, #132]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b56:	f003 fa7b 	bl	8004050 <HAL_TIM_Base_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8000b60:	f000 f94a 	bl	8000df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b68:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b6a:	f107 0320 	add.w	r3, r7, #32
 8000b6e:	4619      	mov	r1, r3
 8000b70:	481a      	ldr	r0, [pc, #104]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b72:	f003 fe0e 	bl	8004792 <HAL_TIM_ConfigClockSource>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000b7c:	f000 f93c 	bl	8000df8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000b80:	4816      	ldr	r0, [pc, #88]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000b82:	f003 fabc 	bl	80040fe <HAL_TIM_IC_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000b8c:	f000 f934 	bl	8000df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480f      	ldr	r0, [pc, #60]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000ba0:	f004 f966 	bl	8004e70 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8000baa:	f000 f925 	bl	8000df8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_TIM2_Init+0xdc>)
 8000bc6:	f003 fd48 	bl	800465a <HAL_TIM_IC_ConfigChannel>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000bd0:	f000 f912 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bd4:	bf00      	nop
 8000bd6:	3730      	adds	r7, #48	@ 0x30
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200000d4 	.word	0x200000d4

08000be0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000be4:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000be6:	4a15      	ldr	r2, [pc, #84]	@ (8000c3c <MX_USART2_UART_Init+0x5c>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bea:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c16:	4b08      	ldr	r3, [pc, #32]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c22:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <MX_USART2_UART_Init+0x58>)
 8000c24:	f004 f9a8 	bl	8004f78 <HAL_UART_Init>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c2e:	f000 f8e3 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000120 	.word	0x20000120
 8000c3c:	40004400 	.word	0x40004400

08000c40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <MX_GPIO_Init+0x44>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <MX_GPIO_Init+0x44>)
 8000c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c50:	6153      	str	r3, [r2, #20]
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <MX_GPIO_Init+0x44>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <MX_GPIO_Init+0x44>)
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	4a08      	ldr	r2, [pc, #32]	@ (8000c84 <MX_GPIO_Init+0x44>)
 8000c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c68:	6153      	str	r3, [r2, #20]
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <MX_GPIO_Init+0x44>)
 8000c6c:	695b      	ldr	r3, [r3, #20]
 8000c6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c72:	603b      	str	r3, [r7, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000

08000c88 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a4d      	ldr	r2, [pc, #308]	@ (8000dc8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	f040 8089 	bne.w	8000dac <HAL_TIM_IC_CaptureCallback+0x124>

		if (i_mesure < NB_MESURES_MOYENNE) {
 8000c9a:	4b4c      	ldr	r3, [pc, #304]	@ (8000dcc <HAL_TIM_IC_CaptureCallback+0x144>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2bc7      	cmp	r3, #199	@ 0xc7
 8000ca0:	dc1b      	bgt.n	8000cda <HAL_TIM_IC_CaptureCallback+0x52>
			mesures[i_mesure] = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1) - t_start;
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4848      	ldr	r0, [pc, #288]	@ (8000dc8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8000ca6:	f003 fe3d 	bl	8004924 <HAL_TIM_ReadCapturedValue>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a48      	ldr	r2, [pc, #288]	@ (8000dd0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8000cae:	6812      	ldr	r2, [r2, #0]
 8000cb0:	1a9a      	subs	r2, r3, r2
 8000cb2:	4b46      	ldr	r3, [pc, #280]	@ (8000dcc <HAL_TIM_IC_CaptureCallback+0x144>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4611      	mov	r1, r2
 8000cb8:	4a46      	ldr	r2, [pc, #280]	@ (8000dd4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8000cba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			t_start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4841      	ldr	r0, [pc, #260]	@ (8000dc8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8000cc2:	f003 fe2f 	bl	8004924 <HAL_TIM_ReadCapturedValue>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b41      	ldr	r3, [pc, #260]	@ (8000dd0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8000ccc:	601a      	str	r2, [r3, #0]
			i_mesure++;
 8000cce:	4b3f      	ldr	r3, [pc, #252]	@ (8000dcc <HAL_TIM_IC_CaptureCallback+0x144>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	4a3d      	ldr	r2, [pc, #244]	@ (8000dcc <HAL_TIM_IC_CaptureCallback+0x144>)
 8000cd6:	6013      	str	r3, [r2, #0]
			taille_objet = N_TO_T(nb_electrodes_couvertes);
			incertitude_taille_objet = INCERTITUDE(nb_electrodes_couvertes);
		}

	}
}
 8000cd8:	e068      	b.n	8000dac <HAL_TIM_IC_CaptureCallback+0x124>
			i_mesure = 0;
 8000cda:	4b3c      	ldr	r3, [pc, #240]	@ (8000dcc <HAL_TIM_IC_CaptureCallback+0x144>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
			int somme = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60fb      	str	r3, [r7, #12]
			for(int i=0; i<NB_MESURES_MOYENNE; i++) {
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	e009      	b.n	8000cfe <HAL_TIM_IC_CaptureCallback+0x76>
				somme += mesures[i];
 8000cea:	4a3a      	ldr	r2, [pc, #232]	@ (8000dd4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	60fb      	str	r3, [r7, #12]
			for(int i=0; i<NB_MESURES_MOYENNE; i++) {
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	2bc7      	cmp	r3, #199	@ 0xc7
 8000d02:	ddf2      	ble.n	8000cea <HAL_TIM_IC_CaptureCallback+0x62>
			periode = somme / NB_MESURES_MOYENNE;
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4a34      	ldr	r2, [pc, #208]	@ (8000dd8 <HAL_TIM_IC_CaptureCallback+0x150>)
 8000d08:	fb82 1203 	smull	r1, r2, r2, r3
 8000d0c:	1192      	asrs	r2, r2, #6
 8000d0e:	17db      	asrs	r3, r3, #31
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	4a32      	ldr	r2, [pc, #200]	@ (8000ddc <HAL_TIM_IC_CaptureCallback+0x154>)
 8000d14:	6013      	str	r3, [r2, #0]
			nb_electrodes_couvertes = P_TO_N(periode);
 8000d16:	4b31      	ldr	r3, [pc, #196]	@ (8000ddc <HAL_TIM_IC_CaptureCallback+0x154>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fd24 	bl	8000768 <__aeabi_i2d>
 8000d20:	a325      	add	r3, pc, #148	@ (adr r3, 8000db8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d26:	f7ff faa3 	bl	8000270 <__aeabi_dmul>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	4610      	mov	r0, r2
 8000d30:	4619      	mov	r1, r3
 8000d32:	a323      	add	r3, pc, #140	@ (adr r3, 8000dc0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d38:	f7ff fbc8 	bl	80004cc <__aeabi_dsub>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4610      	mov	r0, r2
 8000d42:	4619      	mov	r1, r3
 8000d44:	f7ff fd7a 	bl	800083c <__aeabi_d2iz>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	4a25      	ldr	r2, [pc, #148]	@ (8000de0 <HAL_TIM_IC_CaptureCallback+0x158>)
 8000d4c:	6013      	str	r3, [r2, #0]
			taille_objet = N_TO_T(nb_electrodes_couvertes);
 8000d4e:	4b24      	ldr	r3, [pc, #144]	@ (8000de0 <HAL_TIM_IC_CaptureCallback+0x158>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4613      	mov	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4413      	add	r3, r2
 8000d58:	009a      	lsls	r2, r3, #2
 8000d5a:	4413      	add	r3, r2
 8000d5c:	4a21      	ldr	r2, [pc, #132]	@ (8000de4 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8000d5e:	6013      	str	r3, [r2, #0]
			incertitude_taille_objet = INCERTITUDE(nb_electrodes_couvertes);
 8000d60:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <HAL_TIM_IC_CaptureCallback+0x158>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	3b01      	subs	r3, #1
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fcfe 	bl	8000768 <__aeabi_i2d>
 8000d6c:	f04f 0200 	mov.w	r2, #0
 8000d70:	4b1d      	ldr	r3, [pc, #116]	@ (8000de8 <HAL_TIM_IC_CaptureCallback+0x160>)
 8000d72:	f7ff fa7d 	bl	8000270 <__aeabi_dmul>
 8000d76:	4602      	mov	r2, r0
 8000d78:	460b      	mov	r3, r1
 8000d7a:	4610      	mov	r0, r2
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f04f 0200 	mov.w	r2, #0
 8000d82:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <HAL_TIM_IC_CaptureCallback+0x164>)
 8000d84:	f7ff fba4 	bl	80004d0 <__adddf3>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	4619      	mov	r1, r3
 8000d90:	f04f 0200 	mov.w	r2, #0
 8000d94:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8000d96:	f7ff fa6b 	bl	8000270 <__aeabi_dmul>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	4610      	mov	r0, r2
 8000da0:	4619      	mov	r1, r3
 8000da2:	f7ff fd4b 	bl	800083c <__aeabi_d2iz>
 8000da6:	4603      	mov	r3, r0
 8000da8:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8000daa:	6013      	str	r3, [r2, #0]
}
 8000dac:	bf00      	nop
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	f3af 8000 	nop.w
 8000db8:	e3a7daa5 	.word	0xe3a7daa5
 8000dbc:	3f950331 	.word	0x3f950331
 8000dc0:	9ba5e354 	.word	0x9ba5e354
 8000dc4:	402e60c4 	.word	0x402e60c4
 8000dc8:	200000d4 	.word	0x200000d4
 8000dcc:	200004dc 	.word	0x200004dc
 8000dd0:	200001a8 	.word	0x200001a8
 8000dd4:	200001bc 	.word	0x200001bc
 8000dd8:	51eb851f 	.word	0x51eb851f
 8000ddc:	200001ac 	.word	0x200001ac
 8000de0:	200001b0 	.word	0x200001b0
 8000de4:	200001b4 	.word	0x200001b4
 8000de8:	40230000 	.word	0x40230000
 8000dec:	402c0000 	.word	0x402c0000
 8000df0:	40100000 	.word	0x40100000
 8000df4:	200001b8 	.word	0x200001b8

08000df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfc:	b672      	cpsid	i
}
 8000dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <Error_Handler+0x8>

08000e04 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000e0a:	f000 fa27 	bl	800125c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000e0e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000e12:	2201      	movs	r2, #1
 8000e14:	2178      	movs	r1, #120	@ 0x78
 8000e16:	485b      	ldr	r0, [pc, #364]	@ (8000f84 <SSD1306_Init+0x180>)
 8000e18:	f001 f972 	bl	8002100 <HAL_I2C_IsDeviceReady>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	e0a9      	b.n	8000f7a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000e26:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000e2a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000e2c:	e002      	b.n	8000e34 <SSD1306_Init+0x30>
		p--;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1f9      	bne.n	8000e2e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000e3a:	22ae      	movs	r2, #174	@ 0xae
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2078      	movs	r0, #120	@ 0x78
 8000e40:	f000 fa88 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000e44:	2220      	movs	r2, #32
 8000e46:	2100      	movs	r1, #0
 8000e48:	2078      	movs	r0, #120	@ 0x78
 8000e4a:	f000 fa83 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000e4e:	2210      	movs	r2, #16
 8000e50:	2100      	movs	r1, #0
 8000e52:	2078      	movs	r0, #120	@ 0x78
 8000e54:	f000 fa7e 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000e58:	22b0      	movs	r2, #176	@ 0xb0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2078      	movs	r0, #120	@ 0x78
 8000e5e:	f000 fa79 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000e62:	22c8      	movs	r2, #200	@ 0xc8
 8000e64:	2100      	movs	r1, #0
 8000e66:	2078      	movs	r0, #120	@ 0x78
 8000e68:	f000 fa74 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2100      	movs	r1, #0
 8000e70:	2078      	movs	r0, #120	@ 0x78
 8000e72:	f000 fa6f 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000e76:	2210      	movs	r2, #16
 8000e78:	2100      	movs	r1, #0
 8000e7a:	2078      	movs	r0, #120	@ 0x78
 8000e7c:	f000 fa6a 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000e80:	2240      	movs	r2, #64	@ 0x40
 8000e82:	2100      	movs	r1, #0
 8000e84:	2078      	movs	r0, #120	@ 0x78
 8000e86:	f000 fa65 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000e8a:	2281      	movs	r2, #129	@ 0x81
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	2078      	movs	r0, #120	@ 0x78
 8000e90:	f000 fa60 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000e94:	22ff      	movs	r2, #255	@ 0xff
 8000e96:	2100      	movs	r1, #0
 8000e98:	2078      	movs	r0, #120	@ 0x78
 8000e9a:	f000 fa5b 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000e9e:	22a1      	movs	r2, #161	@ 0xa1
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	2078      	movs	r0, #120	@ 0x78
 8000ea4:	f000 fa56 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000ea8:	22a6      	movs	r2, #166	@ 0xa6
 8000eaa:	2100      	movs	r1, #0
 8000eac:	2078      	movs	r0, #120	@ 0x78
 8000eae:	f000 fa51 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000eb2:	22a8      	movs	r2, #168	@ 0xa8
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	2078      	movs	r0, #120	@ 0x78
 8000eb8:	f000 fa4c 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000ebc:	223f      	movs	r2, #63	@ 0x3f
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	2078      	movs	r0, #120	@ 0x78
 8000ec2:	f000 fa47 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000ec6:	22a4      	movs	r2, #164	@ 0xa4
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2078      	movs	r0, #120	@ 0x78
 8000ecc:	f000 fa42 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000ed0:	22d3      	movs	r2, #211	@ 0xd3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	2078      	movs	r0, #120	@ 0x78
 8000ed6:	f000 fa3d 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	2078      	movs	r0, #120	@ 0x78
 8000ee0:	f000 fa38 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000ee4:	22d5      	movs	r2, #213	@ 0xd5
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	2078      	movs	r0, #120	@ 0x78
 8000eea:	f000 fa33 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000eee:	22f0      	movs	r2, #240	@ 0xf0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	2078      	movs	r0, #120	@ 0x78
 8000ef4:	f000 fa2e 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000ef8:	22d9      	movs	r2, #217	@ 0xd9
 8000efa:	2100      	movs	r1, #0
 8000efc:	2078      	movs	r0, #120	@ 0x78
 8000efe:	f000 fa29 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000f02:	2222      	movs	r2, #34	@ 0x22
 8000f04:	2100      	movs	r1, #0
 8000f06:	2078      	movs	r0, #120	@ 0x78
 8000f08:	f000 fa24 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000f0c:	22da      	movs	r2, #218	@ 0xda
 8000f0e:	2100      	movs	r1, #0
 8000f10:	2078      	movs	r0, #120	@ 0x78
 8000f12:	f000 fa1f 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000f16:	2212      	movs	r2, #18
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2078      	movs	r0, #120	@ 0x78
 8000f1c:	f000 fa1a 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000f20:	22db      	movs	r2, #219	@ 0xdb
 8000f22:	2100      	movs	r1, #0
 8000f24:	2078      	movs	r0, #120	@ 0x78
 8000f26:	f000 fa15 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000f2a:	2220      	movs	r2, #32
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	2078      	movs	r0, #120	@ 0x78
 8000f30:	f000 fa10 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000f34:	228d      	movs	r2, #141	@ 0x8d
 8000f36:	2100      	movs	r1, #0
 8000f38:	2078      	movs	r0, #120	@ 0x78
 8000f3a:	f000 fa0b 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000f3e:	2214      	movs	r2, #20
 8000f40:	2100      	movs	r1, #0
 8000f42:	2078      	movs	r0, #120	@ 0x78
 8000f44:	f000 fa06 	bl	8001354 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000f48:	22af      	movs	r2, #175	@ 0xaf
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2078      	movs	r0, #120	@ 0x78
 8000f4e:	f000 fa01 	bl	8001354 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000f52:	222e      	movs	r2, #46	@ 0x2e
 8000f54:	2100      	movs	r1, #0
 8000f56:	2078      	movs	r0, #120	@ 0x78
 8000f58:	f000 f9fc 	bl	8001354 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 f843 	bl	8000fe8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000f62:	f000 f813 	bl	8000f8c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000f66:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <SSD1306_Init+0x184>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <SSD1306_Init+0x184>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000f72:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <SSD1306_Init+0x184>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000f78:	2301      	movs	r3, #1
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000080 	.word	0x20000080
 8000f88:	200008e0 	.word	0x200008e0

08000f8c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000f92:	2300      	movs	r3, #0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	e01d      	b.n	8000fd4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	3b50      	subs	r3, #80	@ 0x50
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2078      	movs	r0, #120	@ 0x78
 8000fa4:	f000 f9d6 	bl	8001354 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2100      	movs	r1, #0
 8000fac:	2078      	movs	r0, #120	@ 0x78
 8000fae:	f000 f9d1 	bl	8001354 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000fb2:	2210      	movs	r2, #16
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	2078      	movs	r0, #120	@ 0x78
 8000fb8:	f000 f9cc 	bl	8001354 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	01db      	lsls	r3, r3, #7
 8000fc0:	4a08      	ldr	r2, [pc, #32]	@ (8000fe4 <SSD1306_UpdateScreen+0x58>)
 8000fc2:	441a      	add	r2, r3
 8000fc4:	2380      	movs	r3, #128	@ 0x80
 8000fc6:	2140      	movs	r1, #64	@ 0x40
 8000fc8:	2078      	movs	r0, #120	@ 0x78
 8000fca:	f000 f95d 	bl	8001288 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	71fb      	strb	r3, [r7, #7]
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	2b07      	cmp	r3, #7
 8000fd8:	d9de      	bls.n	8000f98 <SSD1306_UpdateScreen+0xc>
	}
}
 8000fda:	bf00      	nop
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200004e0 	.word	0x200004e0

08000fe8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d101      	bne.n	8000ffc <SSD1306_Fill+0x14>
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	e000      	b.n	8000ffe <SSD1306_Fill+0x16>
 8000ffc:	23ff      	movs	r3, #255	@ 0xff
 8000ffe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001002:	4619      	mov	r1, r3
 8001004:	4803      	ldr	r0, [pc, #12]	@ (8001014 <SSD1306_Fill+0x2c>)
 8001006:	f004 ff4b 	bl	8005ea0 <memset>
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	200004e0 	.word	0x200004e0

08001018 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	80fb      	strh	r3, [r7, #6]
 8001022:	460b      	mov	r3, r1
 8001024:	80bb      	strh	r3, [r7, #4]
 8001026:	4613      	mov	r3, r2
 8001028:	70fb      	strb	r3, [r7, #3]
	if (
 800102a:	88fb      	ldrh	r3, [r7, #6]
 800102c:	2b7f      	cmp	r3, #127	@ 0x7f
 800102e:	d848      	bhi.n	80010c2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001030:	88bb      	ldrh	r3, [r7, #4]
 8001032:	2b3f      	cmp	r3, #63	@ 0x3f
 8001034:	d845      	bhi.n	80010c2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001036:	4b26      	ldr	r3, [pc, #152]	@ (80010d0 <SSD1306_DrawPixel+0xb8>)
 8001038:	791b      	ldrb	r3, [r3, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d006      	beq.n	800104c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800103e:	78fb      	ldrb	r3, [r7, #3]
 8001040:	2b00      	cmp	r3, #0
 8001042:	bf0c      	ite	eq
 8001044:	2301      	moveq	r3, #1
 8001046:	2300      	movne	r3, #0
 8001048:	b2db      	uxtb	r3, r3
 800104a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d11a      	bne.n	8001088 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001052:	88fa      	ldrh	r2, [r7, #6]
 8001054:	88bb      	ldrh	r3, [r7, #4]
 8001056:	08db      	lsrs	r3, r3, #3
 8001058:	b298      	uxth	r0, r3
 800105a:	4603      	mov	r3, r0
 800105c:	01db      	lsls	r3, r3, #7
 800105e:	4413      	add	r3, r2
 8001060:	4a1c      	ldr	r2, [pc, #112]	@ (80010d4 <SSD1306_DrawPixel+0xbc>)
 8001062:	5cd3      	ldrb	r3, [r2, r3]
 8001064:	b25a      	sxtb	r2, r3
 8001066:	88bb      	ldrh	r3, [r7, #4]
 8001068:	f003 0307 	and.w	r3, r3, #7
 800106c:	2101      	movs	r1, #1
 800106e:	fa01 f303 	lsl.w	r3, r1, r3
 8001072:	b25b      	sxtb	r3, r3
 8001074:	4313      	orrs	r3, r2
 8001076:	b259      	sxtb	r1, r3
 8001078:	88fa      	ldrh	r2, [r7, #6]
 800107a:	4603      	mov	r3, r0
 800107c:	01db      	lsls	r3, r3, #7
 800107e:	4413      	add	r3, r2
 8001080:	b2c9      	uxtb	r1, r1
 8001082:	4a14      	ldr	r2, [pc, #80]	@ (80010d4 <SSD1306_DrawPixel+0xbc>)
 8001084:	54d1      	strb	r1, [r2, r3]
 8001086:	e01d      	b.n	80010c4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001088:	88fa      	ldrh	r2, [r7, #6]
 800108a:	88bb      	ldrh	r3, [r7, #4]
 800108c:	08db      	lsrs	r3, r3, #3
 800108e:	b298      	uxth	r0, r3
 8001090:	4603      	mov	r3, r0
 8001092:	01db      	lsls	r3, r3, #7
 8001094:	4413      	add	r3, r2
 8001096:	4a0f      	ldr	r2, [pc, #60]	@ (80010d4 <SSD1306_DrawPixel+0xbc>)
 8001098:	5cd3      	ldrb	r3, [r2, r3]
 800109a:	b25a      	sxtb	r2, r3
 800109c:	88bb      	ldrh	r3, [r7, #4]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	2101      	movs	r1, #1
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	b25b      	sxtb	r3, r3
 80010ae:	4013      	ands	r3, r2
 80010b0:	b259      	sxtb	r1, r3
 80010b2:	88fa      	ldrh	r2, [r7, #6]
 80010b4:	4603      	mov	r3, r0
 80010b6:	01db      	lsls	r3, r3, #7
 80010b8:	4413      	add	r3, r2
 80010ba:	b2c9      	uxtb	r1, r1
 80010bc:	4a05      	ldr	r2, [pc, #20]	@ (80010d4 <SSD1306_DrawPixel+0xbc>)
 80010be:	54d1      	strb	r1, [r2, r3]
 80010c0:	e000      	b.n	80010c4 <SSD1306_DrawPixel+0xac>
		return;
 80010c2:	bf00      	nop
	}
}
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	200008e0 	.word	0x200008e0
 80010d4:	200004e0 	.word	0x200004e0

080010d8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	460a      	mov	r2, r1
 80010e2:	80fb      	strh	r3, [r7, #6]
 80010e4:	4613      	mov	r3, r2
 80010e6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80010e8:	4a05      	ldr	r2, [pc, #20]	@ (8001100 <SSD1306_GotoXY+0x28>)
 80010ea:	88fb      	ldrh	r3, [r7, #6]
 80010ec:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80010ee:	4a04      	ldr	r2, [pc, #16]	@ (8001100 <SSD1306_GotoXY+0x28>)
 80010f0:	88bb      	ldrh	r3, [r7, #4]
 80010f2:	8053      	strh	r3, [r2, #2]
}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	200008e0 	.word	0x200008e0

08001104 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001114:	4b39      	ldr	r3, [pc, #228]	@ (80011fc <SSD1306_Putc+0xf8>)
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	4413      	add	r3, r2
	if (
 8001120:	2b7f      	cmp	r3, #127	@ 0x7f
 8001122:	dc07      	bgt.n	8001134 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001124:	4b35      	ldr	r3, [pc, #212]	@ (80011fc <SSD1306_Putc+0xf8>)
 8001126:	885b      	ldrh	r3, [r3, #2]
 8001128:	461a      	mov	r2, r3
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	785b      	ldrb	r3, [r3, #1]
 800112e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001130:	2b3f      	cmp	r3, #63	@ 0x3f
 8001132:	dd01      	ble.n	8001138 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001134:	2300      	movs	r3, #0
 8001136:	e05d      	b.n	80011f4 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	e04b      	b.n	80011d6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685a      	ldr	r2, [r3, #4]
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	3b20      	subs	r3, #32
 8001146:	6839      	ldr	r1, [r7, #0]
 8001148:	7849      	ldrb	r1, [r1, #1]
 800114a:	fb01 f303 	mul.w	r3, r1, r3
 800114e:	4619      	mov	r1, r3
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	440b      	add	r3, r1
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	4413      	add	r3, r2
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800115c:	2300      	movs	r3, #0
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	e030      	b.n	80011c4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d010      	beq.n	8001194 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001172:	4b22      	ldr	r3, [pc, #136]	@ (80011fc <SSD1306_Putc+0xf8>)
 8001174:	881a      	ldrh	r2, [r3, #0]
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	b29b      	uxth	r3, r3
 800117a:	4413      	add	r3, r2
 800117c:	b298      	uxth	r0, r3
 800117e:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <SSD1306_Putc+0xf8>)
 8001180:	885a      	ldrh	r2, [r3, #2]
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	b29b      	uxth	r3, r3
 8001186:	4413      	add	r3, r2
 8001188:	b29b      	uxth	r3, r3
 800118a:	79ba      	ldrb	r2, [r7, #6]
 800118c:	4619      	mov	r1, r3
 800118e:	f7ff ff43 	bl	8001018 <SSD1306_DrawPixel>
 8001192:	e014      	b.n	80011be <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001194:	4b19      	ldr	r3, [pc, #100]	@ (80011fc <SSD1306_Putc+0xf8>)
 8001196:	881a      	ldrh	r2, [r3, #0]
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	b29b      	uxth	r3, r3
 800119c:	4413      	add	r3, r2
 800119e:	b298      	uxth	r0, r3
 80011a0:	4b16      	ldr	r3, [pc, #88]	@ (80011fc <SSD1306_Putc+0xf8>)
 80011a2:	885a      	ldrh	r2, [r3, #2]
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	4413      	add	r3, r2
 80011aa:	b299      	uxth	r1, r3
 80011ac:	79bb      	ldrb	r3, [r7, #6]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	bf0c      	ite	eq
 80011b2:	2301      	moveq	r3, #1
 80011b4:	2300      	movne	r3, #0
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	461a      	mov	r2, r3
 80011ba:	f7ff ff2d 	bl	8001018 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	3301      	adds	r3, #1
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d3c8      	bcc.n	8001162 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	3301      	adds	r3, #1
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	785b      	ldrb	r3, [r3, #1]
 80011da:	461a      	mov	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	4293      	cmp	r3, r2
 80011e0:	d3ad      	bcc.n	800113e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80011e2:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <SSD1306_Putc+0xf8>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	7812      	ldrb	r2, [r2, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <SSD1306_Putc+0xf8>)
 80011f0:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80011f2:	79fb      	ldrb	r3, [r7, #7]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200008e0 	.word	0x200008e0

08001200 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	4613      	mov	r3, r2
 800120c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800120e:	e012      	b.n	8001236 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	79fa      	ldrb	r2, [r7, #7]
 8001216:	68b9      	ldr	r1, [r7, #8]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff73 	bl	8001104 <SSD1306_Putc>
 800121e:	4603      	mov	r3, r0
 8001220:	461a      	mov	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	429a      	cmp	r2, r3
 8001228:	d002      	beq.n	8001230 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	e008      	b.n	8001242 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	3301      	adds	r3, #1
 8001234:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1e8      	bne.n	8001210 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	781b      	ldrb	r3, [r3, #0]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800124e:	2000      	movs	r0, #0
 8001250:	f7ff feca 	bl	8000fe8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001254:	f7ff fe9a 	bl	8000f8c <SSD1306_UpdateScreen>
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}

0800125c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001262:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <ssd1306_I2C_Init+0x28>)
 8001264:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001266:	e002      	b.n	800126e <ssd1306_I2C_Init+0x12>
		p--;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1f9      	bne.n	8001268 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	0003d090 	.word	0x0003d090

08001288 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b0c7      	sub	sp, #284	@ 0x11c
 800128c:	af02      	add	r7, sp, #8
 800128e:	4604      	mov	r4, r0
 8001290:	4608      	mov	r0, r1
 8001292:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001296:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800129a:	600a      	str	r2, [r1, #0]
 800129c:	4619      	mov	r1, r3
 800129e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012a2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80012a6:	4622      	mov	r2, r4
 80012a8:	701a      	strb	r2, [r3, #0]
 80012aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012ae:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80012b2:	4602      	mov	r2, r0
 80012b4:	701a      	strb	r2, [r3, #0]
 80012b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80012be:	460a      	mov	r2, r1
 80012c0:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80012c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80012ca:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80012ce:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80012d2:	7812      	ldrb	r2, [r2, #0]
 80012d4:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80012dc:	e015      	b.n	800130a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80012de:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80012e2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80012e6:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80012ea:	6812      	ldr	r2, [r2, #0]
 80012ec:	441a      	add	r2, r3
 80012ee:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80012f2:	3301      	adds	r3, #1
 80012f4:	7811      	ldrb	r1, [r2, #0]
 80012f6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80012fa:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80012fe:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001300:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001304:	3301      	adds	r3, #1
 8001306:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800130a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800130e:	b29b      	uxth	r3, r3
 8001310:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001314:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001318:	8812      	ldrh	r2, [r2, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d8df      	bhi.n	80012de <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800131e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001322:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b299      	uxth	r1, r3
 800132a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800132e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	b29b      	uxth	r3, r3
 8001338:	f107 020c 	add.w	r2, r7, #12
 800133c:	200a      	movs	r0, #10
 800133e:	9000      	str	r0, [sp, #0]
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <ssd1306_I2C_WriteMulti+0xc8>)
 8001342:	f000 fde9 	bl	8001f18 <HAL_I2C_Master_Transmit>
}
 8001346:	bf00      	nop
 8001348:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 800134c:	46bd      	mov	sp, r7
 800134e:	bd90      	pop	{r4, r7, pc}
 8001350:	20000080 	.word	0x20000080

08001354 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af02      	add	r7, sp, #8
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
 800135e:	460b      	mov	r3, r1
 8001360:	71bb      	strb	r3, [r7, #6]
 8001362:	4613      	mov	r3, r2
 8001364:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001366:	79bb      	ldrb	r3, [r7, #6]
 8001368:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800136a:	797b      	ldrb	r3, [r7, #5]
 800136c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	b299      	uxth	r1, r3
 8001372:	f107 020c 	add.w	r2, r7, #12
 8001376:	230a      	movs	r3, #10
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2302      	movs	r3, #2
 800137c:	4803      	ldr	r0, [pc, #12]	@ (800138c <ssd1306_I2C_Write+0x38>)
 800137e:	f000 fdcb 	bl	8001f18 <HAL_I2C_Master_Transmit>
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000080 	.word	0x20000080

08001390 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001396:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <HAL_MspInit+0x44>)
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	4a0e      	ldr	r2, [pc, #56]	@ (80013d4 <HAL_MspInit+0x44>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	6193      	str	r3, [r2, #24]
 80013a2:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <HAL_MspInit+0x44>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <HAL_MspInit+0x44>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	4a08      	ldr	r2, [pc, #32]	@ (80013d4 <HAL_MspInit+0x44>)
 80013b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b8:	61d3      	str	r3, [r2, #28]
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_MspInit+0x44>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013c2:	603b      	str	r3, [r7, #0]
 80013c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40021000 	.word	0x40021000

080013d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	@ 0x28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a17      	ldr	r2, [pc, #92]	@ (8001454 <HAL_I2C_MspInit+0x7c>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d127      	bne.n	800144a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <HAL_I2C_MspInit+0x80>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4a16      	ldr	r2, [pc, #88]	@ (8001458 <HAL_I2C_MspInit+0x80>)
 8001400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001404:	6153      	str	r3, [r2, #20]
 8001406:	4b14      	ldr	r3, [pc, #80]	@ (8001458 <HAL_I2C_MspInit+0x80>)
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001412:	23c0      	movs	r3, #192	@ 0xc0
 8001414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001416:	2312      	movs	r3, #18
 8001418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001422:	2304      	movs	r3, #4
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	4619      	mov	r1, r3
 800142c:	480b      	ldr	r0, [pc, #44]	@ (800145c <HAL_I2C_MspInit+0x84>)
 800142e:	f000 fb71 	bl	8001b14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001432:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_I2C_MspInit+0x80>)
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	4a08      	ldr	r2, [pc, #32]	@ (8001458 <HAL_I2C_MspInit+0x80>)
 8001438:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800143c:	61d3      	str	r3, [r2, #28]
 800143e:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <HAL_I2C_MspInit+0x80>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800144a:	bf00      	nop
 800144c:	3728      	adds	r7, #40	@ 0x28
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40005400 	.word	0x40005400
 8001458:	40021000 	.word	0x40021000
 800145c:	48000400 	.word	0x48000400

08001460 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001480:	d130      	bne.n	80014e4 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001482:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <HAL_TIM_Base_MspInit+0x8c>)
 8001484:	69db      	ldr	r3, [r3, #28]
 8001486:	4a19      	ldr	r2, [pc, #100]	@ (80014ec <HAL_TIM_Base_MspInit+0x8c>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	61d3      	str	r3, [r2, #28]
 800148e:	4b17      	ldr	r3, [pc, #92]	@ (80014ec <HAL_TIM_Base_MspInit+0x8c>)
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <HAL_TIM_Base_MspInit+0x8c>)
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	4a13      	ldr	r2, [pc, #76]	@ (80014ec <HAL_TIM_Base_MspInit+0x8c>)
 80014a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a4:	6153      	str	r3, [r2, #20]
 80014a6:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <HAL_TIM_Base_MspInit+0x8c>)
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014b2:	2301      	movs	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014c2:	2301      	movs	r3, #1
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014d0:	f000 fb20 	bl	8001b14 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2100      	movs	r1, #0
 80014d8:	201c      	movs	r0, #28
 80014da:	f000 fa6e 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014de:	201c      	movs	r0, #28
 80014e0:	f000 fa87 	bl	80019f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014e4:	bf00      	nop
 80014e6:	3728      	adds	r7, #40	@ 0x28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40021000 	.word	0x40021000

080014f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a1b      	ldr	r2, [pc, #108]	@ (800157c <HAL_UART_MspInit+0x8c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d130      	bne.n	8001574 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001512:	4b1b      	ldr	r3, [pc, #108]	@ (8001580 <HAL_UART_MspInit+0x90>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a1a      	ldr	r2, [pc, #104]	@ (8001580 <HAL_UART_MspInit+0x90>)
 8001518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <HAL_UART_MspInit+0x90>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_UART_MspInit+0x90>)
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	4a14      	ldr	r2, [pc, #80]	@ (8001580 <HAL_UART_MspInit+0x90>)
 8001530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001534:	6153      	str	r3, [r2, #20]
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <HAL_UART_MspInit+0x90>)
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001542:	230c      	movs	r3, #12
 8001544:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001546:	2302      	movs	r3, #2
 8001548:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800154e:	2303      	movs	r3, #3
 8001550:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001552:	2307      	movs	r3, #7
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4619      	mov	r1, r3
 800155c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001560:	f000 fad8 	bl	8001b14 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001564:	2200      	movs	r2, #0
 8001566:	2100      	movs	r1, #0
 8001568:	2026      	movs	r0, #38	@ 0x26
 800156a:	f000 fa26 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800156e:	2026      	movs	r0, #38	@ 0x26
 8001570:	f000 fa3f 	bl	80019f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001574:	bf00      	nop
 8001576:	3728      	adds	r7, #40	@ 0x28
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40004400 	.word	0x40004400
 8001580:	40021000 	.word	0x40021000

08001584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <NMI_Handler+0x4>

0800158c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <HardFault_Handler+0x4>

08001594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <MemManage_Handler+0x4>

0800159c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <UsageFault_Handler+0x4>

080015ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ba:	b480      	push	{r7}
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015da:	f000 f8cf 	bl	800177c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
	...

080015e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015e8:	4802      	ldr	r0, [pc, #8]	@ (80015f4 <TIM2_IRQHandler+0x10>)
 80015ea:	f002 ff17 	bl	800441c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200000d4 	.word	0x200000d4

080015f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015fc:	4802      	ldr	r0, [pc, #8]	@ (8001608 <USART2_IRQHandler+0x10>)
 80015fe:	f003 fd93 	bl	8005128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000120 	.word	0x20000120

0800160c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001614:	4a14      	ldr	r2, [pc, #80]	@ (8001668 <_sbrk+0x5c>)
 8001616:	4b15      	ldr	r3, [pc, #84]	@ (800166c <_sbrk+0x60>)
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001620:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001628:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <_sbrk+0x64>)
 800162a:	4a12      	ldr	r2, [pc, #72]	@ (8001674 <_sbrk+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162e:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <_sbrk+0x64>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d207      	bcs.n	800164c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800163c:	f004 fc38 	bl	8005eb0 <__errno>
 8001640:	4603      	mov	r3, r0
 8001642:	220c      	movs	r2, #12
 8001644:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
 800164a:	e009      	b.n	8001660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800164c:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <_sbrk+0x64>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001652:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <_sbrk+0x64>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	4a05      	ldr	r2, [pc, #20]	@ (8001670 <_sbrk+0x64>)
 800165c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20004000 	.word	0x20004000
 800166c:	00000400 	.word	0x00000400
 8001670:	200008e8 	.word	0x200008e8
 8001674:	20000a38 	.word	0x20000a38

08001678 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800167c:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <SystemInit+0x20>)
 800167e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001682:	4a05      	ldr	r2, [pc, #20]	@ (8001698 <SystemInit+0x20>)
 8001684:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001688:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800169c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016d4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016a0:	f7ff ffea 	bl	8001678 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016a4:	480c      	ldr	r0, [pc, #48]	@ (80016d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80016a6:	490d      	ldr	r1, [pc, #52]	@ (80016dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80016a8:	4a0d      	ldr	r2, [pc, #52]	@ (80016e0 <LoopForever+0xe>)
  movs r3, #0
 80016aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ac:	e002      	b.n	80016b4 <LoopCopyDataInit>

080016ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016b2:	3304      	adds	r3, #4

080016b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b8:	d3f9      	bcc.n	80016ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ba:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016bc:	4c0a      	ldr	r4, [pc, #40]	@ (80016e8 <LoopForever+0x16>)
  movs r3, #0
 80016be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c0:	e001      	b.n	80016c6 <LoopFillZerobss>

080016c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c4:	3204      	adds	r2, #4

080016c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c8:	d3fb      	bcc.n	80016c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016ca:	f004 fbf7 	bl	8005ebc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016ce:	f7ff f8dd 	bl	800088c <main>

080016d2 <LoopForever>:

LoopForever:
    b LoopForever
 80016d2:	e7fe      	b.n	80016d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016d4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80016d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016dc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80016e0:	08006fd8 	.word	0x08006fd8
  ldr r2, =_sbss
 80016e4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80016e8:	20000a38 	.word	0x20000a38

080016ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016ec:	e7fe      	b.n	80016ec <ADC1_IRQHandler>
	...

080016f0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_Init+0x28>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a07      	ldr	r2, [pc, #28]	@ (8001718 <HAL_Init+0x28>)
 80016fa:	f043 0310 	orr.w	r3, r3, #16
 80016fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001700:	2003      	movs	r0, #3
 8001702:	f000 f94f 	bl	80019a4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001706:	200f      	movs	r0, #15
 8001708:	f000 f808 	bl	800171c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800170c:	f7ff fe40 	bl	8001390 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40022000 	.word	0x40022000

0800171c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001724:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_InitTick+0x54>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <HAL_InitTick+0x58>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001732:	fbb3 f3f1 	udiv	r3, r3, r1
 8001736:	fbb2 f3f3 	udiv	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f000 f967 	bl	8001a0e <HAL_SYSTICK_Config>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e00e      	b.n	8001768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b0f      	cmp	r3, #15
 800174e:	d80a      	bhi.n	8001766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001750:	2200      	movs	r2, #0
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f000 f92f 	bl	80019ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800175c:	4a06      	ldr	r2, [pc, #24]	@ (8001778 <HAL_InitTick+0x5c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e000      	b.n	8001768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000008 	.word	0x20000008
 8001774:	20000010 	.word	0x20000010
 8001778:	2000000c 	.word	0x2000000c

0800177c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001780:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_IncTick+0x20>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <HAL_IncTick+0x24>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4413      	add	r3, r2
 800178c:	4a04      	ldr	r2, [pc, #16]	@ (80017a0 <HAL_IncTick+0x24>)
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	20000010 	.word	0x20000010
 80017a0:	200008ec 	.word	0x200008ec

080017a4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return uwTick;  
 80017a8:	4b03      	ldr	r3, [pc, #12]	@ (80017b8 <HAL_GetTick+0x14>)
 80017aa:	681b      	ldr	r3, [r3, #0]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	200008ec 	.word	0x200008ec

080017bc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017c4:	f7ff ffee 	bl	80017a4 <HAL_GetTick>
 80017c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d4:	d005      	beq.n	80017e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <HAL_Delay+0x44>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4413      	add	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80017e2:	bf00      	nop
 80017e4:	f7ff ffde 	bl	80017a4 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d8f7      	bhi.n	80017e4 <HAL_Delay+0x28>
  {
  }
}
 80017f4:	bf00      	nop
 80017f6:	bf00      	nop
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000010 	.word	0x20000010

08001804 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001814:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <__NVIC_SetPriorityGrouping+0x44>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001820:	4013      	ands	r3, r2
 8001822:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800182c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001834:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001836:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <__NVIC_SetPriorityGrouping+0x44>)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	60d3      	str	r3, [r2, #12]
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <__NVIC_GetPriorityGrouping+0x18>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	0a1b      	lsrs	r3, r3, #8
 8001856:	f003 0307 	and.w	r3, r3, #7
}
 800185a:	4618      	mov	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	2b00      	cmp	r3, #0
 8001878:	db0b      	blt.n	8001892 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	f003 021f 	and.w	r2, r3, #31
 8001880:	4907      	ldr	r1, [pc, #28]	@ (80018a0 <__NVIC_EnableIRQ+0x38>)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	095b      	lsrs	r3, r3, #5
 8001888:	2001      	movs	r0, #1
 800188a:	fa00 f202 	lsl.w	r2, r0, r2
 800188e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000e100 	.word	0xe000e100

080018a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	6039      	str	r1, [r7, #0]
 80018ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	db0a      	blt.n	80018ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	490c      	ldr	r1, [pc, #48]	@ (80018f0 <__NVIC_SetPriority+0x4c>)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	0112      	lsls	r2, r2, #4
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	440b      	add	r3, r1
 80018c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018cc:	e00a      	b.n	80018e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4908      	ldr	r1, [pc, #32]	@ (80018f4 <__NVIC_SetPriority+0x50>)
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	f003 030f 	and.w	r3, r3, #15
 80018da:	3b04      	subs	r3, #4
 80018dc:	0112      	lsls	r2, r2, #4
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	440b      	add	r3, r1
 80018e2:	761a      	strb	r2, [r3, #24]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	e000e100 	.word	0xe000e100
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b089      	sub	sp, #36	@ 0x24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	f1c3 0307 	rsb	r3, r3, #7
 8001912:	2b04      	cmp	r3, #4
 8001914:	bf28      	it	cs
 8001916:	2304      	movcs	r3, #4
 8001918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3304      	adds	r3, #4
 800191e:	2b06      	cmp	r3, #6
 8001920:	d902      	bls.n	8001928 <NVIC_EncodePriority+0x30>
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	3b03      	subs	r3, #3
 8001926:	e000      	b.n	800192a <NVIC_EncodePriority+0x32>
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	f04f 32ff 	mov.w	r2, #4294967295
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43da      	mvns	r2, r3
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	401a      	ands	r2, r3
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001940:	f04f 31ff 	mov.w	r1, #4294967295
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	fa01 f303 	lsl.w	r3, r1, r3
 800194a:	43d9      	mvns	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	4313      	orrs	r3, r2
         );
}
 8001952:	4618      	mov	r0, r3
 8001954:	3724      	adds	r7, #36	@ 0x24
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
	...

08001960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3b01      	subs	r3, #1
 800196c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001970:	d301      	bcc.n	8001976 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001972:	2301      	movs	r3, #1
 8001974:	e00f      	b.n	8001996 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001976:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <SysTick_Config+0x40>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800197e:	210f      	movs	r1, #15
 8001980:	f04f 30ff 	mov.w	r0, #4294967295
 8001984:	f7ff ff8e 	bl	80018a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001988:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <SysTick_Config+0x40>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800198e:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <SysTick_Config+0x40>)
 8001990:	2207      	movs	r2, #7
 8001992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	e000e010 	.word	0xe000e010

080019a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff ff29 	bl	8001804 <__NVIC_SetPriorityGrouping>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
 80019c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019cc:	f7ff ff3e 	bl	800184c <__NVIC_GetPriorityGrouping>
 80019d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	68b9      	ldr	r1, [r7, #8]
 80019d6:	6978      	ldr	r0, [r7, #20]
 80019d8:	f7ff ff8e 	bl	80018f8 <NVIC_EncodePriority>
 80019dc:	4602      	mov	r2, r0
 80019de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ff5d 	bl	80018a4 <__NVIC_SetPriority>
}
 80019ea:	bf00      	nop
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	4603      	mov	r3, r0
 80019fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff31 	bl	8001868 <__NVIC_EnableIRQ>
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff ffa2 	bl	8001960 <SysTick_Config>
 8001a1c:	4603      	mov	r3, r0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d008      	beq.n	8001a4a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2204      	movs	r2, #4
 8001a3c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e020      	b.n	8001a8c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 020e 	bic.w	r2, r2, #14
 8001a58:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 0201 	bic.w	r2, r2, #1
 8001a68:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a72:	2101      	movs	r1, #1
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d005      	beq.n	8001aba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
 8001ab8:	e027      	b.n	8001b0a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 020e 	bic.w	r2, r2, #14
 8001ac8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 0201 	bic.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
    } 
  }
  return status;
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3710      	adds	r7, #16
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b087      	sub	sp, #28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b22:	e14e      	b.n	8001dc2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b30:	4013      	ands	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 8140 	beq.w	8001dbc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d005      	beq.n	8001b54 <HAL_GPIO_Init+0x40>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d130      	bne.n	8001bb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	2203      	movs	r2, #3
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	091b      	lsrs	r3, r3, #4
 8001ba0:	f003 0201 	and.w	r2, r3, #1
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d017      	beq.n	8001bf2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	2203      	movs	r2, #3
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f003 0303 	and.w	r3, r3, #3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d123      	bne.n	8001c46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	08da      	lsrs	r2, r3, #3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	3208      	adds	r2, #8
 8001c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	220f      	movs	r2, #15
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	691a      	ldr	r2, [r3, #16]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	08da      	lsrs	r2, r3, #3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3208      	adds	r2, #8
 8001c40:	6939      	ldr	r1, [r7, #16]
 8001c42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	2203      	movs	r2, #3
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0203 	and.w	r2, r3, #3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 809a 	beq.w	8001dbc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c88:	4b55      	ldr	r3, [pc, #340]	@ (8001de0 <HAL_GPIO_Init+0x2cc>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	4a54      	ldr	r2, [pc, #336]	@ (8001de0 <HAL_GPIO_Init+0x2cc>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6193      	str	r3, [r2, #24]
 8001c94:	4b52      	ldr	r3, [pc, #328]	@ (8001de0 <HAL_GPIO_Init+0x2cc>)
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ca0:	4a50      	ldr	r2, [pc, #320]	@ (8001de4 <HAL_GPIO_Init+0x2d0>)
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	f003 0303 	and.w	r3, r3, #3
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	220f      	movs	r2, #15
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cca:	d013      	beq.n	8001cf4 <HAL_GPIO_Init+0x1e0>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a46      	ldr	r2, [pc, #280]	@ (8001de8 <HAL_GPIO_Init+0x2d4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_GPIO_Init+0x1dc>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a45      	ldr	r2, [pc, #276]	@ (8001dec <HAL_GPIO_Init+0x2d8>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d007      	beq.n	8001cec <HAL_GPIO_Init+0x1d8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a44      	ldr	r2, [pc, #272]	@ (8001df0 <HAL_GPIO_Init+0x2dc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d101      	bne.n	8001ce8 <HAL_GPIO_Init+0x1d4>
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e006      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001ce8:	2305      	movs	r3, #5
 8001cea:	e004      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e002      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_GPIO_Init+0x1e2>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	f002 0203 	and.w	r2, r2, #3
 8001cfc:	0092      	lsls	r2, r2, #2
 8001cfe:	4093      	lsls	r3, r2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d06:	4937      	ldr	r1, [pc, #220]	@ (8001de4 <HAL_GPIO_Init+0x2d0>)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d14:	4b37      	ldr	r3, [pc, #220]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d38:	4a2e      	ldr	r2, [pc, #184]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d62:	4a24      	ldr	r2, [pc, #144]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d68:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d8c:	4a19      	ldr	r2, [pc, #100]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d92:	4b18      	ldr	r3, [pc, #96]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001db6:	4a0f      	ldr	r2, [pc, #60]	@ (8001df4 <HAL_GPIO_Init+0x2e0>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f47f aea9 	bne.w	8001b24 <HAL_GPIO_Init+0x10>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000
 8001de8:	48000400 	.word	0x48000400
 8001dec:	48000800 	.word	0x48000800
 8001df0:	48000c00 	.word	0x48000c00
 8001df4:	40010400 	.word	0x40010400

08001df8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e081      	b.n	8001f0e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff fada 	bl	80013d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2224      	movs	r2, #36	@ 0x24
 8001e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d107      	bne.n	8001e72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	e006      	b.n	8001e80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d104      	bne.n	8001e92 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ea0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ea4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001eb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691a      	ldr	r2, [r3, #16]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	69d9      	ldr	r1, [r3, #28]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0201 	orr.w	r2, r2, #1
 8001eee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2220      	movs	r2, #32
 8001efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
	...

08001f18 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af02      	add	r7, sp, #8
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	461a      	mov	r2, r3
 8001f24:	460b      	mov	r3, r1
 8001f26:	817b      	strh	r3, [r7, #10]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b20      	cmp	r3, #32
 8001f36:	f040 80da 	bne.w	80020ee <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d101      	bne.n	8001f48 <HAL_I2C_Master_Transmit+0x30>
 8001f44:	2302      	movs	r3, #2
 8001f46:	e0d3      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1d8>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f50:	f7ff fc28 	bl	80017a4 <HAL_GetTick>
 8001f54:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	2319      	movs	r3, #25
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f9f9 	bl	800235a <I2C_WaitOnFlagUntilTimeout>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e0be      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2221      	movs	r2, #33	@ 0x21
 8001f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	893a      	ldrh	r2, [r7, #8]
 8001f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2200      	movs	r2, #0
 8001f98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	2bff      	cmp	r3, #255	@ 0xff
 8001fa2:	d90e      	bls.n	8001fc2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	22ff      	movs	r2, #255	@ 0xff
 8001fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	8979      	ldrh	r1, [r7, #10]
 8001fb2:	4b51      	ldr	r3, [pc, #324]	@ (80020f8 <HAL_I2C_Master_Transmit+0x1e0>)
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 fb86 	bl	80026cc <I2C_TransferConfig>
 8001fc0:	e06c      	b.n	800209c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	8979      	ldrh	r1, [r7, #10]
 8001fd4:	4b48      	ldr	r3, [pc, #288]	@ (80020f8 <HAL_I2C_Master_Transmit+0x1e0>)
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 fb75 	bl	80026cc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001fe2:	e05b      	b.n	800209c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fe4:	697a      	ldr	r2, [r7, #20]
 8001fe6:	6a39      	ldr	r1, [r7, #32]
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f000 fa05 	bl	80023f8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e07b      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffc:	781a      	ldrb	r2, [r3, #0]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002012:	b29b      	uxth	r3, r3
 8002014:	3b01      	subs	r3, #1
 8002016:	b29a      	uxth	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002020:	3b01      	subs	r3, #1
 8002022:	b29a      	uxth	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800202c:	b29b      	uxth	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d034      	beq.n	800209c <HAL_I2C_Master_Transmit+0x184>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002036:	2b00      	cmp	r3, #0
 8002038:	d130      	bne.n	800209c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	6a3b      	ldr	r3, [r7, #32]
 8002040:	2200      	movs	r2, #0
 8002042:	2180      	movs	r1, #128	@ 0x80
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	f000 f988 	bl	800235a <I2C_WaitOnFlagUntilTimeout>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e04d      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002058:	b29b      	uxth	r3, r3
 800205a:	2bff      	cmp	r3, #255	@ 0xff
 800205c:	d90e      	bls.n	800207c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	22ff      	movs	r2, #255	@ 0xff
 8002062:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002068:	b2da      	uxtb	r2, r3
 800206a:	8979      	ldrh	r1, [r7, #10]
 800206c:	2300      	movs	r3, #0
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f000 fb29 	bl	80026cc <I2C_TransferConfig>
 800207a:	e00f      	b.n	800209c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800208a:	b2da      	uxtb	r2, r3
 800208c:	8979      	ldrh	r1, [r7, #10]
 800208e:	2300      	movs	r3, #0
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f000 fb18 	bl	80026cc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d19e      	bne.n	8001fe4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	6a39      	ldr	r1, [r7, #32]
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f000 f9eb 	bl	8002486 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e01a      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2220      	movs	r2, #32
 80020c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	6859      	ldr	r1, [r3, #4]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b0b      	ldr	r3, [pc, #44]	@ (80020fc <HAL_I2C_Master_Transmit+0x1e4>)
 80020ce:	400b      	ands	r3, r1
 80020d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2220      	movs	r2, #32
 80020d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80020ee:	2302      	movs	r3, #2
  }
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	80002000 	.word	0x80002000
 80020fc:	fe00e800 	.word	0xfe00e800

08002100 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	@ 0x28
 8002104:	af02      	add	r7, sp, #8
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	460b      	mov	r3, r1
 800210e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b20      	cmp	r3, #32
 800211e:	f040 80f3 	bne.w	8002308 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800212c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002130:	d101      	bne.n	8002136 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002132:	2302      	movs	r3, #2
 8002134:	e0e9      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <HAL_I2C_IsDeviceReady+0x44>
 8002140:	2302      	movs	r3, #2
 8002142:	e0e2      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2224      	movs	r2, #36	@ 0x24
 8002150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d107      	bne.n	8002172 <HAL_I2C_IsDeviceReady+0x72>
 8002162:	897b      	ldrh	r3, [r7, #10]
 8002164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002168:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800216c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002170:	e006      	b.n	8002180 <HAL_I2C_IsDeviceReady+0x80>
 8002172:	897b      	ldrh	r3, [r7, #10]
 8002174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002178:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800217c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	6812      	ldr	r2, [r2, #0]
 8002184:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002186:	f7ff fb0d 	bl	80017a4 <HAL_GetTick>
 800218a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b20      	cmp	r3, #32
 8002198:	bf0c      	ite	eq
 800219a:	2301      	moveq	r3, #1
 800219c:	2300      	movne	r3, #0
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f003 0310 	and.w	r3, r3, #16
 80021ac:	2b10      	cmp	r3, #16
 80021ae:	bf0c      	ite	eq
 80021b0:	2301      	moveq	r3, #1
 80021b2:	2300      	movne	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80021b8:	e034      	b.n	8002224 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c0:	d01a      	beq.n	80021f8 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80021c2:	f7ff faef 	bl	80017a4 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d302      	bcc.n	80021d8 <HAL_I2C_IsDeviceReady+0xd8>
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10f      	bne.n	80021f8 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2220      	movs	r2, #32
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e4:	f043 0220 	orr.w	r2, r3, #32
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e088      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	f003 0320 	and.w	r3, r3, #32
 8002202:	2b20      	cmp	r3, #32
 8002204:	bf0c      	ite	eq
 8002206:	2301      	moveq	r3, #1
 8002208:	2300      	movne	r3, #0
 800220a:	b2db      	uxtb	r3, r3
 800220c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f003 0310 	and.w	r3, r3, #16
 8002218:	2b10      	cmp	r3, #16
 800221a:	bf0c      	ite	eq
 800221c:	2301      	moveq	r3, #1
 800221e:	2300      	movne	r3, #0
 8002220:	b2db      	uxtb	r3, r3
 8002222:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002224:	7ffb      	ldrb	r3, [r7, #31]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d102      	bne.n	8002230 <HAL_I2C_IsDeviceReady+0x130>
 800222a:	7fbb      	ldrb	r3, [r7, #30]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0c4      	beq.n	80021ba <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	f003 0310 	and.w	r3, r3, #16
 800223a:	2b10      	cmp	r3, #16
 800223c:	d01a      	beq.n	8002274 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	2200      	movs	r2, #0
 8002246:	2120      	movs	r1, #32
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 f886 	bl	800235a <I2C_WaitOnFlagUntilTimeout>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e058      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2220      	movs	r2, #32
 800225e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2220      	movs	r2, #32
 8002264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002270:	2300      	movs	r3, #0
 8002272:	e04a      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	2200      	movs	r2, #0
 800227c:	2120      	movs	r1, #32
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f000 f86b 	bl	800235a <I2C_WaitOnFlagUntilTimeout>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e03d      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2210      	movs	r2, #16
 8002294:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2220      	movs	r2, #32
 800229c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d118      	bne.n	80022d8 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022b4:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2200      	movs	r2, #0
 80022be:	2120      	movs	r1, #32
 80022c0:	68f8      	ldr	r0, [r7, #12]
 80022c2:	f000 f84a 	bl	800235a <I2C_WaitOnFlagUntilTimeout>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e01c      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2220      	movs	r2, #32
 80022d6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	f63f af39 	bhi.w	800215a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2220      	movs	r2, #32
 80022ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f4:	f043 0220 	orr.w	r2, r3, #32
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e000      	b.n	800230a <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8002308:	2302      	movs	r3, #2
  }
}
 800230a:	4618      	mov	r0, r3
 800230c:	3720      	adds	r7, #32
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b02      	cmp	r3, #2
 8002326:	d103      	bne.n	8002330 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2200      	movs	r2, #0
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b01      	cmp	r3, #1
 800233c:	d007      	beq.n	800234e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	699a      	ldr	r2, [r3, #24]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f042 0201 	orr.w	r2, r2, #1
 800234c:	619a      	str	r2, [r3, #24]
  }
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b084      	sub	sp, #16
 800235e:	af00      	add	r7, sp, #0
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	603b      	str	r3, [r7, #0]
 8002366:	4613      	mov	r3, r2
 8002368:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800236a:	e031      	b.n	80023d0 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002372:	d02d      	beq.n	80023d0 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002374:	f7ff fa16 	bl	80017a4 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d302      	bcc.n	800238a <I2C_WaitOnFlagUntilTimeout+0x30>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d122      	bne.n	80023d0 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	699a      	ldr	r2, [r3, #24]
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	4013      	ands	r3, r2
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	429a      	cmp	r2, r3
 8002398:	bf0c      	ite	eq
 800239a:	2301      	moveq	r3, #1
 800239c:	2300      	movne	r3, #0
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	461a      	mov	r2, r3
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d113      	bne.n	80023d0 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ac:	f043 0220 	orr.w	r2, r3, #32
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e00f      	b.n	80023f0 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	699a      	ldr	r2, [r3, #24]
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	4013      	ands	r3, r2
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	429a      	cmp	r2, r3
 80023de:	bf0c      	ite	eq
 80023e0:	2301      	moveq	r3, #1
 80023e2:	2300      	movne	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	461a      	mov	r2, r3
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d0be      	beq.n	800236c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002404:	e033      	b.n	800246e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f000 f87e 	bl	800250c <I2C_IsErrorOccurred>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e031      	b.n	800247e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002420:	d025      	beq.n	800246e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002422:	f7ff f9bf 	bl	80017a4 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	429a      	cmp	r2, r3
 8002430:	d302      	bcc.n	8002438 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d11a      	bne.n	800246e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b02      	cmp	r3, #2
 8002444:	d013      	beq.n	800246e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244a:	f043 0220 	orr.w	r2, r3, #32
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2220      	movs	r2, #32
 8002456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e007      	b.n	800247e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b02      	cmp	r3, #2
 800247a:	d1c4      	bne.n	8002406 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b084      	sub	sp, #16
 800248a:	af00      	add	r7, sp, #0
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002492:	e02f      	b.n	80024f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	68b9      	ldr	r1, [r7, #8]
 8002498:	68f8      	ldr	r0, [r7, #12]
 800249a:	f000 f837 	bl	800250c <I2C_IsErrorOccurred>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e02d      	b.n	8002504 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a8:	f7ff f97c 	bl	80017a4 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d302      	bcc.n	80024be <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d11a      	bne.n	80024f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f003 0320 	and.w	r3, r3, #32
 80024c8:	2b20      	cmp	r3, #32
 80024ca:	d013      	beq.n	80024f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d0:	f043 0220 	orr.w	r2, r3, #32
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2220      	movs	r2, #32
 80024dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e007      	b.n	8002504 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f003 0320 	and.w	r3, r3, #32
 80024fe:	2b20      	cmp	r3, #32
 8002500:	d1c8      	bne.n	8002494 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08a      	sub	sp, #40	@ 0x28
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	f003 0310 	and.w	r3, r3, #16
 8002534:	2b00      	cmp	r3, #0
 8002536:	d068      	beq.n	800260a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2210      	movs	r2, #16
 800253e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002540:	e049      	b.n	80025d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002548:	d045      	beq.n	80025d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800254a:	f7ff f92b 	bl	80017a4 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	429a      	cmp	r2, r3
 8002558:	d302      	bcc.n	8002560 <I2C_IsErrorOccurred+0x54>
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d13a      	bne.n	80025d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800256a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002572:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800257e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002582:	d121      	bne.n	80025c8 <I2C_IsErrorOccurred+0xbc>
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800258a:	d01d      	beq.n	80025c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800258c:	7cfb      	ldrb	r3, [r7, #19]
 800258e:	2b20      	cmp	r3, #32
 8002590:	d01a      	beq.n	80025c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80025a2:	f7ff f8ff 	bl	80017a4 <HAL_GetTick>
 80025a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025a8:	e00e      	b.n	80025c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80025aa:	f7ff f8fb 	bl	80017a4 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b19      	cmp	r3, #25
 80025b6:	d907      	bls.n	80025c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80025b8:	6a3b      	ldr	r3, [r7, #32]
 80025ba:	f043 0320 	orr.w	r3, r3, #32
 80025be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80025c6:	e006      	b.n	80025d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	2b20      	cmp	r3, #32
 80025d4:	d1e9      	bne.n	80025aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	f003 0320 	and.w	r3, r3, #32
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	d003      	beq.n	80025ec <I2C_IsErrorOccurred+0xe0>
 80025e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d0aa      	beq.n	8002542 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d103      	bne.n	80025fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2220      	movs	r2, #32
 80025fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025fc:	6a3b      	ldr	r3, [r7, #32]
 80025fe:	f043 0304 	orr.w	r3, r3, #4
 8002602:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00b      	beq.n	8002634 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800261c:	6a3b      	ldr	r3, [r7, #32]
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800262c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00b      	beq.n	8002656 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800263e:	6a3b      	ldr	r3, [r7, #32]
 8002640:	f043 0308 	orr.w	r3, r3, #8
 8002644:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800264e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00b      	beq.n	8002678 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002660:	6a3b      	ldr	r3, [r7, #32]
 8002662:	f043 0302 	orr.w	r3, r3, #2
 8002666:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002670:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002678:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800267c:	2b00      	cmp	r3, #0
 800267e:	d01c      	beq.n	80026ba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f7ff fe46 	bl	8002312 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b0d      	ldr	r3, [pc, #52]	@ (80026c8 <I2C_IsErrorOccurred+0x1bc>)
 8002692:	400b      	ands	r3, r1
 8002694:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800269a:	6a3b      	ldr	r3, [r7, #32]
 800269c:	431a      	orrs	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2220      	movs	r2, #32
 80026a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80026ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3728      	adds	r7, #40	@ 0x28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	fe00e800 	.word	0xfe00e800

080026cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	607b      	str	r3, [r7, #4]
 80026d6:	460b      	mov	r3, r1
 80026d8:	817b      	strh	r3, [r7, #10]
 80026da:	4613      	mov	r3, r2
 80026dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026de:	897b      	ldrh	r3, [r7, #10]
 80026e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026e4:	7a7b      	ldrb	r3, [r7, #9]
 80026e6:	041b      	lsls	r3, r3, #16
 80026e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026ec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026f2:	6a3b      	ldr	r3, [r7, #32]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026fa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	0d5b      	lsrs	r3, r3, #21
 8002706:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800270a:	4b08      	ldr	r3, [pc, #32]	@ (800272c <I2C_TransferConfig+0x60>)
 800270c:	430b      	orrs	r3, r1
 800270e:	43db      	mvns	r3, r3
 8002710:	ea02 0103 	and.w	r1, r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	430a      	orrs	r2, r1
 800271c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	03ff63ff 	.word	0x03ff63ff

08002730 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b20      	cmp	r3, #32
 8002744:	d138      	bne.n	80027b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002750:	2302      	movs	r3, #2
 8002752:	e032      	b.n	80027ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2224      	movs	r2, #36	@ 0x24
 8002760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002782:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6819      	ldr	r1, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f042 0201 	orr.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	e000      	b.n	80027ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80027b8:	2302      	movs	r3, #2
  }
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b085      	sub	sp, #20
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b20      	cmp	r3, #32
 80027da:	d139      	bne.n	8002850 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d101      	bne.n	80027ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027e6:	2302      	movs	r3, #2
 80027e8:	e033      	b.n	8002852 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2201      	movs	r2, #1
 80027ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2224      	movs	r2, #36	@ 0x24
 80027f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 0201 	bic.w	r2, r2, #1
 8002808:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002818:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	021b      	lsls	r3, r3, #8
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	4313      	orrs	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2220      	movs	r2, #32
 8002840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	e000      	b.n	8002852 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002850:	2302      	movs	r3, #2
  }
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
	...

08002860 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002866:	af00      	add	r7, sp, #0
 8002868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800286c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002870:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002876:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d102      	bne.n	8002886 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	f001 b823 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002886:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 817d 	beq.w	8002b96 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800289c:	4bbc      	ldr	r3, [pc, #752]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b04      	cmp	r3, #4
 80028a6:	d00c      	beq.n	80028c2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028a8:	4bb9      	ldr	r3, [pc, #740]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 030c 	and.w	r3, r3, #12
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	d15c      	bne.n	800296e <HAL_RCC_OscConfig+0x10e>
 80028b4:	4bb6      	ldr	r3, [pc, #728]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028c0:	d155      	bne.n	800296e <HAL_RCC_OscConfig+0x10e>
 80028c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028c6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028d6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	095b      	lsrs	r3, r3, #5
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d102      	bne.n	80028f4 <HAL_RCC_OscConfig+0x94>
 80028ee:	4ba8      	ldr	r3, [pc, #672]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	e015      	b.n	8002920 <HAL_RCC_OscConfig+0xc0>
 80028f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028f8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002900:	fa93 f3a3 	rbit	r3, r3
 8002904:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002908:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800290c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002910:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002914:	fa93 f3a3 	rbit	r3, r3
 8002918:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800291c:	4b9c      	ldr	r3, [pc, #624]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 800291e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002920:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002924:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002928:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800292c:	fa92 f2a2 	rbit	r2, r2
 8002930:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002934:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002938:	fab2 f282 	clz	r2, r2
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	f042 0220 	orr.w	r2, r2, #32
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	f002 021f 	and.w	r2, r2, #31
 8002948:	2101      	movs	r1, #1
 800294a:	fa01 f202 	lsl.w	r2, r1, r2
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 811f 	beq.w	8002b94 <HAL_RCC_OscConfig+0x334>
 8002956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	f040 8116 	bne.w	8002b94 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	f000 bfaf 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800296e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002972:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800297e:	d106      	bne.n	800298e <HAL_RCC_OscConfig+0x12e>
 8002980:	4b83      	ldr	r3, [pc, #524]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a82      	ldr	r2, [pc, #520]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002986:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800298a:	6013      	str	r3, [r2, #0]
 800298c:	e036      	b.n	80029fc <HAL_RCC_OscConfig+0x19c>
 800298e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002992:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10c      	bne.n	80029b8 <HAL_RCC_OscConfig+0x158>
 800299e:	4b7c      	ldr	r3, [pc, #496]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a7b      	ldr	r2, [pc, #492]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a8:	6013      	str	r3, [r2, #0]
 80029aa:	4b79      	ldr	r3, [pc, #484]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a78      	ldr	r2, [pc, #480]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	e021      	b.n	80029fc <HAL_RCC_OscConfig+0x19c>
 80029b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029c8:	d10c      	bne.n	80029e4 <HAL_RCC_OscConfig+0x184>
 80029ca:	4b71      	ldr	r3, [pc, #452]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a70      	ldr	r2, [pc, #448]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	4b6e      	ldr	r3, [pc, #440]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a6d      	ldr	r2, [pc, #436]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e0:	6013      	str	r3, [r2, #0]
 80029e2:	e00b      	b.n	80029fc <HAL_RCC_OscConfig+0x19c>
 80029e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a69      	ldr	r2, [pc, #420]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ee:	6013      	str	r3, [r2, #0]
 80029f0:	4b67      	ldr	r3, [pc, #412]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a66      	ldr	r2, [pc, #408]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029fa:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029fc:	4b64      	ldr	r3, [pc, #400]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	f023 020f 	bic.w	r2, r3, #15
 8002a04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a08:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	495f      	ldr	r1, [pc, #380]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d059      	beq.n	8002ada <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a26:	f7fe febd 	bl	80017a4 <HAL_GetTick>
 8002a2a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2e:	e00a      	b.n	8002a46 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a30:	f7fe feb8 	bl	80017a4 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b64      	cmp	r3, #100	@ 0x64
 8002a3e:	d902      	bls.n	8002a46 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	f000 bf43 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
 8002a46:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a4a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002a5a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	fab3 f383 	clz	r3, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d102      	bne.n	8002a78 <HAL_RCC_OscConfig+0x218>
 8002a72:	4b47      	ldr	r3, [pc, #284]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	e015      	b.n	8002aa4 <HAL_RCC_OscConfig+0x244>
 8002a78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a7c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a80:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002a84:	fa93 f3a3 	rbit	r3, r3
 8002a88:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002a8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a90:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002a94:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002aa0:	4b3b      	ldr	r3, [pc, #236]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002aa8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002aac:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002ab0:	fa92 f2a2 	rbit	r2, r2
 8002ab4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002ab8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002abc:	fab2 f282 	clz	r2, r2
 8002ac0:	b2d2      	uxtb	r2, r2
 8002ac2:	f042 0220 	orr.w	r2, r2, #32
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	f002 021f 	and.w	r2, r2, #31
 8002acc:	2101      	movs	r1, #1
 8002ace:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0ab      	beq.n	8002a30 <HAL_RCC_OscConfig+0x1d0>
 8002ad8:	e05d      	b.n	8002b96 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ada:	f7fe fe63 	bl	80017a4 <HAL_GetTick>
 8002ade:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae2:	e00a      	b.n	8002afa <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ae4:	f7fe fe5e 	bl	80017a4 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b64      	cmp	r3, #100	@ 0x64
 8002af2:	d902      	bls.n	8002afa <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	f000 bee9 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
 8002afa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002afe:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002b0e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b12:	fab3 f383 	clz	r3, r3
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	095b      	lsrs	r3, r3, #5
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d102      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2cc>
 8002b26:	4b1a      	ldr	r3, [pc, #104]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	e015      	b.n	8002b58 <HAL_RCC_OscConfig+0x2f8>
 8002b2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b30:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b34:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002b38:	fa93 f3a3 	rbit	r3, r3
 8002b3c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002b40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b44:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002b48:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002b4c:	fa93 f3a3 	rbit	r3, r3
 8002b50:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002b54:	4b0e      	ldr	r3, [pc, #56]	@ (8002b90 <HAL_RCC_OscConfig+0x330>)
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b5c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002b60:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002b64:	fa92 f2a2 	rbit	r2, r2
 8002b68:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002b6c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002b70:	fab2 f282 	clz	r2, r2
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	f042 0220 	orr.w	r2, r2, #32
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	f002 021f 	and.w	r2, r2, #31
 8002b80:	2101      	movs	r1, #1
 8002b82:	fa01 f202 	lsl.w	r2, r1, r2
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1ab      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x284>
 8002b8c:	e003      	b.n	8002b96 <HAL_RCC_OscConfig+0x336>
 8002b8e:	bf00      	nop
 8002b90:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 817d 	beq.w	8002ea6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002bac:	4ba6      	ldr	r3, [pc, #664]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 030c 	and.w	r3, r3, #12
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00b      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002bb8:	4ba3      	ldr	r3, [pc, #652]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 030c 	and.w	r3, r3, #12
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d172      	bne.n	8002caa <HAL_RCC_OscConfig+0x44a>
 8002bc4:	4ba0      	ldr	r3, [pc, #640]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d16c      	bne.n	8002caa <HAL_RCC_OscConfig+0x44a>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002be2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	095b      	lsrs	r3, r3, #5
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d102      	bne.n	8002c00 <HAL_RCC_OscConfig+0x3a0>
 8002bfa:	4b93      	ldr	r3, [pc, #588]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	e013      	b.n	8002c28 <HAL_RCC_OscConfig+0x3c8>
 8002c00:	2302      	movs	r3, #2
 8002c02:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c06:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002c12:	2302      	movs	r3, #2
 8002c14:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002c18:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002c1c:	fa93 f3a3 	rbit	r3, r3
 8002c20:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002c24:	4b88      	ldr	r3, [pc, #544]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	2202      	movs	r2, #2
 8002c2a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002c2e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002c32:	fa92 f2a2 	rbit	r2, r2
 8002c36:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002c3a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002c3e:	fab2 f282 	clz	r2, r2
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	f042 0220 	orr.w	r2, r2, #32
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	f002 021f 	and.w	r2, r2, #31
 8002c4e:	2101      	movs	r1, #1
 8002c50:	fa01 f202 	lsl.w	r2, r1, r2
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00a      	beq.n	8002c70 <HAL_RCC_OscConfig+0x410>
 8002c5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d002      	beq.n	8002c70 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	f000 be2e 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c70:	4b75      	ldr	r3, [pc, #468]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	695b      	ldr	r3, [r3, #20]
 8002c84:	21f8      	movs	r1, #248	@ 0xf8
 8002c86:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002c8e:	fa91 f1a1 	rbit	r1, r1
 8002c92:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002c96:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002c9a:	fab1 f181 	clz	r1, r1
 8002c9e:	b2c9      	uxtb	r1, r1
 8002ca0:	408b      	lsls	r3, r1
 8002ca2:	4969      	ldr	r1, [pc, #420]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ca8:	e0fd      	b.n	8002ea6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f000 8088 	beq.w	8002dcc <HAL_RCC_OscConfig+0x56c>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002cc6:	fa93 f3a3 	rbit	r3, r3
 8002cca:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002cce:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cdc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce8:	f7fe fd5c 	bl	80017a4 <HAL_GetTick>
 8002cec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cf2:	f7fe fd57 	bl	80017a4 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d902      	bls.n	8002d08 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	f000 bde2 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002d12:	fa93 f3a3 	rbit	r3, r3
 8002d16:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002d1a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d1e:	fab3 f383 	clz	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	095b      	lsrs	r3, r3, #5
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d102      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4d8>
 8002d32:	4b45      	ldr	r3, [pc, #276]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	e013      	b.n	8002d60 <HAL_RCC_OscConfig+0x500>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002d42:	fa93 f3a3 	rbit	r3, r3
 8002d46:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002d50:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002d54:	fa93 f3a3 	rbit	r3, r3
 8002d58:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002d5c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	2202      	movs	r2, #2
 8002d62:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002d66:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002d6a:	fa92 f2a2 	rbit	r2, r2
 8002d6e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002d72:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002d76:	fab2 f282 	clz	r2, r2
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	f042 0220 	orr.w	r2, r2, #32
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	f002 021f 	and.w	r2, r2, #31
 8002d86:	2101      	movs	r1, #1
 8002d88:	fa01 f202 	lsl.w	r2, r1, r2
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0af      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d92:	4b2d      	ldr	r3, [pc, #180]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	21f8      	movs	r1, #248	@ 0xf8
 8002da8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dac:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002db0:	fa91 f1a1 	rbit	r1, r1
 8002db4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002db8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002dbc:	fab1 f181 	clz	r1, r1
 8002dc0:	b2c9      	uxtb	r1, r1
 8002dc2:	408b      	lsls	r3, r1
 8002dc4:	4920      	ldr	r1, [pc, #128]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]
 8002dca:	e06c      	b.n	8002ea6 <HAL_RCC_OscConfig+0x646>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002dde:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002de2:	fab3 f383 	clz	r3, r3
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002dec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	461a      	mov	r2, r3
 8002df4:	2300      	movs	r3, #0
 8002df6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df8:	f7fe fcd4 	bl	80017a4 <HAL_GetTick>
 8002dfc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e00:	e00a      	b.n	8002e18 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e02:	f7fe fccf 	bl	80017a4 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d902      	bls.n	8002e18 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	f000 bd5a 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
 8002e18:	2302      	movs	r3, #2
 8002e1a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e22:	fa93 f3a3 	rbit	r3, r3
 8002e26:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002e2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e2e:	fab3 f383 	clz	r3, r3
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	095b      	lsrs	r3, r3, #5
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d104      	bne.n	8002e4c <HAL_RCC_OscConfig+0x5ec>
 8002e42:	4b01      	ldr	r3, [pc, #4]	@ (8002e48 <HAL_RCC_OscConfig+0x5e8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	e015      	b.n	8002e74 <HAL_RCC_OscConfig+0x614>
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002e56:	fa93 f3a3 	rbit	r3, r3
 8002e5a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002e5e:	2302      	movs	r3, #2
 8002e60:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002e64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002e70:	4bc8      	ldr	r3, [pc, #800]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 8002e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e74:	2202      	movs	r2, #2
 8002e76:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002e7a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002e7e:	fa92 f2a2 	rbit	r2, r2
 8002e82:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002e86:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002e8a:	fab2 f282 	clz	r2, r2
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	f042 0220 	orr.w	r2, r2, #32
 8002e94:	b2d2      	uxtb	r2, r2
 8002e96:	f002 021f 	and.w	r2, r2, #31
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1ad      	bne.n	8002e02 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eaa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 8110 	beq.w	80030dc <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ebc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d079      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x760>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ed6:	fa93 f3a3 	rbit	r3, r3
 8002eda:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ee2:	fab3 f383 	clz	r3, r3
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4bab      	ldr	r3, [pc, #684]	@ (8003198 <HAL_RCC_OscConfig+0x938>)
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ef6:	f7fe fc55 	bl	80017a4 <HAL_GetTick>
 8002efa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efe:	e00a      	b.n	8002f16 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f00:	f7fe fc50 	bl	80017a4 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d902      	bls.n	8002f16 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	f000 bcdb 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
 8002f16:	2302      	movs	r3, #2
 8002f18:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002f20:	fa93 f3a3 	rbit	r3, r3
 8002f24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002f28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f2c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002f30:	2202      	movs	r2, #2
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f38:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	fa93 f2a3 	rbit	r2, r3
 8002f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f54:	2202      	movs	r2, #2
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	fa93 f2a3 	rbit	r2, r3
 8002f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f6e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f70:	4b88      	ldr	r3, [pc, #544]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 8002f72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f78:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	6019      	str	r1, [r3, #0]
 8002f80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f84:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	fa93 f1a3 	rbit	r1, r3
 8002f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f92:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002f96:	6019      	str	r1, [r3, #0]
  return result;
 8002f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f9c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	fab3 f383 	clz	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f003 031f 	and.w	r3, r3, #31
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb8:	4013      	ands	r3, r2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0a0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x6a0>
 8002fbe:	e08d      	b.n	80030dc <HAL_RCC_OscConfig+0x87c>
 8002fc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002fc8:	2201      	movs	r2, #1
 8002fca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	fa93 f2a3 	rbit	r2, r3
 8002fda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fde:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002fe2:	601a      	str	r2, [r3, #0]
  return result;
 8002fe4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002fec:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4b68      	ldr	r3, [pc, #416]	@ (8003198 <HAL_RCC_OscConfig+0x938>)
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	2300      	movs	r3, #0
 8003000:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003002:	f7fe fbcf 	bl	80017a4 <HAL_GetTick>
 8003006:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800300a:	e00a      	b.n	8003022 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800300c:	f7fe fbca 	bl	80017a4 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d902      	bls.n	8003022 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	f000 bc55 	b.w	80038cc <HAL_RCC_OscConfig+0x106c>
 8003022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003026:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800302a:	2202      	movs	r2, #2
 800302c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003032:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	fa93 f2a3 	rbit	r2, r3
 800303c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003040:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003044:	601a      	str	r2, [r3, #0]
 8003046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800304a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800304e:	2202      	movs	r2, #2
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003056:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	fa93 f2a3 	rbit	r2, r3
 8003060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003064:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800306e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003072:	2202      	movs	r2, #2
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800307a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	fa93 f2a3 	rbit	r2, r3
 8003084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003088:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800308c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800308e:	4b41      	ldr	r3, [pc, #260]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 8003090:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003096:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800309a:	2102      	movs	r1, #2
 800309c:	6019      	str	r1, [r3, #0]
 800309e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	fa93 f1a3 	rbit	r1, r3
 80030ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030b0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030b4:	6019      	str	r1, [r3, #0]
  return result;
 80030b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	fab3 f383 	clz	r3, r3
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	f003 031f 	and.w	r3, r3, #31
 80030d0:	2101      	movs	r1, #1
 80030d2:	fa01 f303 	lsl.w	r3, r1, r3
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d197      	bne.n	800300c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 81a1 	beq.w	8003434 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f2:	2300      	movs	r3, #0
 80030f4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f8:	4b26      	ldr	r3, [pc, #152]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 80030fa:	69db      	ldr	r3, [r3, #28]
 80030fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d116      	bne.n	8003132 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003104:	4b23      	ldr	r3, [pc, #140]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	4a22      	ldr	r2, [pc, #136]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 800310a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310e:	61d3      	str	r3, [r2, #28]
 8003110:	4b20      	ldr	r3, [pc, #128]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003126:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800312a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800312c:	2301      	movs	r3, #1
 800312e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003132:	4b1a      	ldr	r3, [pc, #104]	@ (800319c <HAL_RCC_OscConfig+0x93c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d11a      	bne.n	8003174 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800313e:	4b17      	ldr	r3, [pc, #92]	@ (800319c <HAL_RCC_OscConfig+0x93c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a16      	ldr	r2, [pc, #88]	@ (800319c <HAL_RCC_OscConfig+0x93c>)
 8003144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003148:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800314a:	f7fe fb2b 	bl	80017a4 <HAL_GetTick>
 800314e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003152:	e009      	b.n	8003168 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003154:	f7fe fb26 	bl	80017a4 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b64      	cmp	r3, #100	@ 0x64
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e3b1      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <HAL_RCC_OscConfig+0x93c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003170:	2b00      	cmp	r3, #0
 8003172:	d0ef      	beq.n	8003154 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003178:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d10d      	bne.n	80031a0 <HAL_RCC_OscConfig+0x940>
 8003184:	4b03      	ldr	r3, [pc, #12]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	4a02      	ldr	r2, [pc, #8]	@ (8003194 <HAL_RCC_OscConfig+0x934>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6213      	str	r3, [r2, #32]
 8003190:	e03c      	b.n	800320c <HAL_RCC_OscConfig+0x9ac>
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000
 8003198:	10908120 	.word	0x10908120
 800319c:	40007000 	.word	0x40007000
 80031a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10c      	bne.n	80031ca <HAL_RCC_OscConfig+0x96a>
 80031b0:	4bc1      	ldr	r3, [pc, #772]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	4ac0      	ldr	r2, [pc, #768]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031b6:	f023 0301 	bic.w	r3, r3, #1
 80031ba:	6213      	str	r3, [r2, #32]
 80031bc:	4bbe      	ldr	r3, [pc, #760]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	4abd      	ldr	r2, [pc, #756]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031c2:	f023 0304 	bic.w	r3, r3, #4
 80031c6:	6213      	str	r3, [r2, #32]
 80031c8:	e020      	b.n	800320c <HAL_RCC_OscConfig+0x9ac>
 80031ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x994>
 80031da:	4bb7      	ldr	r3, [pc, #732]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	4ab6      	ldr	r2, [pc, #728]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031e0:	f043 0304 	orr.w	r3, r3, #4
 80031e4:	6213      	str	r3, [r2, #32]
 80031e6:	4bb4      	ldr	r3, [pc, #720]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	4ab3      	ldr	r2, [pc, #716]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6213      	str	r3, [r2, #32]
 80031f2:	e00b      	b.n	800320c <HAL_RCC_OscConfig+0x9ac>
 80031f4:	4bb0      	ldr	r3, [pc, #704]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	4aaf      	ldr	r2, [pc, #700]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80031fa:	f023 0301 	bic.w	r3, r3, #1
 80031fe:	6213      	str	r3, [r2, #32]
 8003200:	4bad      	ldr	r3, [pc, #692]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	4aac      	ldr	r2, [pc, #688]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 8003206:	f023 0304 	bic.w	r3, r3, #4
 800320a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800320c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003210:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 8081 	beq.w	8003320 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321e:	f7fe fac1 	bl	80017a4 <HAL_GetTick>
 8003222:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003226:	e00b      	b.n	8003240 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003228:	f7fe fabc 	bl	80017a4 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003238:	4293      	cmp	r3, r2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e345      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
 8003240:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003244:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003248:	2202      	movs	r2, #2
 800324a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003250:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	fa93 f2a3 	rbit	r2, r3
 800325a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003268:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800326c:	2202      	movs	r2, #2
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003274:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	fa93 f2a3 	rbit	r2, r3
 800327e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003282:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003286:	601a      	str	r2, [r3, #0]
  return result;
 8003288:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800328c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003290:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003292:	fab3 f383 	clz	r3, r3
 8003296:	b2db      	uxtb	r3, r3
 8003298:	095b      	lsrs	r3, r3, #5
 800329a:	b2db      	uxtb	r3, r3
 800329c:	f043 0302 	orr.w	r3, r3, #2
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d102      	bne.n	80032ac <HAL_RCC_OscConfig+0xa4c>
 80032a6:	4b84      	ldr	r3, [pc, #528]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	e013      	b.n	80032d4 <HAL_RCC_OscConfig+0xa74>
 80032ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80032b4:	2202      	movs	r2, #2
 80032b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032bc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	fa93 f2a3 	rbit	r2, r3
 80032c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ca:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	4b79      	ldr	r3, [pc, #484]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032d8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80032dc:	2102      	movs	r1, #2
 80032de:	6011      	str	r1, [r2, #0]
 80032e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032e4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80032e8:	6812      	ldr	r2, [r2, #0]
 80032ea:	fa92 f1a2 	rbit	r1, r2
 80032ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032f2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80032f6:	6011      	str	r1, [r2, #0]
  return result;
 80032f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032fc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003300:	6812      	ldr	r2, [r2, #0]
 8003302:	fab2 f282 	clz	r2, r2
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	f002 021f 	and.w	r2, r2, #31
 8003312:	2101      	movs	r1, #1
 8003314:	fa01 f202 	lsl.w	r2, r1, r2
 8003318:	4013      	ands	r3, r2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d084      	beq.n	8003228 <HAL_RCC_OscConfig+0x9c8>
 800331e:	e07f      	b.n	8003420 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003320:	f7fe fa40 	bl	80017a4 <HAL_GetTick>
 8003324:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003328:	e00b      	b.n	8003342 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800332a:	f7fe fa3b 	bl	80017a4 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	f241 3288 	movw	r2, #5000	@ 0x1388
 800333a:	4293      	cmp	r3, r2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e2c4      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
 8003342:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003346:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800334a:	2202      	movs	r2, #2
 800334c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003352:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	fa93 f2a3 	rbit	r2, r3
 800335c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003360:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800336a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800336e:	2202      	movs	r2, #2
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003376:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	fa93 f2a3 	rbit	r2, r3
 8003380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003384:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003388:	601a      	str	r2, [r3, #0]
  return result;
 800338a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003392:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003394:	fab3 f383 	clz	r3, r3
 8003398:	b2db      	uxtb	r3, r3
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	b2db      	uxtb	r3, r3
 800339e:	f043 0302 	orr.w	r3, r3, #2
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d102      	bne.n	80033ae <HAL_RCC_OscConfig+0xb4e>
 80033a8:	4b43      	ldr	r3, [pc, #268]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	e013      	b.n	80033d6 <HAL_RCC_OscConfig+0xb76>
 80033ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80033b6:	2202      	movs	r2, #2
 80033b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033be:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	fa93 f2a3 	rbit	r2, r3
 80033c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033cc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	4b39      	ldr	r3, [pc, #228]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033da:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80033de:	2102      	movs	r1, #2
 80033e0:	6011      	str	r1, [r2, #0]
 80033e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033e6:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	fa92 f1a2 	rbit	r1, r2
 80033f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033f4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80033f8:	6011      	str	r1, [r2, #0]
  return result;
 80033fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033fe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	fab2 f282 	clz	r2, r2
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	f002 021f 	and.w	r2, r2, #31
 8003414:	2101      	movs	r1, #1
 8003416:	fa01 f202 	lsl.w	r2, r1, r2
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d184      	bne.n	800332a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003420:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003424:	2b01      	cmp	r3, #1
 8003426:	d105      	bne.n	8003434 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003428:	4b23      	ldr	r3, [pc, #140]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	4a22      	ldr	r2, [pc, #136]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 800342e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003432:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003438:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 8242 	beq.w	80038ca <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003446:	4b1c      	ldr	r3, [pc, #112]	@ (80034b8 <HAL_RCC_OscConfig+0xc58>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f003 030c 	and.w	r3, r3, #12
 800344e:	2b08      	cmp	r3, #8
 8003450:	f000 8213 	beq.w	800387a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003458:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	2b02      	cmp	r3, #2
 8003462:	f040 8162 	bne.w	800372a <HAL_RCC_OscConfig+0xeca>
 8003466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800346e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003472:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003478:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	fa93 f2a3 	rbit	r2, r3
 8003482:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003486:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800348a:	601a      	str	r2, [r3, #0]
  return result;
 800348c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003490:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003494:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003496:	fab3 f383 	clz	r3, r3
 800349a:	b2db      	uxtb	r3, r3
 800349c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80034a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	461a      	mov	r2, r3
 80034a8:	2300      	movs	r3, #0
 80034aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7fe f97a 	bl	80017a4 <HAL_GetTick>
 80034b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034b4:	e00c      	b.n	80034d0 <HAL_RCC_OscConfig+0xc70>
 80034b6:	bf00      	nop
 80034b8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034bc:	f7fe f972 	bl	80017a4 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e1fd      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
 80034d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80034d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	fa93 f2a3 	rbit	r2, r3
 80034ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80034f4:	601a      	str	r2, [r3, #0]
  return result;
 80034f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80034fe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003500:	fab3 f383 	clz	r3, r3
 8003504:	b2db      	uxtb	r3, r3
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	b2db      	uxtb	r3, r3
 800350a:	f043 0301 	orr.w	r3, r3, #1
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b01      	cmp	r3, #1
 8003512:	d102      	bne.n	800351a <HAL_RCC_OscConfig+0xcba>
 8003514:	4bb0      	ldr	r3, [pc, #704]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	e027      	b.n	800356a <HAL_RCC_OscConfig+0xd0a>
 800351a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003522:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003526:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800352c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	fa93 f2a3 	rbit	r2, r3
 8003536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800353a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003544:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003548:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003552:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	fa93 f2a3 	rbit	r2, r3
 800355c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003560:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	4b9c      	ldr	r3, [pc, #624]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800356e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003572:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003576:	6011      	str	r1, [r2, #0]
 8003578:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800357c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	fa92 f1a2 	rbit	r1, r2
 8003586:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800358a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800358e:	6011      	str	r1, [r2, #0]
  return result;
 8003590:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003594:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	fab2 f282 	clz	r2, r2
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	f042 0220 	orr.w	r2, r2, #32
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	f002 021f 	and.w	r2, r2, #31
 80035aa:	2101      	movs	r1, #1
 80035ac:	fa01 f202 	lsl.w	r2, r1, r2
 80035b0:	4013      	ands	r3, r2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d182      	bne.n	80034bc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035b6:	4b88      	ldr	r3, [pc, #544]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80035be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80035ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	430b      	orrs	r3, r1
 80035d8:	497f      	ldr	r1, [pc, #508]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	604b      	str	r3, [r1, #4]
 80035de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80035e6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80035ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	fa93 f2a3 	rbit	r2, r3
 80035fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003602:	601a      	str	r2, [r3, #0]
  return result;
 8003604:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003608:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800360c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800360e:	fab3 f383 	clz	r3, r3
 8003612:	b2db      	uxtb	r3, r3
 8003614:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003618:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	461a      	mov	r2, r3
 8003620:	2301      	movs	r3, #1
 8003622:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003624:	f7fe f8be 	bl	80017a4 <HAL_GetTick>
 8003628:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800362c:	e009      	b.n	8003642 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800362e:	f7fe f8b9 	bl	80017a4 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e144      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
 8003642:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003646:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800364a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800364e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003650:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003654:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	fa93 f2a3 	rbit	r2, r3
 800365e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003662:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003666:	601a      	str	r2, [r3, #0]
  return result;
 8003668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003670:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003672:	fab3 f383 	clz	r3, r3
 8003676:	b2db      	uxtb	r3, r3
 8003678:	095b      	lsrs	r3, r3, #5
 800367a:	b2db      	uxtb	r3, r3
 800367c:	f043 0301 	orr.w	r3, r3, #1
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b01      	cmp	r3, #1
 8003684:	d102      	bne.n	800368c <HAL_RCC_OscConfig+0xe2c>
 8003686:	4b54      	ldr	r3, [pc, #336]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	e027      	b.n	80036dc <HAL_RCC_OscConfig+0xe7c>
 800368c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003690:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003694:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003698:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800369e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	fa93 f2a3 	rbit	r2, r3
 80036a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ac:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80036ba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	fa93 f2a3 	rbit	r2, r3
 80036ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036d2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	4b3f      	ldr	r3, [pc, #252]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 80036da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036dc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036e0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80036e4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80036e8:	6011      	str	r1, [r2, #0]
 80036ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036ee:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	fa92 f1a2 	rbit	r1, r2
 80036f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036fc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003700:	6011      	str	r1, [r2, #0]
  return result;
 8003702:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003706:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800370a:	6812      	ldr	r2, [r2, #0]
 800370c:	fab2 f282 	clz	r2, r2
 8003710:	b2d2      	uxtb	r2, r2
 8003712:	f042 0220 	orr.w	r2, r2, #32
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	f002 021f 	and.w	r2, r2, #31
 800371c:	2101      	movs	r1, #1
 800371e:	fa01 f202 	lsl.w	r2, r1, r2
 8003722:	4013      	ands	r3, r2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d082      	beq.n	800362e <HAL_RCC_OscConfig+0xdce>
 8003728:	e0cf      	b.n	80038ca <HAL_RCC_OscConfig+0x106a>
 800372a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800372e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003732:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003736:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800373c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	fa93 f2a3 	rbit	r2, r3
 8003746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800374e:	601a      	str	r2, [r3, #0]
  return result;
 8003750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003754:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003758:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375a:	fab3 f383 	clz	r3, r3
 800375e:	b2db      	uxtb	r3, r3
 8003760:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003764:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	461a      	mov	r2, r3
 800376c:	2300      	movs	r3, #0
 800376e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003770:	f7fe f818 	bl	80017a4 <HAL_GetTick>
 8003774:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003778:	e009      	b.n	800378e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800377a:	f7fe f813 	bl	80017a4 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e09e      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
 800378e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003792:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003796:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800379a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	fa93 f2a3 	rbit	r2, r3
 80037aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ae:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80037b2:	601a      	str	r2, [r3, #0]
  return result;
 80037b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80037bc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037be:	fab3 f383 	clz	r3, r3
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	095b      	lsrs	r3, r3, #5
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	f043 0301 	orr.w	r3, r3, #1
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d104      	bne.n	80037dc <HAL_RCC_OscConfig+0xf7c>
 80037d2:	4b01      	ldr	r3, [pc, #4]	@ (80037d8 <HAL_RCC_OscConfig+0xf78>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	e029      	b.n	800382c <HAL_RCC_OscConfig+0xfcc>
 80037d8:	40021000 	.word	0x40021000
 80037dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80037e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ee:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	fa93 f2a3 	rbit	r2, r3
 80037f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003806:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800380a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003814:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	fa93 f2a3 	rbit	r2, r3
 800381e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003822:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	4b2b      	ldr	r3, [pc, #172]	@ (80038d8 <HAL_RCC_OscConfig+0x1078>)
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003830:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003834:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003838:	6011      	str	r1, [r2, #0]
 800383a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800383e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	fa92 f1a2 	rbit	r1, r2
 8003848:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800384c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003850:	6011      	str	r1, [r2, #0]
  return result;
 8003852:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003856:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	fab2 f282 	clz	r2, r2
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	f042 0220 	orr.w	r2, r2, #32
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	f002 021f 	and.w	r2, r2, #31
 800386c:	2101      	movs	r1, #1
 800386e:	fa01 f202 	lsl.w	r2, r1, r2
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d180      	bne.n	800377a <HAL_RCC_OscConfig+0xf1a>
 8003878:	e027      	b.n	80038ca <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800387a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800387e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e01e      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800388e:	4b12      	ldr	r3, [pc, #72]	@ (80038d8 <HAL_RCC_OscConfig+0x1078>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003896:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800389a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800389e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d10b      	bne.n	80038c6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80038ae:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80038b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d001      	beq.n	80038ca <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40021000 	.word	0x40021000

080038dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b09e      	sub	sp, #120	@ 0x78
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e162      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038f4:	4b90      	ldr	r3, [pc, #576]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d910      	bls.n	8003924 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003902:	4b8d      	ldr	r3, [pc, #564]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f023 0207 	bic.w	r2, r3, #7
 800390a:	498b      	ldr	r1, [pc, #556]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	4313      	orrs	r3, r2
 8003910:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003912:	4b89      	ldr	r3, [pc, #548]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d001      	beq.n	8003924 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e14a      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d008      	beq.n	8003942 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003930:	4b82      	ldr	r3, [pc, #520]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	497f      	ldr	r1, [pc, #508]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 800393e:	4313      	orrs	r3, r2
 8003940:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 80dc 	beq.w	8003b08 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d13c      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xf6>
 8003958:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800395c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003960:	fa93 f3a3 	rbit	r3, r3
 8003964:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003966:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003968:	fab3 f383 	clz	r3, r3
 800396c:	b2db      	uxtb	r3, r3
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	b2db      	uxtb	r3, r3
 8003972:	f043 0301 	orr.w	r3, r3, #1
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b01      	cmp	r3, #1
 800397a:	d102      	bne.n	8003982 <HAL_RCC_ClockConfig+0xa6>
 800397c:	4b6f      	ldr	r3, [pc, #444]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	e00f      	b.n	80039a2 <HAL_RCC_ClockConfig+0xc6>
 8003982:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003986:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003988:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800398a:	fa93 f3a3 	rbit	r3, r3
 800398e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003990:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003994:	663b      	str	r3, [r7, #96]	@ 0x60
 8003996:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003998:	fa93 f3a3 	rbit	r3, r3
 800399c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800399e:	4b67      	ldr	r3, [pc, #412]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 80039a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039a6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80039a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80039aa:	fa92 f2a2 	rbit	r2, r2
 80039ae:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80039b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80039b2:	fab2 f282 	clz	r2, r2
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	f042 0220 	orr.w	r2, r2, #32
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	f002 021f 	and.w	r2, r2, #31
 80039c2:	2101      	movs	r1, #1
 80039c4:	fa01 f202 	lsl.w	r2, r1, r2
 80039c8:	4013      	ands	r3, r2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d17b      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e0f3      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d13c      	bne.n	8003a54 <HAL_RCC_ClockConfig+0x178>
 80039da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039de:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039e2:	fa93 f3a3 	rbit	r3, r3
 80039e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80039e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ea:	fab3 f383 	clz	r3, r3
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	095b      	lsrs	r3, r3, #5
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	f043 0301 	orr.w	r3, r3, #1
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d102      	bne.n	8003a04 <HAL_RCC_ClockConfig+0x128>
 80039fe:	4b4f      	ldr	r3, [pc, #316]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	e00f      	b.n	8003a24 <HAL_RCC_ClockConfig+0x148>
 8003a04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a0c:	fa93 f3a3 	rbit	r3, r3
 8003a10:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a16:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a1a:	fa93 f3a3 	rbit	r3, r3
 8003a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a20:	4b46      	ldr	r3, [pc, #280]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a28:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a2c:	fa92 f2a2 	rbit	r2, r2
 8003a30:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003a32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a34:	fab2 f282 	clz	r2, r2
 8003a38:	b2d2      	uxtb	r2, r2
 8003a3a:	f042 0220 	orr.w	r2, r2, #32
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	f002 021f 	and.w	r2, r2, #31
 8003a44:	2101      	movs	r1, #1
 8003a46:	fa01 f202 	lsl.w	r2, r1, r2
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d13a      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0b2      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
 8003a54:	2302      	movs	r3, #2
 8003a56:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5a:	fa93 f3a3 	rbit	r3, r3
 8003a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a62:	fab3 f383 	clz	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	095b      	lsrs	r3, r3, #5
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	f043 0301 	orr.w	r3, r3, #1
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d102      	bne.n	8003a7c <HAL_RCC_ClockConfig+0x1a0>
 8003a76:	4b31      	ldr	r3, [pc, #196]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	e00d      	b.n	8003a98 <HAL_RCC_ClockConfig+0x1bc>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a82:	fa93 f3a3 	rbit	r3, r3
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a88:	2302      	movs	r3, #2
 8003a8a:	623b      	str	r3, [r7, #32]
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	fa93 f3a3 	rbit	r3, r3
 8003a92:	61fb      	str	r3, [r7, #28]
 8003a94:	4b29      	ldr	r3, [pc, #164]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a98:	2202      	movs	r2, #2
 8003a9a:	61ba      	str	r2, [r7, #24]
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	fa92 f2a2 	rbit	r2, r2
 8003aa2:	617a      	str	r2, [r7, #20]
  return result;
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	fab2 f282 	clz	r2, r2
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	f042 0220 	orr.w	r2, r2, #32
 8003ab0:	b2d2      	uxtb	r2, r2
 8003ab2:	f002 021f 	and.w	r2, r2, #31
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	fa01 f202 	lsl.w	r2, r1, r2
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e079      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f023 0203 	bic.w	r2, r3, #3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	491a      	ldr	r1, [pc, #104]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ad8:	f7fd fe64 	bl	80017a4 <HAL_GetTick>
 8003adc:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ade:	e00a      	b.n	8003af6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae0:	f7fd fe60 	bl	80017a4 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e061      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af6:	4b11      	ldr	r3, [pc, #68]	@ (8003b3c <HAL_RCC_ClockConfig+0x260>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 020c 	and.w	r2, r3, #12
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d1eb      	bne.n	8003ae0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b08:	4b0b      	ldr	r3, [pc, #44]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d214      	bcs.n	8003b40 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b16:	4b08      	ldr	r3, [pc, #32]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f023 0207 	bic.w	r2, r3, #7
 8003b1e:	4906      	ldr	r1, [pc, #24]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b26:	4b04      	ldr	r3, [pc, #16]	@ (8003b38 <HAL_RCC_ClockConfig+0x25c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d005      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e040      	b.n	8003bba <HAL_RCC_ClockConfig+0x2de>
 8003b38:	40022000 	.word	0x40022000
 8003b3c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	491a      	ldr	r1, [pc, #104]	@ (8003bc4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b6a:	4b16      	ldr	r3, [pc, #88]	@ (8003bc4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	4912      	ldr	r1, [pc, #72]	@ (8003bc4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b7e:	f000 f829 	bl	8003bd4 <HAL_RCC_GetSysClockFreq>
 8003b82:	4601      	mov	r1, r0
 8003b84:	4b0f      	ldr	r3, [pc, #60]	@ (8003bc4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b8c:	22f0      	movs	r2, #240	@ 0xf0
 8003b8e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	fa92 f2a2 	rbit	r2, r2
 8003b96:	60fa      	str	r2, [r7, #12]
  return result;
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	fab2 f282 	clz	r2, r2
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	40d3      	lsrs	r3, r2
 8003ba2:	4a09      	ldr	r2, [pc, #36]	@ (8003bc8 <HAL_RCC_ClockConfig+0x2ec>)
 8003ba4:	5cd3      	ldrb	r3, [r2, r3]
 8003ba6:	fa21 f303 	lsr.w	r3, r1, r3
 8003baa:	4a08      	ldr	r2, [pc, #32]	@ (8003bcc <HAL_RCC_ClockConfig+0x2f0>)
 8003bac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003bae:	4b08      	ldr	r3, [pc, #32]	@ (8003bd0 <HAL_RCC_ClockConfig+0x2f4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7fd fdb2 	bl	800171c <HAL_InitTick>
  
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3778      	adds	r7, #120	@ 0x78
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	08006f5c 	.word	0x08006f5c
 8003bcc:	20000008 	.word	0x20000008
 8003bd0:	2000000c 	.word	0x2000000c

08003bd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b08b      	sub	sp, #44	@ 0x2c
 8003bd8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61fb      	str	r3, [r7, #28]
 8003bde:	2300      	movs	r3, #0
 8003be0:	61bb      	str	r3, [r7, #24]
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003bee:	4b29      	ldr	r3, [pc, #164]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d002      	beq.n	8003c04 <HAL_RCC_GetSysClockFreq+0x30>
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d003      	beq.n	8003c0a <HAL_RCC_GetSysClockFreq+0x36>
 8003c02:	e03c      	b.n	8003c7e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c04:	4b24      	ldr	r3, [pc, #144]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c06:	623b      	str	r3, [r7, #32]
      break;
 8003c08:	e03c      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003c10:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8003c14:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c16:	68ba      	ldr	r2, [r7, #8]
 8003c18:	fa92 f2a2 	rbit	r2, r2
 8003c1c:	607a      	str	r2, [r7, #4]
  return result;
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	fab2 f282 	clz	r2, r2
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	40d3      	lsrs	r3, r2
 8003c28:	4a1c      	ldr	r2, [pc, #112]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003c2a:	5cd3      	ldrb	r3, [r2, r3]
 8003c2c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003c2e:	4b19      	ldr	r3, [pc, #100]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	220f      	movs	r2, #15
 8003c38:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	fa92 f2a2 	rbit	r2, r2
 8003c40:	60fa      	str	r2, [r7, #12]
  return result;
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	fab2 f282 	clz	r2, r2
 8003c48:	b2d2      	uxtb	r2, r2
 8003c4a:	40d3      	lsrs	r3, r2
 8003c4c:	4a14      	ldr	r2, [pc, #80]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003c4e:	5cd3      	ldrb	r3, [r2, r3]
 8003c50:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	fb02 f303 	mul.w	r3, r2, r3
 8003c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6c:	e004      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	4a0c      	ldr	r2, [pc, #48]	@ (8003ca4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003c72:	fb02 f303 	mul.w	r3, r2, r3
 8003c76:	627b      	str	r3, [r7, #36]	@ 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7a:	623b      	str	r3, [r7, #32]
      break;
 8003c7c:	e002      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c7e:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c80:	623b      	str	r3, [r7, #32]
      break;
 8003c82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c84:	6a3b      	ldr	r3, [r7, #32]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	372c      	adds	r7, #44	@ 0x2c
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	40021000 	.word	0x40021000
 8003c98:	007a1200 	.word	0x007a1200
 8003c9c:	08006f74 	.word	0x08006f74
 8003ca0:	08006f84 	.word	0x08006f84
 8003ca4:	003d0900 	.word	0x003d0900

08003ca8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cac:	4b03      	ldr	r3, [pc, #12]	@ (8003cbc <HAL_RCC_GetHCLKFreq+0x14>)
 8003cae:	681b      	ldr	r3, [r3, #0]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	20000008 	.word	0x20000008

08003cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003cc6:	f7ff ffef 	bl	8003ca8 <HAL_RCC_GetHCLKFreq>
 8003cca:	4601      	mov	r1, r0
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cd4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003cd8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	fa92 f2a2 	rbit	r2, r2
 8003ce0:	603a      	str	r2, [r7, #0]
  return result;
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	fab2 f282 	clz	r2, r2
 8003ce8:	b2d2      	uxtb	r2, r2
 8003cea:	40d3      	lsrs	r3, r2
 8003cec:	4a04      	ldr	r2, [pc, #16]	@ (8003d00 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003cee:	5cd3      	ldrb	r3, [r2, r3]
 8003cf0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	08006f6c 	.word	0x08006f6c

08003d04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003d0a:	f7ff ffcd 	bl	8003ca8 <HAL_RCC_GetHCLKFreq>
 8003d0e:	4601      	mov	r1, r0
 8003d10:	4b0b      	ldr	r3, [pc, #44]	@ (8003d40 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003d18:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003d1c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	fa92 f2a2 	rbit	r2, r2
 8003d24:	603a      	str	r2, [r7, #0]
  return result;
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	fab2 f282 	clz	r2, r2
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	40d3      	lsrs	r3, r2
 8003d30:	4a04      	ldr	r2, [pc, #16]	@ (8003d44 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003d32:	5cd3      	ldrb	r3, [r2, r3]
 8003d34:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40021000 	.word	0x40021000
 8003d44:	08006f6c 	.word	0x08006f6c

08003d48 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b092      	sub	sp, #72	@ 0x48
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80d4 	beq.w	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6c:	4b4e      	ldr	r3, [pc, #312]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d6e:	69db      	ldr	r3, [r3, #28]
 8003d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10e      	bne.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d78:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7a:	69db      	ldr	r3, [r3, #28]
 8003d7c:	4a4a      	ldr	r2, [pc, #296]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d82:	61d3      	str	r3, [r2, #28]
 8003d84:	4b48      	ldr	r3, [pc, #288]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d86:	69db      	ldr	r3, [r3, #28]
 8003d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d90:	2301      	movs	r3, #1
 8003d92:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d96:	4b45      	ldr	r3, [pc, #276]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d118      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da2:	4b42      	ldr	r3, [pc, #264]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a41      	ldr	r2, [pc, #260]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dae:	f7fd fcf9 	bl	80017a4 <HAL_GetTick>
 8003db2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db4:	e008      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db6:	f7fd fcf5 	bl	80017a4 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b64      	cmp	r3, #100	@ 0x64
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e13c      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc8:	4b38      	ldr	r3, [pc, #224]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dd4:	4b34      	ldr	r3, [pc, #208]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8084 	beq.w	8003eee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d07c      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003df4:	4b2c      	ldr	r3, [pc, #176]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dfe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003e02:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e06:	fa93 f3a3 	rbit	r3, r3
 8003e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e0e:	fab3 f383 	clz	r3, r3
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	4b26      	ldr	r3, [pc, #152]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2301      	movs	r3, #1
 8003e20:	6013      	str	r3, [r2, #0]
 8003e22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003e26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e2a:	fa93 f3a3 	rbit	r3, r3
 8003e2e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e32:	fab3 f383 	clz	r3, r3
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	461a      	mov	r2, r3
 8003e42:	2300      	movs	r3, #0
 8003e44:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e46:	4a18      	ldr	r2, [pc, #96]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e4a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d04b      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e56:	f7fd fca5 	bl	80017a4 <HAL_GetTick>
 8003e5a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e5c:	e00a      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e5e:	f7fd fca1 	bl	80017a4 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e0e6      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003e74:	2302      	movs	r3, #2
 8003e76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e7a:	fa93 f3a3 	rbit	r3, r3
 8003e7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e80:	2302      	movs	r3, #2
 8003e82:	623b      	str	r3, [r7, #32]
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	fa93 f3a3 	rbit	r3, r3
 8003e8a:	61fb      	str	r3, [r7, #28]
  return result;
 8003e8c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8e:	fab3 f383 	clz	r3, r3
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	095b      	lsrs	r3, r3, #5
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	f043 0302 	orr.w	r3, r3, #2
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d108      	bne.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003ea2:	4b01      	ldr	r3, [pc, #4]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	e00d      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	40007000 	.word	0x40007000
 8003eb0:	10908100 	.word	0x10908100
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	fa93 f3a3 	rbit	r3, r3
 8003ebe:	617b      	str	r3, [r7, #20]
 8003ec0:	4b62      	ldr	r3, [pc, #392]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	613a      	str	r2, [r7, #16]
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	fa92 f2a2 	rbit	r2, r2
 8003ece:	60fa      	str	r2, [r7, #12]
  return result;
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	fab2 f282 	clz	r2, r2
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003edc:	b2d2      	uxtb	r2, r2
 8003ede:	f002 021f 	and.w	r2, r2, #31
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0b7      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003eee:	4b57      	ldr	r3, [pc, #348]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	4954      	ldr	r1, [pc, #336]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f00:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d105      	bne.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f08:	4b50      	ldr	r3, [pc, #320]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f0a:	69db      	ldr	r3, [r3, #28]
 8003f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f12:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d008      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f20:	4b4a      	ldr	r3, [pc, #296]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f24:	f023 0203 	bic.w	r2, r3, #3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	4947      	ldr	r1, [pc, #284]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0320 	and.w	r3, r3, #32
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d008      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f3e:	4b43      	ldr	r3, [pc, #268]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f42:	f023 0210 	bic.w	r2, r3, #16
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	4940      	ldr	r1, [pc, #256]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	630b      	str	r3, [r1, #48]	@ 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d008      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f60:	f023 0220 	bic.w	r2, r3, #32
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	4938      	ldr	r1, [pc, #224]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d008      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f7a:	4b34      	ldr	r3, [pc, #208]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	4931      	ldr	r1, [pc, #196]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f98:	4b2c      	ldr	r3, [pc, #176]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	4929      	ldr	r1, [pc, #164]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d008      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003fb6:	4b25      	ldr	r3, [pc, #148]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fba:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	4922      	ldr	r1, [pc, #136]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	491a      	ldr	r1, [pc, #104]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d008      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003ff2:	4b16      	ldr	r3, [pc, #88]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	4913      	ldr	r1, [pc, #76]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004000:	4313      	orrs	r3, r2
 8004002:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d008      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004010:	4b0e      	ldr	r3, [pc, #56]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004014:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401c:	490b      	ldr	r1, [pc, #44]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800401e:	4313      	orrs	r3, r2
 8004020:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800402e:	4b07      	ldr	r3, [pc, #28]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004032:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403a:	4904      	ldr	r1, [pc, #16]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800403c:	4313      	orrs	r3, r2
 800403e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3748      	adds	r7, #72	@ 0x48
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40021000 	.word	0x40021000

08004050 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e049      	b.n	80040f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d106      	bne.n	800407c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7fd f9f2 	bl	8001460 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3304      	adds	r3, #4
 800408c:	4619      	mov	r1, r3
 800408e:	4610      	mov	r0, r2
 8004090:	f000 fcb4 	bl	80049fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e049      	b.n	80041a4 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	d106      	bne.n	800412a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f841 	bl	80041ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2202      	movs	r2, #2
 800412e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3304      	adds	r3, #4
 800413a:	4619      	mov	r1, r3
 800413c:	4610      	mov	r0, r2
 800413e:	f000 fc5d 	bl	80049fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2201      	movs	r2, #1
 8004156:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ca:	2300      	movs	r3, #0
 80041cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d104      	bne.n	80041de <HAL_TIM_IC_Start_IT+0x1e>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	e023      	b.n	8004226 <HAL_TIM_IC_Start_IT+0x66>
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d104      	bne.n	80041ee <HAL_TIM_IC_Start_IT+0x2e>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	e01b      	b.n	8004226 <HAL_TIM_IC_Start_IT+0x66>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d104      	bne.n	80041fe <HAL_TIM_IC_Start_IT+0x3e>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	e013      	b.n	8004226 <HAL_TIM_IC_Start_IT+0x66>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b0c      	cmp	r3, #12
 8004202:	d104      	bne.n	800420e <HAL_TIM_IC_Start_IT+0x4e>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800420a:	b2db      	uxtb	r3, r3
 800420c:	e00b      	b.n	8004226 <HAL_TIM_IC_Start_IT+0x66>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b10      	cmp	r3, #16
 8004212:	d104      	bne.n	800421e <HAL_TIM_IC_Start_IT+0x5e>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800421a:	b2db      	uxtb	r3, r3
 800421c:	e003      	b.n	8004226 <HAL_TIM_IC_Start_IT+0x66>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004224:	b2db      	uxtb	r3, r3
 8004226:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d104      	bne.n	8004238 <HAL_TIM_IC_Start_IT+0x78>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004234:	b2db      	uxtb	r3, r3
 8004236:	e013      	b.n	8004260 <HAL_TIM_IC_Start_IT+0xa0>
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2b04      	cmp	r3, #4
 800423c:	d104      	bne.n	8004248 <HAL_TIM_IC_Start_IT+0x88>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004244:	b2db      	uxtb	r3, r3
 8004246:	e00b      	b.n	8004260 <HAL_TIM_IC_Start_IT+0xa0>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	2b08      	cmp	r3, #8
 800424c:	d104      	bne.n	8004258 <HAL_TIM_IC_Start_IT+0x98>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004254:	b2db      	uxtb	r3, r3
 8004256:	e003      	b.n	8004260 <HAL_TIM_IC_Start_IT+0xa0>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800425e:	b2db      	uxtb	r3, r3
 8004260:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004262:	7bbb      	ldrb	r3, [r7, #14]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d102      	bne.n	800426e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004268:	7b7b      	ldrb	r3, [r7, #13]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d001      	beq.n	8004272 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e0c9      	b.n	8004406 <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d104      	bne.n	8004282 <HAL_TIM_IC_Start_IT+0xc2>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2202      	movs	r2, #2
 800427c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004280:	e023      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x10a>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b04      	cmp	r3, #4
 8004286:	d104      	bne.n	8004292 <HAL_TIM_IC_Start_IT+0xd2>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2202      	movs	r2, #2
 800428c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004290:	e01b      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x10a>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d104      	bne.n	80042a2 <HAL_TIM_IC_Start_IT+0xe2>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a0:	e013      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x10a>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	2b0c      	cmp	r3, #12
 80042a6:	d104      	bne.n	80042b2 <HAL_TIM_IC_Start_IT+0xf2>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2202      	movs	r2, #2
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042b0:	e00b      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x10a>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b10      	cmp	r3, #16
 80042b6:	d104      	bne.n	80042c2 <HAL_TIM_IC_Start_IT+0x102>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c0:	e003      	b.n	80042ca <HAL_TIM_IC_Start_IT+0x10a>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2202      	movs	r2, #2
 80042c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d104      	bne.n	80042da <HAL_TIM_IC_Start_IT+0x11a>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042d8:	e013      	b.n	8004302 <HAL_TIM_IC_Start_IT+0x142>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b04      	cmp	r3, #4
 80042de:	d104      	bne.n	80042ea <HAL_TIM_IC_Start_IT+0x12a>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042e8:	e00b      	b.n	8004302 <HAL_TIM_IC_Start_IT+0x142>
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	2b08      	cmp	r3, #8
 80042ee:	d104      	bne.n	80042fa <HAL_TIM_IC_Start_IT+0x13a>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042f8:	e003      	b.n	8004302 <HAL_TIM_IC_Start_IT+0x142>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2202      	movs	r2, #2
 80042fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b0c      	cmp	r3, #12
 8004306:	d841      	bhi.n	800438c <HAL_TIM_IC_Start_IT+0x1cc>
 8004308:	a201      	add	r2, pc, #4	@ (adr r2, 8004310 <HAL_TIM_IC_Start_IT+0x150>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004345 	.word	0x08004345
 8004314:	0800438d 	.word	0x0800438d
 8004318:	0800438d 	.word	0x0800438d
 800431c:	0800438d 	.word	0x0800438d
 8004320:	08004357 	.word	0x08004357
 8004324:	0800438d 	.word	0x0800438d
 8004328:	0800438d 	.word	0x0800438d
 800432c:	0800438d 	.word	0x0800438d
 8004330:	08004369 	.word	0x08004369
 8004334:	0800438d 	.word	0x0800438d
 8004338:	0800438d 	.word	0x0800438d
 800433c:	0800438d 	.word	0x0800438d
 8004340:	0800437b 	.word	0x0800437b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68da      	ldr	r2, [r3, #12]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0202 	orr.w	r2, r2, #2
 8004352:	60da      	str	r2, [r3, #12]
      break;
 8004354:	e01d      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68da      	ldr	r2, [r3, #12]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f042 0204 	orr.w	r2, r2, #4
 8004364:	60da      	str	r2, [r3, #12]
      break;
 8004366:	e014      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68da      	ldr	r2, [r3, #12]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0208 	orr.w	r2, r2, #8
 8004376:	60da      	str	r2, [r3, #12]
      break;
 8004378:	e00b      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68da      	ldr	r2, [r3, #12]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f042 0210 	orr.w	r2, r2, #16
 8004388:	60da      	str	r2, [r3, #12]
      break;
 800438a:	e002      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	73fb      	strb	r3, [r7, #15]
      break;
 8004390:	bf00      	nop
  }

  if (status == HAL_OK)
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d135      	bne.n	8004404 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2201      	movs	r2, #1
 800439e:	6839      	ldr	r1, [r7, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fd3f 	bl	8004e24 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a19      	ldr	r2, [pc, #100]	@ (8004410 <HAL_TIM_IC_Start_IT+0x250>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d009      	beq.n	80043c4 <HAL_TIM_IC_Start_IT+0x204>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043b8:	d004      	beq.n	80043c4 <HAL_TIM_IC_Start_IT+0x204>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a15      	ldr	r2, [pc, #84]	@ (8004414 <HAL_TIM_IC_Start_IT+0x254>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d115      	bne.n	80043f0 <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	4b13      	ldr	r3, [pc, #76]	@ (8004418 <HAL_TIM_IC_Start_IT+0x258>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b06      	cmp	r3, #6
 80043d4:	d015      	beq.n	8004402 <HAL_TIM_IC_Start_IT+0x242>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043dc:	d011      	beq.n	8004402 <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f042 0201 	orr.w	r2, r2, #1
 80043ec:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ee:	e008      	b.n	8004402 <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f042 0201 	orr.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	e000      	b.n	8004404 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004402:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004404:	7bfb      	ldrb	r3, [r7, #15]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	40012c00 	.word	0x40012c00
 8004414:	40014000 	.word	0x40014000
 8004418:	00010007 	.word	0x00010007

0800441c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b02      	cmp	r3, #2
 8004430:	d122      	bne.n	8004478 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b02      	cmp	r3, #2
 800443e:	d11b      	bne.n	8004478 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0202 	mvn.w	r2, #2
 8004448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2201      	movs	r2, #1
 800444e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fc fc12 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 faaa 	bl	80049c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fab1 	bl	80049d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0304 	and.w	r3, r3, #4
 8004482:	2b04      	cmp	r3, #4
 8004484:	d122      	bne.n	80044cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b04      	cmp	r3, #4
 8004492:	d11b      	bne.n	80044cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0204 	mvn.w	r2, #4
 800449c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2202      	movs	r2, #2
 80044a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7fc fbe8 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
 80044b8:	e005      	b.n	80044c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fa80 	bl	80049c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fa87 	bl	80049d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d122      	bne.n	8004520 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b08      	cmp	r3, #8
 80044e6:	d11b      	bne.n	8004520 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0208 	mvn.w	r2, #8
 80044f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2204      	movs	r2, #4
 80044f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7fc fbbe 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
 800450c:	e005      	b.n	800451a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fa56 	bl	80049c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 fa5d 	bl	80049d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	f003 0310 	and.w	r3, r3, #16
 800452a:	2b10      	cmp	r3, #16
 800452c:	d122      	bne.n	8004574 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b10      	cmp	r3, #16
 800453a:	d11b      	bne.n	8004574 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f06f 0210 	mvn.w	r2, #16
 8004544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2208      	movs	r2, #8
 800454a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7fc fb94 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
 8004560:	e005      	b.n	800456e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fa2c 	bl	80049c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 fa33 	bl	80049d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b01      	cmp	r3, #1
 8004580:	d10e      	bne.n	80045a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b01      	cmp	r3, #1
 800458e:	d107      	bne.n	80045a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0201 	mvn.w	r2, #1
 8004598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fa06 	bl	80049ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045aa:	2b80      	cmp	r3, #128	@ 0x80
 80045ac:	d10e      	bne.n	80045cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b8:	2b80      	cmp	r3, #128	@ 0x80
 80045ba:	d107      	bne.n	80045cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fcc2 	bl	8004f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045da:	d10e      	bne.n	80045fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e6:	2b80      	cmp	r3, #128	@ 0x80
 80045e8:	d107      	bne.n	80045fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80045f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fcb5 	bl	8004f64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004604:	2b40      	cmp	r3, #64	@ 0x40
 8004606:	d10e      	bne.n	8004626 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004612:	2b40      	cmp	r3, #64	@ 0x40
 8004614:	d107      	bne.n	8004626 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800461e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f9e1 	bl	80049e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	f003 0320 	and.w	r3, r3, #32
 8004630:	2b20      	cmp	r3, #32
 8004632:	d10e      	bne.n	8004652 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f003 0320 	and.w	r3, r3, #32
 800463e:	2b20      	cmp	r3, #32
 8004640:	d107      	bne.n	8004652 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f06f 0220 	mvn.w	r2, #32
 800464a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 fc75 	bl	8004f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b086      	sub	sp, #24
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004674:	2302      	movs	r3, #2
 8004676:	e088      	b.n	800478a <HAL_TIM_IC_ConfigChannel+0x130>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d11b      	bne.n	80046be <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004696:	f000 fa1f 	bl	8004ad8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699a      	ldr	r2, [r3, #24]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 020c 	bic.w	r2, r2, #12
 80046a8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6999      	ldr	r1, [r3, #24]
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	430a      	orrs	r2, r1
 80046ba:	619a      	str	r2, [r3, #24]
 80046bc:	e060      	b.n	8004780 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d11c      	bne.n	80046fe <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80046d4:	f000 fa85 	bl	8004be2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	699a      	ldr	r2, [r3, #24]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80046e6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6999      	ldr	r1, [r3, #24]
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	021a      	lsls	r2, r3, #8
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	619a      	str	r2, [r3, #24]
 80046fc:	e040      	b.n	8004780 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b08      	cmp	r3, #8
 8004702:	d11b      	bne.n	800473c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004714:	f000 fad2 	bl	8004cbc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	69da      	ldr	r2, [r3, #28]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 020c 	bic.w	r2, r2, #12
 8004726:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	69d9      	ldr	r1, [r3, #28]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	61da      	str	r2, [r3, #28]
 800473a:	e021      	b.n	8004780 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b0c      	cmp	r3, #12
 8004740:	d11c      	bne.n	800477c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004752:	f000 faef 	bl	8004d34 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	69da      	ldr	r2, [r3, #28]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004764:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	69d9      	ldr	r1, [r3, #28]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	021a      	lsls	r2, r3, #8
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	430a      	orrs	r2, r1
 8004778:	61da      	str	r2, [r3, #28]
 800477a:	e001      	b.n	8004780 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004788:	7dfb      	ldrb	r3, [r7, #23]
}
 800478a:	4618      	mov	r0, r3
 800478c:	3718      	adds	r7, #24
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b084      	sub	sp, #16
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800479c:	2300      	movs	r3, #0
 800479e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d101      	bne.n	80047ae <HAL_TIM_ConfigClockSource+0x1c>
 80047aa:	2302      	movs	r3, #2
 80047ac:	e0b6      	b.n	800491c <HAL_TIM_ConfigClockSource+0x18a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2202      	movs	r2, #2
 80047ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047cc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047d0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047d8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ea:	d03e      	beq.n	800486a <HAL_TIM_ConfigClockSource+0xd8>
 80047ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047f0:	f200 8087 	bhi.w	8004902 <HAL_TIM_ConfigClockSource+0x170>
 80047f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f8:	f000 8086 	beq.w	8004908 <HAL_TIM_ConfigClockSource+0x176>
 80047fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004800:	d87f      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 8004802:	2b70      	cmp	r3, #112	@ 0x70
 8004804:	d01a      	beq.n	800483c <HAL_TIM_ConfigClockSource+0xaa>
 8004806:	2b70      	cmp	r3, #112	@ 0x70
 8004808:	d87b      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 800480a:	2b60      	cmp	r3, #96	@ 0x60
 800480c:	d050      	beq.n	80048b0 <HAL_TIM_ConfigClockSource+0x11e>
 800480e:	2b60      	cmp	r3, #96	@ 0x60
 8004810:	d877      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 8004812:	2b50      	cmp	r3, #80	@ 0x50
 8004814:	d03c      	beq.n	8004890 <HAL_TIM_ConfigClockSource+0xfe>
 8004816:	2b50      	cmp	r3, #80	@ 0x50
 8004818:	d873      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 800481a:	2b40      	cmp	r3, #64	@ 0x40
 800481c:	d058      	beq.n	80048d0 <HAL_TIM_ConfigClockSource+0x13e>
 800481e:	2b40      	cmp	r3, #64	@ 0x40
 8004820:	d86f      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 8004822:	2b30      	cmp	r3, #48	@ 0x30
 8004824:	d064      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0x15e>
 8004826:	2b30      	cmp	r3, #48	@ 0x30
 8004828:	d86b      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 800482a:	2b20      	cmp	r3, #32
 800482c:	d060      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0x15e>
 800482e:	2b20      	cmp	r3, #32
 8004830:	d867      	bhi.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d05c      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0x15e>
 8004836:	2b10      	cmp	r3, #16
 8004838:	d05a      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0x15e>
 800483a:	e062      	b.n	8004902 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800484c:	f000 faca 	bl	8004de4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800485e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	609a      	str	r2, [r3, #8]
      break;
 8004868:	e04f      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800487a:	f000 fab3 	bl	8004de4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800488c:	609a      	str	r2, [r3, #8]
      break;
 800488e:	e03c      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800489c:	461a      	mov	r2, r3
 800489e:	f000 f971 	bl	8004b84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2150      	movs	r1, #80	@ 0x50
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fa80 	bl	8004dae <TIM_ITRx_SetConfig>
      break;
 80048ae:	e02c      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048bc:	461a      	mov	r2, r3
 80048be:	f000 f9cd 	bl	8004c5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2160      	movs	r1, #96	@ 0x60
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 fa70 	bl	8004dae <TIM_ITRx_SetConfig>
      break;
 80048ce:	e01c      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048dc:	461a      	mov	r2, r3
 80048de:	f000 f951 	bl	8004b84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2140      	movs	r1, #64	@ 0x40
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fa60 	bl	8004dae <TIM_ITRx_SetConfig>
      break;
 80048ee:	e00c      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4619      	mov	r1, r3
 80048fa:	4610      	mov	r0, r2
 80048fc:	f000 fa57 	bl	8004dae <TIM_ITRx_SetConfig>
      break;
 8004900:	e003      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	73fb      	strb	r3, [r7, #15]
      break;
 8004906:	e000      	b.n	800490a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004908:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800491a:	7bfb      	ldrb	r3, [r7, #15]
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800492e:	2300      	movs	r3, #0
 8004930:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	2b0c      	cmp	r3, #12
 8004936:	d831      	bhi.n	800499c <HAL_TIM_ReadCapturedValue+0x78>
 8004938:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <HAL_TIM_ReadCapturedValue+0x1c>)
 800493a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493e:	bf00      	nop
 8004940:	08004975 	.word	0x08004975
 8004944:	0800499d 	.word	0x0800499d
 8004948:	0800499d 	.word	0x0800499d
 800494c:	0800499d 	.word	0x0800499d
 8004950:	0800497f 	.word	0x0800497f
 8004954:	0800499d 	.word	0x0800499d
 8004958:	0800499d 	.word	0x0800499d
 800495c:	0800499d 	.word	0x0800499d
 8004960:	08004989 	.word	0x08004989
 8004964:	0800499d 	.word	0x0800499d
 8004968:	0800499d 	.word	0x0800499d
 800496c:	0800499d 	.word	0x0800499d
 8004970:	08004993 	.word	0x08004993
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497a:	60fb      	str	r3, [r7, #12]

      break;
 800497c:	e00f      	b.n	800499e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004984:	60fb      	str	r3, [r7, #12]

      break;
 8004986:	e00a      	b.n	800499e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498e:	60fb      	str	r3, [r7, #12]

      break;
 8004990:	e005      	b.n	800499e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004998:	60fb      	str	r3, [r7, #12]

      break;
 800499a:	e000      	b.n	800499e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800499c:	bf00      	nop
  }

  return tmpreg;
 800499e:	68fb      	ldr	r3, [r7, #12]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a2e      	ldr	r2, [pc, #184]	@ (8004ac8 <TIM_Base_SetConfig+0xcc>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d003      	beq.n	8004a1c <TIM_Base_SetConfig+0x20>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a1a:	d108      	bne.n	8004a2e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a25      	ldr	r2, [pc, #148]	@ (8004ac8 <TIM_Base_SetConfig+0xcc>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00f      	beq.n	8004a56 <TIM_Base_SetConfig+0x5a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a3c:	d00b      	beq.n	8004a56 <TIM_Base_SetConfig+0x5a>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a22      	ldr	r2, [pc, #136]	@ (8004acc <TIM_Base_SetConfig+0xd0>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d007      	beq.n	8004a56 <TIM_Base_SetConfig+0x5a>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a21      	ldr	r2, [pc, #132]	@ (8004ad0 <TIM_Base_SetConfig+0xd4>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_Base_SetConfig+0x5a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a20      	ldr	r2, [pc, #128]	@ (8004ad4 <TIM_Base_SetConfig+0xd8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d108      	bne.n	8004a68 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ac8 <TIM_Base_SetConfig+0xcc>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d00b      	beq.n	8004aac <TIM_Base_SetConfig+0xb0>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a0d      	ldr	r2, [pc, #52]	@ (8004acc <TIM_Base_SetConfig+0xd0>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d007      	beq.n	8004aac <TIM_Base_SetConfig+0xb0>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad0 <TIM_Base_SetConfig+0xd4>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d003      	beq.n	8004aac <TIM_Base_SetConfig+0xb0>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a0b      	ldr	r2, [pc, #44]	@ (8004ad4 <TIM_Base_SetConfig+0xd8>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d103      	bne.n	8004ab4 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	691a      	ldr	r2, [r3, #16]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	615a      	str	r2, [r3, #20]
}
 8004aba:	bf00      	nop
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	40012c00 	.word	0x40012c00
 8004acc:	40014000 	.word	0x40014000
 8004ad0:	40014400 	.word	0x40014400
 8004ad4:	40014800 	.word	0x40014800

08004ad8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b087      	sub	sp, #28
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	f023 0201 	bic.w	r2, r3, #1
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	4a1e      	ldr	r2, [pc, #120]	@ (8004b7c <TIM_TI1_SetConfig+0xa4>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d007      	beq.n	8004b16 <TIM_TI1_SetConfig+0x3e>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b0c:	d003      	beq.n	8004b16 <TIM_TI1_SetConfig+0x3e>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	4a1b      	ldr	r2, [pc, #108]	@ (8004b80 <TIM_TI1_SetConfig+0xa8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d101      	bne.n	8004b1a <TIM_TI1_SetConfig+0x42>
 8004b16:	2301      	movs	r3, #1
 8004b18:	e000      	b.n	8004b1c <TIM_TI1_SetConfig+0x44>
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d008      	beq.n	8004b32 <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f023 0303 	bic.w	r3, r3, #3
 8004b26:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	e003      	b.n	8004b3a <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f043 0301 	orr.w	r3, r3, #1
 8004b38:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	f023 030a 	bic.w	r3, r3, #10
 8004b54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f003 030a 	and.w	r3, r3, #10
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	621a      	str	r2, [r3, #32]
}
 8004b6e:	bf00      	nop
 8004b70:	371c      	adds	r7, #28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40012c00 	.word	0x40012c00
 8004b80:	40014000 	.word	0x40014000

08004b84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	f023 0201 	bic.w	r2, r3, #1
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f023 030a 	bic.w	r3, r3, #10
 8004bc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	621a      	str	r2, [r3, #32]
}
 8004bd6:	bf00      	nop
 8004bd8:	371c      	adds	r7, #28
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004be2:	b480      	push	{r7}
 8004be4:	b087      	sub	sp, #28
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	60f8      	str	r0, [r7, #12]
 8004bea:	60b9      	str	r1, [r7, #8]
 8004bec:	607a      	str	r2, [r7, #4]
 8004bee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	f023 0210 	bic.w	r2, r3, #16
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c0e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	021b      	lsls	r3, r3, #8
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	031b      	lsls	r3, r3, #12
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c34:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	621a      	str	r2, [r3, #32]
}
 8004c50:	bf00      	nop
 8004c52:	371c      	adds	r7, #28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f023 0210 	bic.w	r2, r3, #16
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	031b      	lsls	r3, r3, #12
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	621a      	str	r2, [r3, #32]
}
 8004cb0:	bf00      	nop
 8004cb2:	371c      	adds	r7, #28
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
 8004cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f023 0303 	bic.w	r3, r3, #3
 8004ce8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004d0c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	021b      	lsls	r3, r3, #8
 8004d12:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	621a      	str	r2, [r3, #32]
}
 8004d28:	bf00      	nop
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
 8004d40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d60:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	021b      	lsls	r3, r3, #8
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d72:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	031b      	lsls	r3, r3, #12
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004d86:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	031b      	lsls	r3, r3, #12
 8004d8c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004d90:	693a      	ldr	r2, [r7, #16]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	621a      	str	r2, [r3, #32]
}
 8004da2:	bf00      	nop
 8004da4:	371c      	adds	r7, #28
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b085      	sub	sp, #20
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
 8004db6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dc6:	683a      	ldr	r2, [r7, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	f043 0307 	orr.w	r3, r3, #7
 8004dd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	609a      	str	r2, [r3, #8]
}
 8004dd8:	bf00      	nop
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
 8004df0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	021a      	lsls	r2, r3, #8
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	609a      	str	r2, [r3, #8]
}
 8004e18:	bf00      	nop
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	f003 031f 	and.w	r3, r3, #31
 8004e36:	2201      	movs	r2, #1
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a1a      	ldr	r2, [r3, #32]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	43db      	mvns	r3, r3
 8004e46:	401a      	ands	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6a1a      	ldr	r2, [r3, #32]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f003 031f 	and.w	r3, r3, #31
 8004e56:	6879      	ldr	r1, [r7, #4]
 8004e58:	fa01 f303 	lsl.w	r3, r1, r3
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	621a      	str	r2, [r3, #32]
}
 8004e62:	bf00      	nop
 8004e64:	371c      	adds	r7, #28
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
	...

08004e70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e84:	2302      	movs	r3, #2
 8004e86:	e04f      	b.n	8004f28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2202      	movs	r2, #2
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a21      	ldr	r2, [pc, #132]	@ (8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d108      	bne.n	8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004eb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a14      	ldr	r2, [pc, #80]	@ (8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d009      	beq.n	8004efc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef0:	d004      	beq.n	8004efc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a10      	ldr	r2, [pc, #64]	@ (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d10c      	bne.n	8004f16 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f02:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	40012c00 	.word	0x40012c00
 8004f38:	40014000 	.word	0x40014000

08004f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e040      	b.n	800500c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d106      	bne.n	8004fa0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7fc faa8 	bl	80014f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2224      	movs	r2, #36	@ 0x24
 8004fa4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0201 	bic.w	r2, r2, #1
 8004fb4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fbbc 	bl	8005734 <UART_SetConfig>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d101      	bne.n	8004fc6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e022      	b.n	800500c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fce6 	bl	80059a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fe2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689a      	ldr	r2, [r3, #8]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ff2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 fd6d 	bl	8005ae4 <UART_CheckIdleState>
 800500a:	4603      	mov	r3, r0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b08a      	sub	sp, #40	@ 0x28
 8005018:	af02      	add	r7, sp, #8
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	4613      	mov	r3, r2
 8005022:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005028:	2b20      	cmp	r3, #32
 800502a:	d177      	bne.n	800511c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_UART_Transmit+0x24>
 8005032:	88fb      	ldrh	r3, [r7, #6]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e070      	b.n	800511e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2221      	movs	r2, #33	@ 0x21
 8005048:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800504a:	f7fc fbab 	bl	80017a4 <HAL_GetTick>
 800504e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	88fa      	ldrh	r2, [r7, #6]
 8005054:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005068:	d108      	bne.n	800507c <HAL_UART_Transmit+0x68>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d104      	bne.n	800507c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005072:	2300      	movs	r3, #0
 8005074:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	61bb      	str	r3, [r7, #24]
 800507a:	e003      	b.n	8005084 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005080:	2300      	movs	r3, #0
 8005082:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005084:	e02f      	b.n	80050e6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2200      	movs	r2, #0
 800508e:	2180      	movs	r1, #128	@ 0x80
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 fdcf 	bl	8005c34 <UART_WaitOnFlagUntilTimeout>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d004      	beq.n	80050a6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2220      	movs	r2, #32
 80050a0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e03b      	b.n	800511e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10b      	bne.n	80050c4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	881a      	ldrh	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050b8:	b292      	uxth	r2, r2
 80050ba:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	3302      	adds	r3, #2
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	e007      	b.n	80050d4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	781a      	ldrb	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3301      	adds	r3, #1
 80050d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80050da:	b29b      	uxth	r3, r3
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1c9      	bne.n	8005086 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	2200      	movs	r2, #0
 80050fa:	2140      	movs	r1, #64	@ 0x40
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 fd99 	bl	8005c34 <UART_WaitOnFlagUntilTimeout>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d004      	beq.n	8005112 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2220      	movs	r2, #32
 800510c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e005      	b.n	800511e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	e000      	b.n	800511e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800511c:	2302      	movs	r3, #2
  }
}
 800511e:	4618      	mov	r0, r3
 8005120:	3720      	adds	r7, #32
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b0ba      	sub	sp, #232	@ 0xe8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800514e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005152:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005156:	4013      	ands	r3, r2
 8005158:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800515c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d115      	bne.n	8005190 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005168:	f003 0320 	and.w	r3, r3, #32
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00f      	beq.n	8005190 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005174:	f003 0320 	and.w	r3, r3, #32
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 82ab 	beq.w	80056dc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	4798      	blx	r3
      }
      return;
 800518e:	e2a5      	b.n	80056dc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 8117 	beq.w	80053c8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800519a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d106      	bne.n	80051b4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80051a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80051aa:	4b85      	ldr	r3, [pc, #532]	@ (80053c0 <HAL_UART_IRQHandler+0x298>)
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 810a 	beq.w	80053c8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d011      	beq.n	80051e4 <HAL_UART_IRQHandler+0xbc>
 80051c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00b      	beq.n	80051e4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2201      	movs	r2, #1
 80051d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051da:	f043 0201 	orr.w	r2, r3, #1
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d011      	beq.n	8005214 <HAL_UART_IRQHandler+0xec>
 80051f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00b      	beq.n	8005214 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2202      	movs	r2, #2
 8005202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800520a:	f043 0204 	orr.w	r2, r3, #4
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005218:	f003 0304 	and.w	r3, r3, #4
 800521c:	2b00      	cmp	r3, #0
 800521e:	d011      	beq.n	8005244 <HAL_UART_IRQHandler+0x11c>
 8005220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00b      	beq.n	8005244 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2204      	movs	r2, #4
 8005232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800523a:	f043 0202 	orr.w	r2, r3, #2
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005248:	f003 0308 	and.w	r3, r3, #8
 800524c:	2b00      	cmp	r3, #0
 800524e:	d017      	beq.n	8005280 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005254:	f003 0320 	and.w	r3, r3, #32
 8005258:	2b00      	cmp	r3, #0
 800525a:	d105      	bne.n	8005268 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800525c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005260:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00b      	beq.n	8005280 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2208      	movs	r2, #8
 800526e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005276:	f043 0208 	orr.w	r2, r3, #8
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005284:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005288:	2b00      	cmp	r3, #0
 800528a:	d012      	beq.n	80052b2 <HAL_UART_IRQHandler+0x18a>
 800528c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005290:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00c      	beq.n	80052b2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052a8:	f043 0220 	orr.w	r2, r3, #32
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 8211 	beq.w	80056e0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00d      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052ce:	f003 0320 	and.w	r3, r3, #32
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d007      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d003      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052fa:	2b40      	cmp	r3, #64	@ 0x40
 80052fc:	d005      	beq.n	800530a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005302:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005306:	2b00      	cmp	r3, #0
 8005308:	d04f      	beq.n	80053aa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fcf9 	bl	8005d02 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800531a:	2b40      	cmp	r3, #64	@ 0x40
 800531c:	d141      	bne.n	80053a2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3308      	adds	r3, #8
 8005324:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005328:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800532c:	e853 3f00 	ldrex	r3, [r3]
 8005330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005334:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005338:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800533c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3308      	adds	r3, #8
 8005346:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800534a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800534e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005352:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800535a:	e841 2300 	strex	r3, r2, [r1]
 800535e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1d9      	bne.n	800531e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800536e:	2b00      	cmp	r3, #0
 8005370:	d013      	beq.n	800539a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005376:	4a13      	ldr	r2, [pc, #76]	@ (80053c4 <HAL_UART_IRQHandler+0x29c>)
 8005378:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800537e:	4618      	mov	r0, r3
 8005380:	f7fc fb8a 	bl	8001a98 <HAL_DMA_Abort_IT>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d017      	beq.n	80053ba <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800538e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005394:	4610      	mov	r0, r2
 8005396:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005398:	e00f      	b.n	80053ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f9b4 	bl	8005708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a0:	e00b      	b.n	80053ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f9b0 	bl	8005708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a8:	e007      	b.n	80053ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f9ac 	bl	8005708 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80053b8:	e192      	b.n	80056e0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ba:	bf00      	nop
    return;
 80053bc:	e190      	b.n	80056e0 <HAL_UART_IRQHandler+0x5b8>
 80053be:	bf00      	nop
 80053c0:	04000120 	.word	0x04000120
 80053c4:	08005dcb 	.word	0x08005dcb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	f040 814b 	bne.w	8005668 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f000 8144 	beq.w	8005668 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80053e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053e4:	f003 0310 	and.w	r3, r3, #16
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 813d 	beq.w	8005668 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2210      	movs	r2, #16
 80053f4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005400:	2b40      	cmp	r3, #64	@ 0x40
 8005402:	f040 80b5 	bne.w	8005570 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005412:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 8164 	beq.w	80056e4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005426:	429a      	cmp	r2, r3
 8005428:	f080 815c 	bcs.w	80056e4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005432:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800543a:	699b      	ldr	r3, [r3, #24]
 800543c:	2b20      	cmp	r3, #32
 800543e:	f000 8086 	beq.w	800554e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800544e:	e853 3f00 	ldrex	r3, [r3]
 8005452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005456:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800545a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800545e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800546c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005470:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005474:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005478:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1da      	bne.n	8005442 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3308      	adds	r3, #8
 8005492:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005494:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005496:	e853 3f00 	ldrex	r3, [r3]
 800549a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800549c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800549e:	f023 0301 	bic.w	r3, r3, #1
 80054a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3308      	adds	r3, #8
 80054ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054b0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80054b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80054b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e1      	bne.n	800548c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3308      	adds	r3, #8
 80054ce:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054d2:	e853 3f00 	ldrex	r3, [r3]
 80054d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80054d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3308      	adds	r3, #8
 80054e8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80054ec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80054ee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80054f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054f4:	e841 2300 	strex	r3, r2, [r1]
 80054f8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80054fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1e3      	bne.n	80054c8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2220      	movs	r2, #32
 8005504:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005516:	e853 3f00 	ldrex	r3, [r3]
 800551a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800551c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800551e:	f023 0310 	bic.w	r3, r3, #16
 8005522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005530:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005532:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005534:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005536:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005538:	e841 2300 	strex	r3, r2, [r1]
 800553c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800553e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e4      	bne.n	800550e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005548:	4618      	mov	r0, r3
 800554a:	f7fc fa6c 	bl	8001a26 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2202      	movs	r2, #2
 8005552:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005560:	b29b      	uxth	r3, r3
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	b29b      	uxth	r3, r3
 8005566:	4619      	mov	r1, r3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f8d7 	bl	800571c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800556e:	e0b9      	b.n	80056e4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800557c:	b29b      	uxth	r3, r3
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800558a:	b29b      	uxth	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 80ab 	beq.w	80056e8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8005592:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 80a6 	beq.w	80056e8 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80055be:	647b      	str	r3, [r7, #68]	@ 0x44
 80055c0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055c6:	e841 2300 	strex	r3, r2, [r1]
 80055ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1e4      	bne.n	800559c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3308      	adds	r3, #8
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055dc:	e853 3f00 	ldrex	r3, [r3]
 80055e0:	623b      	str	r3, [r7, #32]
   return(result);
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	f023 0301 	bic.w	r3, r3, #1
 80055e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3308      	adds	r3, #8
 80055f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80055f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055fe:	e841 2300 	strex	r3, r2, [r1]
 8005602:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1e3      	bne.n	80055d2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2220      	movs	r2, #32
 800560e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	e853 3f00 	ldrex	r3, [r3]
 800562a:	60fb      	str	r3, [r7, #12]
   return(result);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f023 0310 	bic.w	r3, r3, #16
 8005632:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005640:	61fb      	str	r3, [r7, #28]
 8005642:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	69b9      	ldr	r1, [r7, #24]
 8005646:	69fa      	ldr	r2, [r7, #28]
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	617b      	str	r3, [r7, #20]
   return(result);
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e4      	bne.n	800561e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800565a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800565e:	4619      	mov	r1, r3
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f85b 	bl	800571c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005666:	e03f      	b.n	80056e8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800566c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00e      	beq.n	8005692 <HAL_UART_IRQHandler+0x56a>
 8005674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005678:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d008      	beq.n	8005692 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 fbdd 	bl	8005e4a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005690:	e02d      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00e      	beq.n	80056bc <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800569e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d01c      	beq.n	80056ec <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	4798      	blx	r3
    }
    return;
 80056ba:	e017      	b.n	80056ec <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d012      	beq.n	80056ee <HAL_UART_IRQHandler+0x5c6>
 80056c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00c      	beq.n	80056ee <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 fb8e 	bl	8005df6 <UART_EndTransmit_IT>
    return;
 80056da:	e008      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
      return;
 80056dc:	bf00      	nop
 80056de:	e006      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
    return;
 80056e0:	bf00      	nop
 80056e2:	e004      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
      return;
 80056e4:	bf00      	nop
 80056e6:	e002      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
      return;
 80056e8:	bf00      	nop
 80056ea:	e000      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
    return;
 80056ec:	bf00      	nop
  }

}
 80056ee:	37e8      	adds	r7, #232	@ 0xe8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	460b      	mov	r3, r1
 8005726:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b088      	sub	sp, #32
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	4313      	orrs	r3, r2
 8005756:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	4b8a      	ldr	r3, [pc, #552]	@ (8005988 <UART_SetConfig+0x254>)
 8005760:	4013      	ands	r3, r2
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	6979      	ldr	r1, [r7, #20]
 8005768:	430b      	orrs	r3, r1
 800576a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a1b      	ldr	r3, [r3, #32]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a78      	ldr	r2, [pc, #480]	@ (800598c <UART_SetConfig+0x258>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d120      	bne.n	80057f2 <UART_SetConfig+0xbe>
 80057b0:	4b77      	ldr	r3, [pc, #476]	@ (8005990 <UART_SetConfig+0x25c>)
 80057b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b4:	f003 0303 	and.w	r3, r3, #3
 80057b8:	2b03      	cmp	r3, #3
 80057ba:	d817      	bhi.n	80057ec <UART_SetConfig+0xb8>
 80057bc:	a201      	add	r2, pc, #4	@ (adr r2, 80057c4 <UART_SetConfig+0x90>)
 80057be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c2:	bf00      	nop
 80057c4:	080057d5 	.word	0x080057d5
 80057c8:	080057e1 	.word	0x080057e1
 80057cc:	080057e7 	.word	0x080057e7
 80057d0:	080057db 	.word	0x080057db
 80057d4:	2300      	movs	r3, #0
 80057d6:	77fb      	strb	r3, [r7, #31]
 80057d8:	e01d      	b.n	8005816 <UART_SetConfig+0xe2>
 80057da:	2302      	movs	r3, #2
 80057dc:	77fb      	strb	r3, [r7, #31]
 80057de:	e01a      	b.n	8005816 <UART_SetConfig+0xe2>
 80057e0:	2304      	movs	r3, #4
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e017      	b.n	8005816 <UART_SetConfig+0xe2>
 80057e6:	2308      	movs	r3, #8
 80057e8:	77fb      	strb	r3, [r7, #31]
 80057ea:	e014      	b.n	8005816 <UART_SetConfig+0xe2>
 80057ec:	2310      	movs	r3, #16
 80057ee:	77fb      	strb	r3, [r7, #31]
 80057f0:	e011      	b.n	8005816 <UART_SetConfig+0xe2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a67      	ldr	r2, [pc, #412]	@ (8005994 <UART_SetConfig+0x260>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d102      	bne.n	8005802 <UART_SetConfig+0xce>
 80057fc:	2300      	movs	r3, #0
 80057fe:	77fb      	strb	r3, [r7, #31]
 8005800:	e009      	b.n	8005816 <UART_SetConfig+0xe2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a64      	ldr	r2, [pc, #400]	@ (8005998 <UART_SetConfig+0x264>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d102      	bne.n	8005812 <UART_SetConfig+0xde>
 800580c:	2300      	movs	r3, #0
 800580e:	77fb      	strb	r3, [r7, #31]
 8005810:	e001      	b.n	8005816 <UART_SetConfig+0xe2>
 8005812:	2310      	movs	r3, #16
 8005814:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800581e:	d15a      	bne.n	80058d6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005820:	7ffb      	ldrb	r3, [r7, #31]
 8005822:	2b08      	cmp	r3, #8
 8005824:	d827      	bhi.n	8005876 <UART_SetConfig+0x142>
 8005826:	a201      	add	r2, pc, #4	@ (adr r2, 800582c <UART_SetConfig+0xf8>)
 8005828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582c:	08005851 	.word	0x08005851
 8005830:	08005859 	.word	0x08005859
 8005834:	08005861 	.word	0x08005861
 8005838:	08005877 	.word	0x08005877
 800583c:	08005867 	.word	0x08005867
 8005840:	08005877 	.word	0x08005877
 8005844:	08005877 	.word	0x08005877
 8005848:	08005877 	.word	0x08005877
 800584c:	0800586f 	.word	0x0800586f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005850:	f7fe fa36 	bl	8003cc0 <HAL_RCC_GetPCLK1Freq>
 8005854:	61b8      	str	r0, [r7, #24]
        break;
 8005856:	e013      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005858:	f7fe fa54 	bl	8003d04 <HAL_RCC_GetPCLK2Freq>
 800585c:	61b8      	str	r0, [r7, #24]
        break;
 800585e:	e00f      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005860:	4b4e      	ldr	r3, [pc, #312]	@ (800599c <UART_SetConfig+0x268>)
 8005862:	61bb      	str	r3, [r7, #24]
        break;
 8005864:	e00c      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005866:	f7fe f9b5 	bl	8003bd4 <HAL_RCC_GetSysClockFreq>
 800586a:	61b8      	str	r0, [r7, #24]
        break;
 800586c:	e008      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800586e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005872:	61bb      	str	r3, [r7, #24]
        break;
 8005874:	e004      	b.n	8005880 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005876:	2300      	movs	r3, #0
 8005878:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	77bb      	strb	r3, [r7, #30]
        break;
 800587e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d074      	beq.n	8005970 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	005a      	lsls	r2, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	441a      	add	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	fbb2 f3f3 	udiv	r3, r2, r3
 800589a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	2b0f      	cmp	r3, #15
 80058a0:	d916      	bls.n	80058d0 <UART_SetConfig+0x19c>
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058a8:	d212      	bcs.n	80058d0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	f023 030f 	bic.w	r3, r3, #15
 80058b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	b29a      	uxth	r2, r3
 80058c0:	89fb      	ldrh	r3, [r7, #14]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	89fa      	ldrh	r2, [r7, #14]
 80058cc:	60da      	str	r2, [r3, #12]
 80058ce:	e04f      	b.n	8005970 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	77bb      	strb	r3, [r7, #30]
 80058d4:	e04c      	b.n	8005970 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058d6:	7ffb      	ldrb	r3, [r7, #31]
 80058d8:	2b08      	cmp	r3, #8
 80058da:	d828      	bhi.n	800592e <UART_SetConfig+0x1fa>
 80058dc:	a201      	add	r2, pc, #4	@ (adr r2, 80058e4 <UART_SetConfig+0x1b0>)
 80058de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e2:	bf00      	nop
 80058e4:	08005909 	.word	0x08005909
 80058e8:	08005911 	.word	0x08005911
 80058ec:	08005919 	.word	0x08005919
 80058f0:	0800592f 	.word	0x0800592f
 80058f4:	0800591f 	.word	0x0800591f
 80058f8:	0800592f 	.word	0x0800592f
 80058fc:	0800592f 	.word	0x0800592f
 8005900:	0800592f 	.word	0x0800592f
 8005904:	08005927 	.word	0x08005927
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005908:	f7fe f9da 	bl	8003cc0 <HAL_RCC_GetPCLK1Freq>
 800590c:	61b8      	str	r0, [r7, #24]
        break;
 800590e:	e013      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005910:	f7fe f9f8 	bl	8003d04 <HAL_RCC_GetPCLK2Freq>
 8005914:	61b8      	str	r0, [r7, #24]
        break;
 8005916:	e00f      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005918:	4b20      	ldr	r3, [pc, #128]	@ (800599c <UART_SetConfig+0x268>)
 800591a:	61bb      	str	r3, [r7, #24]
        break;
 800591c:	e00c      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800591e:	f7fe f959 	bl	8003bd4 <HAL_RCC_GetSysClockFreq>
 8005922:	61b8      	str	r0, [r7, #24]
        break;
 8005924:	e008      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800592a:	61bb      	str	r3, [r7, #24]
        break;
 800592c:	e004      	b.n	8005938 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	77bb      	strb	r3, [r7, #30]
        break;
 8005936:	bf00      	nop
    }

    if (pclk != 0U)
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d018      	beq.n	8005970 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	085a      	lsrs	r2, r3, #1
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	441a      	add	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005950:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	2b0f      	cmp	r3, #15
 8005956:	d909      	bls.n	800596c <UART_SetConfig+0x238>
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800595e:	d205      	bcs.n	800596c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	b29a      	uxth	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	60da      	str	r2, [r3, #12]
 800596a:	e001      	b.n	8005970 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800597c:	7fbb      	ldrb	r3, [r7, #30]
}
 800597e:	4618      	mov	r0, r3
 8005980:	3720      	adds	r7, #32
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	efff69f3 	.word	0xefff69f3
 800598c:	40013800 	.word	0x40013800
 8005990:	40021000 	.word	0x40021000
 8005994:	40004400 	.word	0x40004400
 8005998:	40004800 	.word	0x40004800
 800599c:	007a1200 	.word	0x007a1200

080059a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00a      	beq.n	80059ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00a      	beq.n	80059ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a12:	f003 0308 	and.w	r3, r3, #8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a56:	f003 0320 	and.w	r3, r3, #32
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	430a      	orrs	r2, r1
 8005a94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a9e:	d10a      	bne.n	8005ab6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	605a      	str	r2, [r3, #4]
  }
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b098      	sub	sp, #96	@ 0x60
 8005ae8:	af02      	add	r7, sp, #8
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005af4:	f7fb fe56 	bl	80017a4 <HAL_GetTick>
 8005af8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	2b08      	cmp	r3, #8
 8005b06:	d12e      	bne.n	8005b66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b10:	2200      	movs	r2, #0
 8005b12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f88c 	bl	8005c34 <UART_WaitOnFlagUntilTimeout>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d021      	beq.n	8005b66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2a:	e853 3f00 	ldrex	r3, [r3]
 8005b2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b36:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b48:	e841 2300 	strex	r3, r2, [r1]
 8005b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e6      	bne.n	8005b22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2220      	movs	r2, #32
 8005b58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e062      	b.n	8005c2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b04      	cmp	r3, #4
 8005b72:	d149      	bne.n	8005c08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f856 	bl	8005c34 <UART_WaitOnFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d03c      	beq.n	8005c08 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b96:	e853 3f00 	ldrex	r3, [r3]
 8005b9a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bac:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bb4:	e841 2300 	strex	r3, r2, [r1]
 8005bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1e6      	bne.n	8005b8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	e853 3f00 	ldrex	r3, [r3]
 8005bce:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f023 0301 	bic.w	r3, r3, #1
 8005bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3308      	adds	r3, #8
 8005bde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005be0:	61fa      	str	r2, [r7, #28]
 8005be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be4:	69b9      	ldr	r1, [r7, #24]
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	e841 2300 	strex	r3, r2, [r1]
 8005bec:	617b      	str	r3, [r7, #20]
   return(result);
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d1e5      	bne.n	8005bc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e011      	b.n	8005c2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3758      	adds	r7, #88	@ 0x58
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	603b      	str	r3, [r7, #0]
 8005c40:	4613      	mov	r3, r2
 8005c42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c44:	e049      	b.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4c:	d045      	beq.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c4e:	f7fb fda9 	bl	80017a4 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d302      	bcc.n	8005c64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d101      	bne.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e048      	b.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0304 	and.w	r3, r3, #4
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d031      	beq.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	f003 0308 	and.w	r3, r3, #8
 8005c80:	2b08      	cmp	r3, #8
 8005c82:	d110      	bne.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2208      	movs	r2, #8
 8005c8a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f838 	bl	8005d02 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2208      	movs	r2, #8
 8005c96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e029      	b.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cb4:	d111      	bne.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f81e 	bl	8005d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e00f      	b.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	69da      	ldr	r2, [r3, #28]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	bf0c      	ite	eq
 8005cea:	2301      	moveq	r3, #1
 8005cec:	2300      	movne	r3, #0
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	79fb      	ldrb	r3, [r7, #7]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d0a6      	beq.n	8005c46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b095      	sub	sp, #84	@ 0x54
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d12:	e853 3f00 	ldrex	r3, [r3]
 8005d16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	461a      	mov	r2, r3
 8005d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d30:	e841 2300 	strex	r3, r2, [r1]
 8005d34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1e6      	bne.n	8005d0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3308      	adds	r3, #8
 8005d42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d44:	6a3b      	ldr	r3, [r7, #32]
 8005d46:	e853 3f00 	ldrex	r3, [r3]
 8005d4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	f023 0301 	bic.w	r3, r3, #1
 8005d52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3308      	adds	r3, #8
 8005d5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d64:	e841 2300 	strex	r3, r2, [r1]
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1e5      	bne.n	8005d3c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d118      	bne.n	8005daa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	e853 3f00 	ldrex	r3, [r3]
 8005d84:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	f023 0310 	bic.w	r3, r3, #16
 8005d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	461a      	mov	r2, r3
 8005d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d96:	61bb      	str	r3, [r7, #24]
 8005d98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9a:	6979      	ldr	r1, [r7, #20]
 8005d9c:	69ba      	ldr	r2, [r7, #24]
 8005d9e:	e841 2300 	strex	r3, r2, [r1]
 8005da2:	613b      	str	r3, [r7, #16]
   return(result);
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1e6      	bne.n	8005d78 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005dbe:	bf00      	nop
 8005dc0:	3754      	adds	r7, #84	@ 0x54
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b084      	sub	sp, #16
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f7ff fc8d 	bl	8005708 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dee:	bf00      	nop
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b088      	sub	sp, #32
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	e853 3f00 	ldrex	r3, [r3]
 8005e0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e12:	61fb      	str	r3, [r7, #28]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	461a      	mov	r2, r3
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	61bb      	str	r3, [r7, #24]
 8005e1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e20:	6979      	ldr	r1, [r7, #20]
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	e841 2300 	strex	r3, r2, [r1]
 8005e28:	613b      	str	r3, [r7, #16]
   return(result);
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1e6      	bne.n	8005dfe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2220      	movs	r2, #32
 8005e34:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7ff fc59 	bl	80056f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e42:	bf00      	nop
 8005e44:	3720      	adds	r7, #32
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b083      	sub	sp, #12
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005e52:	bf00      	nop
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
	...

08005e60 <siprintf>:
 8005e60:	b40e      	push	{r1, r2, r3}
 8005e62:	b500      	push	{lr}
 8005e64:	b09c      	sub	sp, #112	@ 0x70
 8005e66:	ab1d      	add	r3, sp, #116	@ 0x74
 8005e68:	9002      	str	r0, [sp, #8]
 8005e6a:	9006      	str	r0, [sp, #24]
 8005e6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005e70:	4809      	ldr	r0, [pc, #36]	@ (8005e98 <siprintf+0x38>)
 8005e72:	9107      	str	r1, [sp, #28]
 8005e74:	9104      	str	r1, [sp, #16]
 8005e76:	4909      	ldr	r1, [pc, #36]	@ (8005e9c <siprintf+0x3c>)
 8005e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e7c:	9105      	str	r1, [sp, #20]
 8005e7e:	6800      	ldr	r0, [r0, #0]
 8005e80:	9301      	str	r3, [sp, #4]
 8005e82:	a902      	add	r1, sp, #8
 8005e84:	f000 f994 	bl	80061b0 <_svfiprintf_r>
 8005e88:	9b02      	ldr	r3, [sp, #8]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	701a      	strb	r2, [r3, #0]
 8005e8e:	b01c      	add	sp, #112	@ 0x70
 8005e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e94:	b003      	add	sp, #12
 8005e96:	4770      	bx	lr
 8005e98:	20000014 	.word	0x20000014
 8005e9c:	ffff0208 	.word	0xffff0208

08005ea0 <memset>:
 8005ea0:	4402      	add	r2, r0
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d100      	bne.n	8005eaa <memset+0xa>
 8005ea8:	4770      	bx	lr
 8005eaa:	f803 1b01 	strb.w	r1, [r3], #1
 8005eae:	e7f9      	b.n	8005ea4 <memset+0x4>

08005eb0 <__errno>:
 8005eb0:	4b01      	ldr	r3, [pc, #4]	@ (8005eb8 <__errno+0x8>)
 8005eb2:	6818      	ldr	r0, [r3, #0]
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	20000014 	.word	0x20000014

08005ebc <__libc_init_array>:
 8005ebc:	b570      	push	{r4, r5, r6, lr}
 8005ebe:	4d0d      	ldr	r5, [pc, #52]	@ (8005ef4 <__libc_init_array+0x38>)
 8005ec0:	4c0d      	ldr	r4, [pc, #52]	@ (8005ef8 <__libc_init_array+0x3c>)
 8005ec2:	1b64      	subs	r4, r4, r5
 8005ec4:	10a4      	asrs	r4, r4, #2
 8005ec6:	2600      	movs	r6, #0
 8005ec8:	42a6      	cmp	r6, r4
 8005eca:	d109      	bne.n	8005ee0 <__libc_init_array+0x24>
 8005ecc:	4d0b      	ldr	r5, [pc, #44]	@ (8005efc <__libc_init_array+0x40>)
 8005ece:	4c0c      	ldr	r4, [pc, #48]	@ (8005f00 <__libc_init_array+0x44>)
 8005ed0:	f000 fc66 	bl	80067a0 <_init>
 8005ed4:	1b64      	subs	r4, r4, r5
 8005ed6:	10a4      	asrs	r4, r4, #2
 8005ed8:	2600      	movs	r6, #0
 8005eda:	42a6      	cmp	r6, r4
 8005edc:	d105      	bne.n	8005eea <__libc_init_array+0x2e>
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
 8005ee0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ee4:	4798      	blx	r3
 8005ee6:	3601      	adds	r6, #1
 8005ee8:	e7ee      	b.n	8005ec8 <__libc_init_array+0xc>
 8005eea:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eee:	4798      	blx	r3
 8005ef0:	3601      	adds	r6, #1
 8005ef2:	e7f2      	b.n	8005eda <__libc_init_array+0x1e>
 8005ef4:	08006fd0 	.word	0x08006fd0
 8005ef8:	08006fd0 	.word	0x08006fd0
 8005efc:	08006fd0 	.word	0x08006fd0
 8005f00:	08006fd4 	.word	0x08006fd4

08005f04 <__retarget_lock_acquire_recursive>:
 8005f04:	4770      	bx	lr

08005f06 <__retarget_lock_release_recursive>:
 8005f06:	4770      	bx	lr

08005f08 <_free_r>:
 8005f08:	b538      	push	{r3, r4, r5, lr}
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	2900      	cmp	r1, #0
 8005f0e:	d041      	beq.n	8005f94 <_free_r+0x8c>
 8005f10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f14:	1f0c      	subs	r4, r1, #4
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	bfb8      	it	lt
 8005f1a:	18e4      	addlt	r4, r4, r3
 8005f1c:	f000 f8e0 	bl	80060e0 <__malloc_lock>
 8005f20:	4a1d      	ldr	r2, [pc, #116]	@ (8005f98 <_free_r+0x90>)
 8005f22:	6813      	ldr	r3, [r2, #0]
 8005f24:	b933      	cbnz	r3, 8005f34 <_free_r+0x2c>
 8005f26:	6063      	str	r3, [r4, #4]
 8005f28:	6014      	str	r4, [r2, #0]
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f30:	f000 b8dc 	b.w	80060ec <__malloc_unlock>
 8005f34:	42a3      	cmp	r3, r4
 8005f36:	d908      	bls.n	8005f4a <_free_r+0x42>
 8005f38:	6820      	ldr	r0, [r4, #0]
 8005f3a:	1821      	adds	r1, r4, r0
 8005f3c:	428b      	cmp	r3, r1
 8005f3e:	bf01      	itttt	eq
 8005f40:	6819      	ldreq	r1, [r3, #0]
 8005f42:	685b      	ldreq	r3, [r3, #4]
 8005f44:	1809      	addeq	r1, r1, r0
 8005f46:	6021      	streq	r1, [r4, #0]
 8005f48:	e7ed      	b.n	8005f26 <_free_r+0x1e>
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	b10b      	cbz	r3, 8005f54 <_free_r+0x4c>
 8005f50:	42a3      	cmp	r3, r4
 8005f52:	d9fa      	bls.n	8005f4a <_free_r+0x42>
 8005f54:	6811      	ldr	r1, [r2, #0]
 8005f56:	1850      	adds	r0, r2, r1
 8005f58:	42a0      	cmp	r0, r4
 8005f5a:	d10b      	bne.n	8005f74 <_free_r+0x6c>
 8005f5c:	6820      	ldr	r0, [r4, #0]
 8005f5e:	4401      	add	r1, r0
 8005f60:	1850      	adds	r0, r2, r1
 8005f62:	4283      	cmp	r3, r0
 8005f64:	6011      	str	r1, [r2, #0]
 8005f66:	d1e0      	bne.n	8005f2a <_free_r+0x22>
 8005f68:	6818      	ldr	r0, [r3, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	6053      	str	r3, [r2, #4]
 8005f6e:	4408      	add	r0, r1
 8005f70:	6010      	str	r0, [r2, #0]
 8005f72:	e7da      	b.n	8005f2a <_free_r+0x22>
 8005f74:	d902      	bls.n	8005f7c <_free_r+0x74>
 8005f76:	230c      	movs	r3, #12
 8005f78:	602b      	str	r3, [r5, #0]
 8005f7a:	e7d6      	b.n	8005f2a <_free_r+0x22>
 8005f7c:	6820      	ldr	r0, [r4, #0]
 8005f7e:	1821      	adds	r1, r4, r0
 8005f80:	428b      	cmp	r3, r1
 8005f82:	bf04      	itt	eq
 8005f84:	6819      	ldreq	r1, [r3, #0]
 8005f86:	685b      	ldreq	r3, [r3, #4]
 8005f88:	6063      	str	r3, [r4, #4]
 8005f8a:	bf04      	itt	eq
 8005f8c:	1809      	addeq	r1, r1, r0
 8005f8e:	6021      	streq	r1, [r4, #0]
 8005f90:	6054      	str	r4, [r2, #4]
 8005f92:	e7ca      	b.n	8005f2a <_free_r+0x22>
 8005f94:	bd38      	pop	{r3, r4, r5, pc}
 8005f96:	bf00      	nop
 8005f98:	20000a34 	.word	0x20000a34

08005f9c <sbrk_aligned>:
 8005f9c:	b570      	push	{r4, r5, r6, lr}
 8005f9e:	4e0f      	ldr	r6, [pc, #60]	@ (8005fdc <sbrk_aligned+0x40>)
 8005fa0:	460c      	mov	r4, r1
 8005fa2:	6831      	ldr	r1, [r6, #0]
 8005fa4:	4605      	mov	r5, r0
 8005fa6:	b911      	cbnz	r1, 8005fae <sbrk_aligned+0x12>
 8005fa8:	f000 fba6 	bl	80066f8 <_sbrk_r>
 8005fac:	6030      	str	r0, [r6, #0]
 8005fae:	4621      	mov	r1, r4
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f000 fba1 	bl	80066f8 <_sbrk_r>
 8005fb6:	1c43      	adds	r3, r0, #1
 8005fb8:	d103      	bne.n	8005fc2 <sbrk_aligned+0x26>
 8005fba:	f04f 34ff 	mov.w	r4, #4294967295
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	bd70      	pop	{r4, r5, r6, pc}
 8005fc2:	1cc4      	adds	r4, r0, #3
 8005fc4:	f024 0403 	bic.w	r4, r4, #3
 8005fc8:	42a0      	cmp	r0, r4
 8005fca:	d0f8      	beq.n	8005fbe <sbrk_aligned+0x22>
 8005fcc:	1a21      	subs	r1, r4, r0
 8005fce:	4628      	mov	r0, r5
 8005fd0:	f000 fb92 	bl	80066f8 <_sbrk_r>
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d1f2      	bne.n	8005fbe <sbrk_aligned+0x22>
 8005fd8:	e7ef      	b.n	8005fba <sbrk_aligned+0x1e>
 8005fda:	bf00      	nop
 8005fdc:	20000a30 	.word	0x20000a30

08005fe0 <_malloc_r>:
 8005fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fe4:	1ccd      	adds	r5, r1, #3
 8005fe6:	f025 0503 	bic.w	r5, r5, #3
 8005fea:	3508      	adds	r5, #8
 8005fec:	2d0c      	cmp	r5, #12
 8005fee:	bf38      	it	cc
 8005ff0:	250c      	movcc	r5, #12
 8005ff2:	2d00      	cmp	r5, #0
 8005ff4:	4606      	mov	r6, r0
 8005ff6:	db01      	blt.n	8005ffc <_malloc_r+0x1c>
 8005ff8:	42a9      	cmp	r1, r5
 8005ffa:	d904      	bls.n	8006006 <_malloc_r+0x26>
 8005ffc:	230c      	movs	r3, #12
 8005ffe:	6033      	str	r3, [r6, #0]
 8006000:	2000      	movs	r0, #0
 8006002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006006:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80060dc <_malloc_r+0xfc>
 800600a:	f000 f869 	bl	80060e0 <__malloc_lock>
 800600e:	f8d8 3000 	ldr.w	r3, [r8]
 8006012:	461c      	mov	r4, r3
 8006014:	bb44      	cbnz	r4, 8006068 <_malloc_r+0x88>
 8006016:	4629      	mov	r1, r5
 8006018:	4630      	mov	r0, r6
 800601a:	f7ff ffbf 	bl	8005f9c <sbrk_aligned>
 800601e:	1c43      	adds	r3, r0, #1
 8006020:	4604      	mov	r4, r0
 8006022:	d158      	bne.n	80060d6 <_malloc_r+0xf6>
 8006024:	f8d8 4000 	ldr.w	r4, [r8]
 8006028:	4627      	mov	r7, r4
 800602a:	2f00      	cmp	r7, #0
 800602c:	d143      	bne.n	80060b6 <_malloc_r+0xd6>
 800602e:	2c00      	cmp	r4, #0
 8006030:	d04b      	beq.n	80060ca <_malloc_r+0xea>
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	4639      	mov	r1, r7
 8006036:	4630      	mov	r0, r6
 8006038:	eb04 0903 	add.w	r9, r4, r3
 800603c:	f000 fb5c 	bl	80066f8 <_sbrk_r>
 8006040:	4581      	cmp	r9, r0
 8006042:	d142      	bne.n	80060ca <_malloc_r+0xea>
 8006044:	6821      	ldr	r1, [r4, #0]
 8006046:	1a6d      	subs	r5, r5, r1
 8006048:	4629      	mov	r1, r5
 800604a:	4630      	mov	r0, r6
 800604c:	f7ff ffa6 	bl	8005f9c <sbrk_aligned>
 8006050:	3001      	adds	r0, #1
 8006052:	d03a      	beq.n	80060ca <_malloc_r+0xea>
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	442b      	add	r3, r5
 8006058:	6023      	str	r3, [r4, #0]
 800605a:	f8d8 3000 	ldr.w	r3, [r8]
 800605e:	685a      	ldr	r2, [r3, #4]
 8006060:	bb62      	cbnz	r2, 80060bc <_malloc_r+0xdc>
 8006062:	f8c8 7000 	str.w	r7, [r8]
 8006066:	e00f      	b.n	8006088 <_malloc_r+0xa8>
 8006068:	6822      	ldr	r2, [r4, #0]
 800606a:	1b52      	subs	r2, r2, r5
 800606c:	d420      	bmi.n	80060b0 <_malloc_r+0xd0>
 800606e:	2a0b      	cmp	r2, #11
 8006070:	d917      	bls.n	80060a2 <_malloc_r+0xc2>
 8006072:	1961      	adds	r1, r4, r5
 8006074:	42a3      	cmp	r3, r4
 8006076:	6025      	str	r5, [r4, #0]
 8006078:	bf18      	it	ne
 800607a:	6059      	strne	r1, [r3, #4]
 800607c:	6863      	ldr	r3, [r4, #4]
 800607e:	bf08      	it	eq
 8006080:	f8c8 1000 	streq.w	r1, [r8]
 8006084:	5162      	str	r2, [r4, r5]
 8006086:	604b      	str	r3, [r1, #4]
 8006088:	4630      	mov	r0, r6
 800608a:	f000 f82f 	bl	80060ec <__malloc_unlock>
 800608e:	f104 000b 	add.w	r0, r4, #11
 8006092:	1d23      	adds	r3, r4, #4
 8006094:	f020 0007 	bic.w	r0, r0, #7
 8006098:	1ac2      	subs	r2, r0, r3
 800609a:	bf1c      	itt	ne
 800609c:	1a1b      	subne	r3, r3, r0
 800609e:	50a3      	strne	r3, [r4, r2]
 80060a0:	e7af      	b.n	8006002 <_malloc_r+0x22>
 80060a2:	6862      	ldr	r2, [r4, #4]
 80060a4:	42a3      	cmp	r3, r4
 80060a6:	bf0c      	ite	eq
 80060a8:	f8c8 2000 	streq.w	r2, [r8]
 80060ac:	605a      	strne	r2, [r3, #4]
 80060ae:	e7eb      	b.n	8006088 <_malloc_r+0xa8>
 80060b0:	4623      	mov	r3, r4
 80060b2:	6864      	ldr	r4, [r4, #4]
 80060b4:	e7ae      	b.n	8006014 <_malloc_r+0x34>
 80060b6:	463c      	mov	r4, r7
 80060b8:	687f      	ldr	r7, [r7, #4]
 80060ba:	e7b6      	b.n	800602a <_malloc_r+0x4a>
 80060bc:	461a      	mov	r2, r3
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	42a3      	cmp	r3, r4
 80060c2:	d1fb      	bne.n	80060bc <_malloc_r+0xdc>
 80060c4:	2300      	movs	r3, #0
 80060c6:	6053      	str	r3, [r2, #4]
 80060c8:	e7de      	b.n	8006088 <_malloc_r+0xa8>
 80060ca:	230c      	movs	r3, #12
 80060cc:	6033      	str	r3, [r6, #0]
 80060ce:	4630      	mov	r0, r6
 80060d0:	f000 f80c 	bl	80060ec <__malloc_unlock>
 80060d4:	e794      	b.n	8006000 <_malloc_r+0x20>
 80060d6:	6005      	str	r5, [r0, #0]
 80060d8:	e7d6      	b.n	8006088 <_malloc_r+0xa8>
 80060da:	bf00      	nop
 80060dc:	20000a34 	.word	0x20000a34

080060e0 <__malloc_lock>:
 80060e0:	4801      	ldr	r0, [pc, #4]	@ (80060e8 <__malloc_lock+0x8>)
 80060e2:	f7ff bf0f 	b.w	8005f04 <__retarget_lock_acquire_recursive>
 80060e6:	bf00      	nop
 80060e8:	20000a2c 	.word	0x20000a2c

080060ec <__malloc_unlock>:
 80060ec:	4801      	ldr	r0, [pc, #4]	@ (80060f4 <__malloc_unlock+0x8>)
 80060ee:	f7ff bf0a 	b.w	8005f06 <__retarget_lock_release_recursive>
 80060f2:	bf00      	nop
 80060f4:	20000a2c 	.word	0x20000a2c

080060f8 <__ssputs_r>:
 80060f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060fc:	688e      	ldr	r6, [r1, #8]
 80060fe:	461f      	mov	r7, r3
 8006100:	42be      	cmp	r6, r7
 8006102:	680b      	ldr	r3, [r1, #0]
 8006104:	4682      	mov	sl, r0
 8006106:	460c      	mov	r4, r1
 8006108:	4690      	mov	r8, r2
 800610a:	d82d      	bhi.n	8006168 <__ssputs_r+0x70>
 800610c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006110:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006114:	d026      	beq.n	8006164 <__ssputs_r+0x6c>
 8006116:	6965      	ldr	r5, [r4, #20]
 8006118:	6909      	ldr	r1, [r1, #16]
 800611a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800611e:	eba3 0901 	sub.w	r9, r3, r1
 8006122:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006126:	1c7b      	adds	r3, r7, #1
 8006128:	444b      	add	r3, r9
 800612a:	106d      	asrs	r5, r5, #1
 800612c:	429d      	cmp	r5, r3
 800612e:	bf38      	it	cc
 8006130:	461d      	movcc	r5, r3
 8006132:	0553      	lsls	r3, r2, #21
 8006134:	d527      	bpl.n	8006186 <__ssputs_r+0x8e>
 8006136:	4629      	mov	r1, r5
 8006138:	f7ff ff52 	bl	8005fe0 <_malloc_r>
 800613c:	4606      	mov	r6, r0
 800613e:	b360      	cbz	r0, 800619a <__ssputs_r+0xa2>
 8006140:	6921      	ldr	r1, [r4, #16]
 8006142:	464a      	mov	r2, r9
 8006144:	f000 fae8 	bl	8006718 <memcpy>
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800614e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006152:	81a3      	strh	r3, [r4, #12]
 8006154:	6126      	str	r6, [r4, #16]
 8006156:	6165      	str	r5, [r4, #20]
 8006158:	444e      	add	r6, r9
 800615a:	eba5 0509 	sub.w	r5, r5, r9
 800615e:	6026      	str	r6, [r4, #0]
 8006160:	60a5      	str	r5, [r4, #8]
 8006162:	463e      	mov	r6, r7
 8006164:	42be      	cmp	r6, r7
 8006166:	d900      	bls.n	800616a <__ssputs_r+0x72>
 8006168:	463e      	mov	r6, r7
 800616a:	6820      	ldr	r0, [r4, #0]
 800616c:	4632      	mov	r2, r6
 800616e:	4641      	mov	r1, r8
 8006170:	f000 faa8 	bl	80066c4 <memmove>
 8006174:	68a3      	ldr	r3, [r4, #8]
 8006176:	1b9b      	subs	r3, r3, r6
 8006178:	60a3      	str	r3, [r4, #8]
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	4433      	add	r3, r6
 800617e:	6023      	str	r3, [r4, #0]
 8006180:	2000      	movs	r0, #0
 8006182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006186:	462a      	mov	r2, r5
 8006188:	f000 fad4 	bl	8006734 <_realloc_r>
 800618c:	4606      	mov	r6, r0
 800618e:	2800      	cmp	r0, #0
 8006190:	d1e0      	bne.n	8006154 <__ssputs_r+0x5c>
 8006192:	6921      	ldr	r1, [r4, #16]
 8006194:	4650      	mov	r0, sl
 8006196:	f7ff feb7 	bl	8005f08 <_free_r>
 800619a:	230c      	movs	r3, #12
 800619c:	f8ca 3000 	str.w	r3, [sl]
 80061a0:	89a3      	ldrh	r3, [r4, #12]
 80061a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061a6:	81a3      	strh	r3, [r4, #12]
 80061a8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ac:	e7e9      	b.n	8006182 <__ssputs_r+0x8a>
	...

080061b0 <_svfiprintf_r>:
 80061b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061b4:	4698      	mov	r8, r3
 80061b6:	898b      	ldrh	r3, [r1, #12]
 80061b8:	061b      	lsls	r3, r3, #24
 80061ba:	b09d      	sub	sp, #116	@ 0x74
 80061bc:	4607      	mov	r7, r0
 80061be:	460d      	mov	r5, r1
 80061c0:	4614      	mov	r4, r2
 80061c2:	d510      	bpl.n	80061e6 <_svfiprintf_r+0x36>
 80061c4:	690b      	ldr	r3, [r1, #16]
 80061c6:	b973      	cbnz	r3, 80061e6 <_svfiprintf_r+0x36>
 80061c8:	2140      	movs	r1, #64	@ 0x40
 80061ca:	f7ff ff09 	bl	8005fe0 <_malloc_r>
 80061ce:	6028      	str	r0, [r5, #0]
 80061d0:	6128      	str	r0, [r5, #16]
 80061d2:	b930      	cbnz	r0, 80061e2 <_svfiprintf_r+0x32>
 80061d4:	230c      	movs	r3, #12
 80061d6:	603b      	str	r3, [r7, #0]
 80061d8:	f04f 30ff 	mov.w	r0, #4294967295
 80061dc:	b01d      	add	sp, #116	@ 0x74
 80061de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061e2:	2340      	movs	r3, #64	@ 0x40
 80061e4:	616b      	str	r3, [r5, #20]
 80061e6:	2300      	movs	r3, #0
 80061e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80061ea:	2320      	movs	r3, #32
 80061ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061f4:	2330      	movs	r3, #48	@ 0x30
 80061f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006394 <_svfiprintf_r+0x1e4>
 80061fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061fe:	f04f 0901 	mov.w	r9, #1
 8006202:	4623      	mov	r3, r4
 8006204:	469a      	mov	sl, r3
 8006206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800620a:	b10a      	cbz	r2, 8006210 <_svfiprintf_r+0x60>
 800620c:	2a25      	cmp	r2, #37	@ 0x25
 800620e:	d1f9      	bne.n	8006204 <_svfiprintf_r+0x54>
 8006210:	ebba 0b04 	subs.w	fp, sl, r4
 8006214:	d00b      	beq.n	800622e <_svfiprintf_r+0x7e>
 8006216:	465b      	mov	r3, fp
 8006218:	4622      	mov	r2, r4
 800621a:	4629      	mov	r1, r5
 800621c:	4638      	mov	r0, r7
 800621e:	f7ff ff6b 	bl	80060f8 <__ssputs_r>
 8006222:	3001      	adds	r0, #1
 8006224:	f000 80a7 	beq.w	8006376 <_svfiprintf_r+0x1c6>
 8006228:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800622a:	445a      	add	r2, fp
 800622c:	9209      	str	r2, [sp, #36]	@ 0x24
 800622e:	f89a 3000 	ldrb.w	r3, [sl]
 8006232:	2b00      	cmp	r3, #0
 8006234:	f000 809f 	beq.w	8006376 <_svfiprintf_r+0x1c6>
 8006238:	2300      	movs	r3, #0
 800623a:	f04f 32ff 	mov.w	r2, #4294967295
 800623e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006242:	f10a 0a01 	add.w	sl, sl, #1
 8006246:	9304      	str	r3, [sp, #16]
 8006248:	9307      	str	r3, [sp, #28]
 800624a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800624e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006250:	4654      	mov	r4, sl
 8006252:	2205      	movs	r2, #5
 8006254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006258:	484e      	ldr	r0, [pc, #312]	@ (8006394 <_svfiprintf_r+0x1e4>)
 800625a:	f7f9 ffb9 	bl	80001d0 <memchr>
 800625e:	9a04      	ldr	r2, [sp, #16]
 8006260:	b9d8      	cbnz	r0, 800629a <_svfiprintf_r+0xea>
 8006262:	06d0      	lsls	r0, r2, #27
 8006264:	bf44      	itt	mi
 8006266:	2320      	movmi	r3, #32
 8006268:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800626c:	0711      	lsls	r1, r2, #28
 800626e:	bf44      	itt	mi
 8006270:	232b      	movmi	r3, #43	@ 0x2b
 8006272:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006276:	f89a 3000 	ldrb.w	r3, [sl]
 800627a:	2b2a      	cmp	r3, #42	@ 0x2a
 800627c:	d015      	beq.n	80062aa <_svfiprintf_r+0xfa>
 800627e:	9a07      	ldr	r2, [sp, #28]
 8006280:	4654      	mov	r4, sl
 8006282:	2000      	movs	r0, #0
 8006284:	f04f 0c0a 	mov.w	ip, #10
 8006288:	4621      	mov	r1, r4
 800628a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800628e:	3b30      	subs	r3, #48	@ 0x30
 8006290:	2b09      	cmp	r3, #9
 8006292:	d94b      	bls.n	800632c <_svfiprintf_r+0x17c>
 8006294:	b1b0      	cbz	r0, 80062c4 <_svfiprintf_r+0x114>
 8006296:	9207      	str	r2, [sp, #28]
 8006298:	e014      	b.n	80062c4 <_svfiprintf_r+0x114>
 800629a:	eba0 0308 	sub.w	r3, r0, r8
 800629e:	fa09 f303 	lsl.w	r3, r9, r3
 80062a2:	4313      	orrs	r3, r2
 80062a4:	9304      	str	r3, [sp, #16]
 80062a6:	46a2      	mov	sl, r4
 80062a8:	e7d2      	b.n	8006250 <_svfiprintf_r+0xa0>
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	1d19      	adds	r1, r3, #4
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	9103      	str	r1, [sp, #12]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	bfbb      	ittet	lt
 80062b6:	425b      	neglt	r3, r3
 80062b8:	f042 0202 	orrlt.w	r2, r2, #2
 80062bc:	9307      	strge	r3, [sp, #28]
 80062be:	9307      	strlt	r3, [sp, #28]
 80062c0:	bfb8      	it	lt
 80062c2:	9204      	strlt	r2, [sp, #16]
 80062c4:	7823      	ldrb	r3, [r4, #0]
 80062c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80062c8:	d10a      	bne.n	80062e0 <_svfiprintf_r+0x130>
 80062ca:	7863      	ldrb	r3, [r4, #1]
 80062cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80062ce:	d132      	bne.n	8006336 <_svfiprintf_r+0x186>
 80062d0:	9b03      	ldr	r3, [sp, #12]
 80062d2:	1d1a      	adds	r2, r3, #4
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	9203      	str	r2, [sp, #12]
 80062d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062dc:	3402      	adds	r4, #2
 80062de:	9305      	str	r3, [sp, #20]
 80062e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80063a4 <_svfiprintf_r+0x1f4>
 80062e4:	7821      	ldrb	r1, [r4, #0]
 80062e6:	2203      	movs	r2, #3
 80062e8:	4650      	mov	r0, sl
 80062ea:	f7f9 ff71 	bl	80001d0 <memchr>
 80062ee:	b138      	cbz	r0, 8006300 <_svfiprintf_r+0x150>
 80062f0:	9b04      	ldr	r3, [sp, #16]
 80062f2:	eba0 000a 	sub.w	r0, r0, sl
 80062f6:	2240      	movs	r2, #64	@ 0x40
 80062f8:	4082      	lsls	r2, r0
 80062fa:	4313      	orrs	r3, r2
 80062fc:	3401      	adds	r4, #1
 80062fe:	9304      	str	r3, [sp, #16]
 8006300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006304:	4824      	ldr	r0, [pc, #144]	@ (8006398 <_svfiprintf_r+0x1e8>)
 8006306:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800630a:	2206      	movs	r2, #6
 800630c:	f7f9 ff60 	bl	80001d0 <memchr>
 8006310:	2800      	cmp	r0, #0
 8006312:	d036      	beq.n	8006382 <_svfiprintf_r+0x1d2>
 8006314:	4b21      	ldr	r3, [pc, #132]	@ (800639c <_svfiprintf_r+0x1ec>)
 8006316:	bb1b      	cbnz	r3, 8006360 <_svfiprintf_r+0x1b0>
 8006318:	9b03      	ldr	r3, [sp, #12]
 800631a:	3307      	adds	r3, #7
 800631c:	f023 0307 	bic.w	r3, r3, #7
 8006320:	3308      	adds	r3, #8
 8006322:	9303      	str	r3, [sp, #12]
 8006324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006326:	4433      	add	r3, r6
 8006328:	9309      	str	r3, [sp, #36]	@ 0x24
 800632a:	e76a      	b.n	8006202 <_svfiprintf_r+0x52>
 800632c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006330:	460c      	mov	r4, r1
 8006332:	2001      	movs	r0, #1
 8006334:	e7a8      	b.n	8006288 <_svfiprintf_r+0xd8>
 8006336:	2300      	movs	r3, #0
 8006338:	3401      	adds	r4, #1
 800633a:	9305      	str	r3, [sp, #20]
 800633c:	4619      	mov	r1, r3
 800633e:	f04f 0c0a 	mov.w	ip, #10
 8006342:	4620      	mov	r0, r4
 8006344:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006348:	3a30      	subs	r2, #48	@ 0x30
 800634a:	2a09      	cmp	r2, #9
 800634c:	d903      	bls.n	8006356 <_svfiprintf_r+0x1a6>
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0c6      	beq.n	80062e0 <_svfiprintf_r+0x130>
 8006352:	9105      	str	r1, [sp, #20]
 8006354:	e7c4      	b.n	80062e0 <_svfiprintf_r+0x130>
 8006356:	fb0c 2101 	mla	r1, ip, r1, r2
 800635a:	4604      	mov	r4, r0
 800635c:	2301      	movs	r3, #1
 800635e:	e7f0      	b.n	8006342 <_svfiprintf_r+0x192>
 8006360:	ab03      	add	r3, sp, #12
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	462a      	mov	r2, r5
 8006366:	4b0e      	ldr	r3, [pc, #56]	@ (80063a0 <_svfiprintf_r+0x1f0>)
 8006368:	a904      	add	r1, sp, #16
 800636a:	4638      	mov	r0, r7
 800636c:	f3af 8000 	nop.w
 8006370:	1c42      	adds	r2, r0, #1
 8006372:	4606      	mov	r6, r0
 8006374:	d1d6      	bne.n	8006324 <_svfiprintf_r+0x174>
 8006376:	89ab      	ldrh	r3, [r5, #12]
 8006378:	065b      	lsls	r3, r3, #25
 800637a:	f53f af2d 	bmi.w	80061d8 <_svfiprintf_r+0x28>
 800637e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006380:	e72c      	b.n	80061dc <_svfiprintf_r+0x2c>
 8006382:	ab03      	add	r3, sp, #12
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	462a      	mov	r2, r5
 8006388:	4b05      	ldr	r3, [pc, #20]	@ (80063a0 <_svfiprintf_r+0x1f0>)
 800638a:	a904      	add	r1, sp, #16
 800638c:	4638      	mov	r0, r7
 800638e:	f000 f879 	bl	8006484 <_printf_i>
 8006392:	e7ed      	b.n	8006370 <_svfiprintf_r+0x1c0>
 8006394:	08006f94 	.word	0x08006f94
 8006398:	08006f9e 	.word	0x08006f9e
 800639c:	00000000 	.word	0x00000000
 80063a0:	080060f9 	.word	0x080060f9
 80063a4:	08006f9a 	.word	0x08006f9a

080063a8 <_printf_common>:
 80063a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063ac:	4616      	mov	r6, r2
 80063ae:	4698      	mov	r8, r3
 80063b0:	688a      	ldr	r2, [r1, #8]
 80063b2:	690b      	ldr	r3, [r1, #16]
 80063b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063b8:	4293      	cmp	r3, r2
 80063ba:	bfb8      	it	lt
 80063bc:	4613      	movlt	r3, r2
 80063be:	6033      	str	r3, [r6, #0]
 80063c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063c4:	4607      	mov	r7, r0
 80063c6:	460c      	mov	r4, r1
 80063c8:	b10a      	cbz	r2, 80063ce <_printf_common+0x26>
 80063ca:	3301      	adds	r3, #1
 80063cc:	6033      	str	r3, [r6, #0]
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	0699      	lsls	r1, r3, #26
 80063d2:	bf42      	ittt	mi
 80063d4:	6833      	ldrmi	r3, [r6, #0]
 80063d6:	3302      	addmi	r3, #2
 80063d8:	6033      	strmi	r3, [r6, #0]
 80063da:	6825      	ldr	r5, [r4, #0]
 80063dc:	f015 0506 	ands.w	r5, r5, #6
 80063e0:	d106      	bne.n	80063f0 <_printf_common+0x48>
 80063e2:	f104 0a19 	add.w	sl, r4, #25
 80063e6:	68e3      	ldr	r3, [r4, #12]
 80063e8:	6832      	ldr	r2, [r6, #0]
 80063ea:	1a9b      	subs	r3, r3, r2
 80063ec:	42ab      	cmp	r3, r5
 80063ee:	dc26      	bgt.n	800643e <_printf_common+0x96>
 80063f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80063f4:	6822      	ldr	r2, [r4, #0]
 80063f6:	3b00      	subs	r3, #0
 80063f8:	bf18      	it	ne
 80063fa:	2301      	movne	r3, #1
 80063fc:	0692      	lsls	r2, r2, #26
 80063fe:	d42b      	bmi.n	8006458 <_printf_common+0xb0>
 8006400:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006404:	4641      	mov	r1, r8
 8006406:	4638      	mov	r0, r7
 8006408:	47c8      	blx	r9
 800640a:	3001      	adds	r0, #1
 800640c:	d01e      	beq.n	800644c <_printf_common+0xa4>
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	6922      	ldr	r2, [r4, #16]
 8006412:	f003 0306 	and.w	r3, r3, #6
 8006416:	2b04      	cmp	r3, #4
 8006418:	bf02      	ittt	eq
 800641a:	68e5      	ldreq	r5, [r4, #12]
 800641c:	6833      	ldreq	r3, [r6, #0]
 800641e:	1aed      	subeq	r5, r5, r3
 8006420:	68a3      	ldr	r3, [r4, #8]
 8006422:	bf0c      	ite	eq
 8006424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006428:	2500      	movne	r5, #0
 800642a:	4293      	cmp	r3, r2
 800642c:	bfc4      	itt	gt
 800642e:	1a9b      	subgt	r3, r3, r2
 8006430:	18ed      	addgt	r5, r5, r3
 8006432:	2600      	movs	r6, #0
 8006434:	341a      	adds	r4, #26
 8006436:	42b5      	cmp	r5, r6
 8006438:	d11a      	bne.n	8006470 <_printf_common+0xc8>
 800643a:	2000      	movs	r0, #0
 800643c:	e008      	b.n	8006450 <_printf_common+0xa8>
 800643e:	2301      	movs	r3, #1
 8006440:	4652      	mov	r2, sl
 8006442:	4641      	mov	r1, r8
 8006444:	4638      	mov	r0, r7
 8006446:	47c8      	blx	r9
 8006448:	3001      	adds	r0, #1
 800644a:	d103      	bne.n	8006454 <_printf_common+0xac>
 800644c:	f04f 30ff 	mov.w	r0, #4294967295
 8006450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006454:	3501      	adds	r5, #1
 8006456:	e7c6      	b.n	80063e6 <_printf_common+0x3e>
 8006458:	18e1      	adds	r1, r4, r3
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	2030      	movs	r0, #48	@ 0x30
 800645e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006462:	4422      	add	r2, r4
 8006464:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006468:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800646c:	3302      	adds	r3, #2
 800646e:	e7c7      	b.n	8006400 <_printf_common+0x58>
 8006470:	2301      	movs	r3, #1
 8006472:	4622      	mov	r2, r4
 8006474:	4641      	mov	r1, r8
 8006476:	4638      	mov	r0, r7
 8006478:	47c8      	blx	r9
 800647a:	3001      	adds	r0, #1
 800647c:	d0e6      	beq.n	800644c <_printf_common+0xa4>
 800647e:	3601      	adds	r6, #1
 8006480:	e7d9      	b.n	8006436 <_printf_common+0x8e>
	...

08006484 <_printf_i>:
 8006484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006488:	7e0f      	ldrb	r7, [r1, #24]
 800648a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800648c:	2f78      	cmp	r7, #120	@ 0x78
 800648e:	4691      	mov	r9, r2
 8006490:	4680      	mov	r8, r0
 8006492:	460c      	mov	r4, r1
 8006494:	469a      	mov	sl, r3
 8006496:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800649a:	d807      	bhi.n	80064ac <_printf_i+0x28>
 800649c:	2f62      	cmp	r7, #98	@ 0x62
 800649e:	d80a      	bhi.n	80064b6 <_printf_i+0x32>
 80064a0:	2f00      	cmp	r7, #0
 80064a2:	f000 80d2 	beq.w	800664a <_printf_i+0x1c6>
 80064a6:	2f58      	cmp	r7, #88	@ 0x58
 80064a8:	f000 80b9 	beq.w	800661e <_printf_i+0x19a>
 80064ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064b4:	e03a      	b.n	800652c <_printf_i+0xa8>
 80064b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064ba:	2b15      	cmp	r3, #21
 80064bc:	d8f6      	bhi.n	80064ac <_printf_i+0x28>
 80064be:	a101      	add	r1, pc, #4	@ (adr r1, 80064c4 <_printf_i+0x40>)
 80064c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064c4:	0800651d 	.word	0x0800651d
 80064c8:	08006531 	.word	0x08006531
 80064cc:	080064ad 	.word	0x080064ad
 80064d0:	080064ad 	.word	0x080064ad
 80064d4:	080064ad 	.word	0x080064ad
 80064d8:	080064ad 	.word	0x080064ad
 80064dc:	08006531 	.word	0x08006531
 80064e0:	080064ad 	.word	0x080064ad
 80064e4:	080064ad 	.word	0x080064ad
 80064e8:	080064ad 	.word	0x080064ad
 80064ec:	080064ad 	.word	0x080064ad
 80064f0:	08006631 	.word	0x08006631
 80064f4:	0800655b 	.word	0x0800655b
 80064f8:	080065eb 	.word	0x080065eb
 80064fc:	080064ad 	.word	0x080064ad
 8006500:	080064ad 	.word	0x080064ad
 8006504:	08006653 	.word	0x08006653
 8006508:	080064ad 	.word	0x080064ad
 800650c:	0800655b 	.word	0x0800655b
 8006510:	080064ad 	.word	0x080064ad
 8006514:	080064ad 	.word	0x080064ad
 8006518:	080065f3 	.word	0x080065f3
 800651c:	6833      	ldr	r3, [r6, #0]
 800651e:	1d1a      	adds	r2, r3, #4
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6032      	str	r2, [r6, #0]
 8006524:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006528:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800652c:	2301      	movs	r3, #1
 800652e:	e09d      	b.n	800666c <_printf_i+0x1e8>
 8006530:	6833      	ldr	r3, [r6, #0]
 8006532:	6820      	ldr	r0, [r4, #0]
 8006534:	1d19      	adds	r1, r3, #4
 8006536:	6031      	str	r1, [r6, #0]
 8006538:	0606      	lsls	r6, r0, #24
 800653a:	d501      	bpl.n	8006540 <_printf_i+0xbc>
 800653c:	681d      	ldr	r5, [r3, #0]
 800653e:	e003      	b.n	8006548 <_printf_i+0xc4>
 8006540:	0645      	lsls	r5, r0, #25
 8006542:	d5fb      	bpl.n	800653c <_printf_i+0xb8>
 8006544:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006548:	2d00      	cmp	r5, #0
 800654a:	da03      	bge.n	8006554 <_printf_i+0xd0>
 800654c:	232d      	movs	r3, #45	@ 0x2d
 800654e:	426d      	negs	r5, r5
 8006550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006554:	4859      	ldr	r0, [pc, #356]	@ (80066bc <_printf_i+0x238>)
 8006556:	230a      	movs	r3, #10
 8006558:	e011      	b.n	800657e <_printf_i+0xfa>
 800655a:	6821      	ldr	r1, [r4, #0]
 800655c:	6833      	ldr	r3, [r6, #0]
 800655e:	0608      	lsls	r0, r1, #24
 8006560:	f853 5b04 	ldr.w	r5, [r3], #4
 8006564:	d402      	bmi.n	800656c <_printf_i+0xe8>
 8006566:	0649      	lsls	r1, r1, #25
 8006568:	bf48      	it	mi
 800656a:	b2ad      	uxthmi	r5, r5
 800656c:	2f6f      	cmp	r7, #111	@ 0x6f
 800656e:	4853      	ldr	r0, [pc, #332]	@ (80066bc <_printf_i+0x238>)
 8006570:	6033      	str	r3, [r6, #0]
 8006572:	bf14      	ite	ne
 8006574:	230a      	movne	r3, #10
 8006576:	2308      	moveq	r3, #8
 8006578:	2100      	movs	r1, #0
 800657a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800657e:	6866      	ldr	r6, [r4, #4]
 8006580:	60a6      	str	r6, [r4, #8]
 8006582:	2e00      	cmp	r6, #0
 8006584:	bfa2      	ittt	ge
 8006586:	6821      	ldrge	r1, [r4, #0]
 8006588:	f021 0104 	bicge.w	r1, r1, #4
 800658c:	6021      	strge	r1, [r4, #0]
 800658e:	b90d      	cbnz	r5, 8006594 <_printf_i+0x110>
 8006590:	2e00      	cmp	r6, #0
 8006592:	d04b      	beq.n	800662c <_printf_i+0x1a8>
 8006594:	4616      	mov	r6, r2
 8006596:	fbb5 f1f3 	udiv	r1, r5, r3
 800659a:	fb03 5711 	mls	r7, r3, r1, r5
 800659e:	5dc7      	ldrb	r7, [r0, r7]
 80065a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065a4:	462f      	mov	r7, r5
 80065a6:	42bb      	cmp	r3, r7
 80065a8:	460d      	mov	r5, r1
 80065aa:	d9f4      	bls.n	8006596 <_printf_i+0x112>
 80065ac:	2b08      	cmp	r3, #8
 80065ae:	d10b      	bne.n	80065c8 <_printf_i+0x144>
 80065b0:	6823      	ldr	r3, [r4, #0]
 80065b2:	07df      	lsls	r7, r3, #31
 80065b4:	d508      	bpl.n	80065c8 <_printf_i+0x144>
 80065b6:	6923      	ldr	r3, [r4, #16]
 80065b8:	6861      	ldr	r1, [r4, #4]
 80065ba:	4299      	cmp	r1, r3
 80065bc:	bfde      	ittt	le
 80065be:	2330      	movle	r3, #48	@ 0x30
 80065c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065c8:	1b92      	subs	r2, r2, r6
 80065ca:	6122      	str	r2, [r4, #16]
 80065cc:	f8cd a000 	str.w	sl, [sp]
 80065d0:	464b      	mov	r3, r9
 80065d2:	aa03      	add	r2, sp, #12
 80065d4:	4621      	mov	r1, r4
 80065d6:	4640      	mov	r0, r8
 80065d8:	f7ff fee6 	bl	80063a8 <_printf_common>
 80065dc:	3001      	adds	r0, #1
 80065de:	d14a      	bne.n	8006676 <_printf_i+0x1f2>
 80065e0:	f04f 30ff 	mov.w	r0, #4294967295
 80065e4:	b004      	add	sp, #16
 80065e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	f043 0320 	orr.w	r3, r3, #32
 80065f0:	6023      	str	r3, [r4, #0]
 80065f2:	4833      	ldr	r0, [pc, #204]	@ (80066c0 <_printf_i+0x23c>)
 80065f4:	2778      	movs	r7, #120	@ 0x78
 80065f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	6831      	ldr	r1, [r6, #0]
 80065fe:	061f      	lsls	r7, r3, #24
 8006600:	f851 5b04 	ldr.w	r5, [r1], #4
 8006604:	d402      	bmi.n	800660c <_printf_i+0x188>
 8006606:	065f      	lsls	r7, r3, #25
 8006608:	bf48      	it	mi
 800660a:	b2ad      	uxthmi	r5, r5
 800660c:	6031      	str	r1, [r6, #0]
 800660e:	07d9      	lsls	r1, r3, #31
 8006610:	bf44      	itt	mi
 8006612:	f043 0320 	orrmi.w	r3, r3, #32
 8006616:	6023      	strmi	r3, [r4, #0]
 8006618:	b11d      	cbz	r5, 8006622 <_printf_i+0x19e>
 800661a:	2310      	movs	r3, #16
 800661c:	e7ac      	b.n	8006578 <_printf_i+0xf4>
 800661e:	4827      	ldr	r0, [pc, #156]	@ (80066bc <_printf_i+0x238>)
 8006620:	e7e9      	b.n	80065f6 <_printf_i+0x172>
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	f023 0320 	bic.w	r3, r3, #32
 8006628:	6023      	str	r3, [r4, #0]
 800662a:	e7f6      	b.n	800661a <_printf_i+0x196>
 800662c:	4616      	mov	r6, r2
 800662e:	e7bd      	b.n	80065ac <_printf_i+0x128>
 8006630:	6833      	ldr	r3, [r6, #0]
 8006632:	6825      	ldr	r5, [r4, #0]
 8006634:	6961      	ldr	r1, [r4, #20]
 8006636:	1d18      	adds	r0, r3, #4
 8006638:	6030      	str	r0, [r6, #0]
 800663a:	062e      	lsls	r6, r5, #24
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	d501      	bpl.n	8006644 <_printf_i+0x1c0>
 8006640:	6019      	str	r1, [r3, #0]
 8006642:	e002      	b.n	800664a <_printf_i+0x1c6>
 8006644:	0668      	lsls	r0, r5, #25
 8006646:	d5fb      	bpl.n	8006640 <_printf_i+0x1bc>
 8006648:	8019      	strh	r1, [r3, #0]
 800664a:	2300      	movs	r3, #0
 800664c:	6123      	str	r3, [r4, #16]
 800664e:	4616      	mov	r6, r2
 8006650:	e7bc      	b.n	80065cc <_printf_i+0x148>
 8006652:	6833      	ldr	r3, [r6, #0]
 8006654:	1d1a      	adds	r2, r3, #4
 8006656:	6032      	str	r2, [r6, #0]
 8006658:	681e      	ldr	r6, [r3, #0]
 800665a:	6862      	ldr	r2, [r4, #4]
 800665c:	2100      	movs	r1, #0
 800665e:	4630      	mov	r0, r6
 8006660:	f7f9 fdb6 	bl	80001d0 <memchr>
 8006664:	b108      	cbz	r0, 800666a <_printf_i+0x1e6>
 8006666:	1b80      	subs	r0, r0, r6
 8006668:	6060      	str	r0, [r4, #4]
 800666a:	6863      	ldr	r3, [r4, #4]
 800666c:	6123      	str	r3, [r4, #16]
 800666e:	2300      	movs	r3, #0
 8006670:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006674:	e7aa      	b.n	80065cc <_printf_i+0x148>
 8006676:	6923      	ldr	r3, [r4, #16]
 8006678:	4632      	mov	r2, r6
 800667a:	4649      	mov	r1, r9
 800667c:	4640      	mov	r0, r8
 800667e:	47d0      	blx	sl
 8006680:	3001      	adds	r0, #1
 8006682:	d0ad      	beq.n	80065e0 <_printf_i+0x15c>
 8006684:	6823      	ldr	r3, [r4, #0]
 8006686:	079b      	lsls	r3, r3, #30
 8006688:	d413      	bmi.n	80066b2 <_printf_i+0x22e>
 800668a:	68e0      	ldr	r0, [r4, #12]
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	4298      	cmp	r0, r3
 8006690:	bfb8      	it	lt
 8006692:	4618      	movlt	r0, r3
 8006694:	e7a6      	b.n	80065e4 <_printf_i+0x160>
 8006696:	2301      	movs	r3, #1
 8006698:	4632      	mov	r2, r6
 800669a:	4649      	mov	r1, r9
 800669c:	4640      	mov	r0, r8
 800669e:	47d0      	blx	sl
 80066a0:	3001      	adds	r0, #1
 80066a2:	d09d      	beq.n	80065e0 <_printf_i+0x15c>
 80066a4:	3501      	adds	r5, #1
 80066a6:	68e3      	ldr	r3, [r4, #12]
 80066a8:	9903      	ldr	r1, [sp, #12]
 80066aa:	1a5b      	subs	r3, r3, r1
 80066ac:	42ab      	cmp	r3, r5
 80066ae:	dcf2      	bgt.n	8006696 <_printf_i+0x212>
 80066b0:	e7eb      	b.n	800668a <_printf_i+0x206>
 80066b2:	2500      	movs	r5, #0
 80066b4:	f104 0619 	add.w	r6, r4, #25
 80066b8:	e7f5      	b.n	80066a6 <_printf_i+0x222>
 80066ba:	bf00      	nop
 80066bc:	08006fa5 	.word	0x08006fa5
 80066c0:	08006fb6 	.word	0x08006fb6

080066c4 <memmove>:
 80066c4:	4288      	cmp	r0, r1
 80066c6:	b510      	push	{r4, lr}
 80066c8:	eb01 0402 	add.w	r4, r1, r2
 80066cc:	d902      	bls.n	80066d4 <memmove+0x10>
 80066ce:	4284      	cmp	r4, r0
 80066d0:	4623      	mov	r3, r4
 80066d2:	d807      	bhi.n	80066e4 <memmove+0x20>
 80066d4:	1e43      	subs	r3, r0, #1
 80066d6:	42a1      	cmp	r1, r4
 80066d8:	d008      	beq.n	80066ec <memmove+0x28>
 80066da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066e2:	e7f8      	b.n	80066d6 <memmove+0x12>
 80066e4:	4402      	add	r2, r0
 80066e6:	4601      	mov	r1, r0
 80066e8:	428a      	cmp	r2, r1
 80066ea:	d100      	bne.n	80066ee <memmove+0x2a>
 80066ec:	bd10      	pop	{r4, pc}
 80066ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066f6:	e7f7      	b.n	80066e8 <memmove+0x24>

080066f8 <_sbrk_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4d06      	ldr	r5, [pc, #24]	@ (8006714 <_sbrk_r+0x1c>)
 80066fc:	2300      	movs	r3, #0
 80066fe:	4604      	mov	r4, r0
 8006700:	4608      	mov	r0, r1
 8006702:	602b      	str	r3, [r5, #0]
 8006704:	f7fa ff82 	bl	800160c <_sbrk>
 8006708:	1c43      	adds	r3, r0, #1
 800670a:	d102      	bne.n	8006712 <_sbrk_r+0x1a>
 800670c:	682b      	ldr	r3, [r5, #0]
 800670e:	b103      	cbz	r3, 8006712 <_sbrk_r+0x1a>
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	20000a28 	.word	0x20000a28

08006718 <memcpy>:
 8006718:	440a      	add	r2, r1
 800671a:	4291      	cmp	r1, r2
 800671c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006720:	d100      	bne.n	8006724 <memcpy+0xc>
 8006722:	4770      	bx	lr
 8006724:	b510      	push	{r4, lr}
 8006726:	f811 4b01 	ldrb.w	r4, [r1], #1
 800672a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800672e:	4291      	cmp	r1, r2
 8006730:	d1f9      	bne.n	8006726 <memcpy+0xe>
 8006732:	bd10      	pop	{r4, pc}

08006734 <_realloc_r>:
 8006734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006738:	4680      	mov	r8, r0
 800673a:	4615      	mov	r5, r2
 800673c:	460c      	mov	r4, r1
 800673e:	b921      	cbnz	r1, 800674a <_realloc_r+0x16>
 8006740:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006744:	4611      	mov	r1, r2
 8006746:	f7ff bc4b 	b.w	8005fe0 <_malloc_r>
 800674a:	b92a      	cbnz	r2, 8006758 <_realloc_r+0x24>
 800674c:	f7ff fbdc 	bl	8005f08 <_free_r>
 8006750:	2400      	movs	r4, #0
 8006752:	4620      	mov	r0, r4
 8006754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006758:	f000 f81a 	bl	8006790 <_malloc_usable_size_r>
 800675c:	4285      	cmp	r5, r0
 800675e:	4606      	mov	r6, r0
 8006760:	d802      	bhi.n	8006768 <_realloc_r+0x34>
 8006762:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006766:	d8f4      	bhi.n	8006752 <_realloc_r+0x1e>
 8006768:	4629      	mov	r1, r5
 800676a:	4640      	mov	r0, r8
 800676c:	f7ff fc38 	bl	8005fe0 <_malloc_r>
 8006770:	4607      	mov	r7, r0
 8006772:	2800      	cmp	r0, #0
 8006774:	d0ec      	beq.n	8006750 <_realloc_r+0x1c>
 8006776:	42b5      	cmp	r5, r6
 8006778:	462a      	mov	r2, r5
 800677a:	4621      	mov	r1, r4
 800677c:	bf28      	it	cs
 800677e:	4632      	movcs	r2, r6
 8006780:	f7ff ffca 	bl	8006718 <memcpy>
 8006784:	4621      	mov	r1, r4
 8006786:	4640      	mov	r0, r8
 8006788:	f7ff fbbe 	bl	8005f08 <_free_r>
 800678c:	463c      	mov	r4, r7
 800678e:	e7e0      	b.n	8006752 <_realloc_r+0x1e>

08006790 <_malloc_usable_size_r>:
 8006790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006794:	1f18      	subs	r0, r3, #4
 8006796:	2b00      	cmp	r3, #0
 8006798:	bfbc      	itt	lt
 800679a:	580b      	ldrlt	r3, [r1, r0]
 800679c:	18c0      	addlt	r0, r0, r3
 800679e:	4770      	bx	lr

080067a0 <_init>:
 80067a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a2:	bf00      	nop
 80067a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067a6:	bc08      	pop	{r3}
 80067a8:	469e      	mov	lr, r3
 80067aa:	4770      	bx	lr

080067ac <_fini>:
 80067ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ae:	bf00      	nop
 80067b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067b2:	bc08      	pop	{r3}
 80067b4:	469e      	mov	lr, r3
 80067b6:	4770      	bx	lr
