<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml gpmc_test_top.twx gpmc_test_top.ncd -o gpmc_test_top.twr
gpmc_test_top.pcf

</twCmdLine><twDesign>gpmc_test_top.ncd</twDesign><twDesignPath>gpmc_test_top.ncd</twDesignPath><twPCF>gpmc_test_top.pcf</twPCF><twPcfPath>gpmc_test_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_GIGE_RX_CLK = PERIOD TIMEGRP &quot;GIGE_RX_CLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>4834</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1082</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.644</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7 (SLICE_X1Y47.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twDest><twTotPathDel>5.315</twTotPathDel><twClkSkew dest = "0.342" src = "2.636">2.294</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y24.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y24.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twBEL></twPathDel><twLogDel>2.442</twLogDel><twRouteDel>2.873</twRouteDel><twTotDel>5.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.521</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twDest><twTotPathDel>2.948</twTotPathDel><twClkSkew dest = "0.342" src = "0.838">0.496</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>1.854</twRouteDel><twTotDel>2.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.800</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twDest><twTotPathDel>2.669</twTotPathDel><twClkSkew dest = "0.342" src = "0.838">0.496</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_7</twBEL></twPathDel><twLogDel>1.182</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5 (SLICE_X1Y47.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twTotPathDel>5.313</twTotPathDel><twClkSkew dest = "0.342" src = "2.636">2.294</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y24.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y24.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twBEL></twPathDel><twLogDel>2.440</twLogDel><twRouteDel>2.873</twRouteDel><twTotDel>5.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.523</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twTotPathDel>2.946</twTotPathDel><twClkSkew dest = "0.342" src = "0.838">0.496</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>1.854</twRouteDel><twTotDel>2.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.802</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twTotPathDel>2.667</twTotPathDel><twClkSkew dest = "0.342" src = "0.838">0.496</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twBEL></twPathDel><twLogDel>1.180</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6 (SLICE_X1Y47.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.371</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twDest><twTotPathDel>5.300</twTotPathDel><twClkSkew dest = "0.342" src = "2.636">2.294</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y24.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y24.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twBEL></twPathDel><twLogDel>2.427</twLogDel><twRouteDel>2.873</twRouteDel><twTotDel>5.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.536</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twDest><twTotPathDel>2.933</twTotPathDel><twClkSkew dest = "0.342" src = "0.838">0.496</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>1.854</twRouteDel><twTotDel>2.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.815</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twDest><twTotPathDel>2.654</twTotPathDel><twClkSkew dest = "0.342" src = "0.838">0.496</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_6</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GIGE_RX_CLK = PERIOD TIMEGRP &quot;GIGE_RX_CLK&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxErr (SLICE_X0Y47.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxErr</twDest><twTotPathDel>1.382</twTotPathDel><twClkSkew dest = "3.549" src = "2.470">-1.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxErr</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y39.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y39.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.656</twDelInfo><twComp>GIGE_RX_ER_IBUF</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.678</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxErr</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxErr</twBEL></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>1.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_dl1_2 (SLICE_X0Y46.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_dl1_2</twDest><twTotPathDel>0.390</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_dl1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X1Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_dl1&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/RxD_dl1_2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_10 (SLICE_X13Y41.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_h_2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_10</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_h_2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X12Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_h&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_h_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_h&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta&lt;11&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/pause_quanta_10</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_GIGE_RX_CLK = PERIOD TIMEGRP &quot;GIGE_RX_CLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/U_duram/U_RAMB16_S36_S36/CLKA" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/U_duram/U_RAMB16_S36_S36/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I0" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I1" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I1" locationPin="BUFGMUX_X2Y12.I1" clockNet="UDP_1GbE_inst/Rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_GIGE_MDC = PERIOD TIMEGRP &quot;GIGE_MDC&quot; 2.5 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_GIGE_MDC = PERIOD TIMEGRP &quot;GIGE_MDC&quot; 2.5 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>2971</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">8</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>209</twEndPtCnt><twPathErrCnt>16</twPathErrCnt><twMinPer>9.540</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_delay_cnt_16 (SLICE_X64Y93.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_16</twDest><twTotPathDel>7.871</twTotPathDel><twClkSkew dest = "0.520" src = "2.154">1.634</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.697</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>tx_delay_cnt&lt;19&gt;</twComp><twBEL>tx_delay_cnt_16</twBEL></twPathDel><twLogDel>1.148</twLogDel><twRouteDel>6.723</twRouteDel><twTotDel>7.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.443</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_16</twDest><twTotPathDel>10.974</twTotPathDel><twClkSkew dest = "8.209" src = "3.480">-4.729</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X56Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.697</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>tx_delay_cnt&lt;19&gt;</twComp><twBEL>tx_delay_cnt_16</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>9.877</twRouteDel><twTotDel>10.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.547</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_16</twDest><twTotPathDel>7.733</twTotPathDel><twClkSkew dest = "8.209" src = "3.617">-4.592</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X65Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.697</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>tx_delay_cnt&lt;19&gt;</twComp><twBEL>tx_delay_cnt_16</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>6.731</twRouteDel><twTotDel>7.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_delay_cnt_19 (SLICE_X64Y93.SR), 35 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_19</twDest><twTotPathDel>7.871</twTotPathDel><twClkSkew dest = "0.520" src = "2.154">1.634</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">4.340</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>tx_delay_cnt&lt;19&gt;</twComp><twBEL>tx_delay_cnt_19</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>6.234</twRouteDel><twTotDel>7.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">tx_delay_cnt_20</twSrc><twDest BELType="FF">tx_delay_cnt_19</twDest><twTotPathDel>9.024</twTotPathDel><twClkSkew dest = "0.520" src = "0.780">0.260</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_20</twSrc><twDest BELType='FF'>tx_delay_cnt_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;23&gt;</twComp><twBEL>tx_delay_cnt_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>tx_delay_cnt&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o4</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">4.340</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>tx_delay_cnt&lt;19&gt;</twComp><twBEL>tx_delay_cnt_19</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>7.516</twRouteDel><twTotDel>9.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.867</twSlack><twSrc BELType="FF">tx_delay_cnt_0</twSrc><twDest BELType="FF">tx_delay_cnt_19</twDest><twTotPathDel>8.199</twTotPathDel><twClkSkew dest = "0.520" src = "1.419">0.899</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_0</twSrc><twDest BELType='FF'>tx_delay_cnt_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>tx_delay_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">4.340</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>tx_delay_cnt&lt;19&gt;</twComp><twBEL>tx_delay_cnt_19</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>6.691</twRouteDel><twTotDel>8.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_delay_cnt_20 (SLICE_X64Y94.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_20</twDest><twTotPathDel>8.110</twTotPathDel><twClkSkew dest = "0.337" src = "1.731">1.394</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.936</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>tx_delay_cnt&lt;23&gt;</twComp><twBEL>tx_delay_cnt_20</twBEL></twPathDel><twLogDel>1.148</twLogDel><twRouteDel>6.962</twRouteDel><twTotDel>8.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.424</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_20</twDest><twTotPathDel>11.213</twTotPathDel><twClkSkew dest = "8.429" src = "3.480">-4.949</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X56Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.936</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>tx_delay_cnt&lt;23&gt;</twComp><twBEL>tx_delay_cnt_20</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>10.116</twRouteDel><twTotDel>11.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.528</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_20</twDest><twTotPathDel>7.972</twTotPathDel><twClkSkew dest = "8.429" src = "3.617">-4.812</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X65Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.936</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>tx_delay_cnt&lt;23&gt;</twComp><twBEL>tx_delay_cnt_20</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>6.970</twRouteDel><twTotDel>7.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point tx_delay_cnt_25 (SLICE_X64Y95.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.120</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_25</twDest><twTotPathDel>2.605</twTotPathDel><twClkSkew dest = "8.480" src = "3.067">-5.413</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X65Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.370</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.392</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_25</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>2.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.328</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_25</twDest><twTotPathDel>3.395</twTotPathDel><twClkSkew dest = "4.733" src = "1.322">-3.411</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X56Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.709</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_25</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.591</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_25</twDest><twTotPathDel>1.562</twTotPathDel><twClkSkew dest = "0.001" src = "1.030">1.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.709</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_25</twBEL></twPathDel><twLogDel>0.320</twLogDel><twRouteDel>1.242</twRouteDel><twTotDel>1.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point tx_delay_cnt_27 (SLICE_X64Y95.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.108</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_27</twDest><twTotPathDel>2.617</twTotPathDel><twClkSkew dest = "8.480" src = "3.067">-5.413</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X65Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.370</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.380</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_27</twBEL></twPathDel><twLogDel>0.269</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.334</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_27</twDest><twTotPathDel>3.389</twTotPathDel><twClkSkew dest = "4.733" src = "1.322">-3.411</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X56Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.709</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_27</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.585</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_27</twDest><twTotPathDel>1.556</twTotPathDel><twClkSkew dest = "0.001" src = "1.030">1.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.709</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_27</twBEL></twPathDel><twLogDel>0.314</twLogDel><twRouteDel>1.242</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point tx_delay_cnt_26 (SLICE_X64Y95.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.105</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_26</twDest><twTotPathDel>2.620</twTotPathDel><twClkSkew dest = "8.480" src = "3.067">-5.413</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X65Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.370</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.377</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_26</twBEL></twPathDel><twLogDel>0.272</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>2.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.330</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_26</twDest><twTotPathDel>3.393</twTotPathDel><twClkSkew dest = "4.733" src = "1.322">-3.411</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X56Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.709</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_26</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.589</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_26</twDest><twTotPathDel>1.560</twTotPathDel><twClkSkew dest = "0.001" src = "1.030">1.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y83.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.709</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y95.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>tx_delay_cnt&lt;27&gt;</twComp><twBEL>tx_delay_cnt_26</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.242</twRouteDel><twTotDel>1.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_manager_inst/dcm_inst/clkin1"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_manager_inst/dcm_inst/clkin1"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.948" period="8.000" constraintValue="8.000" deviceLimit="1.052" freqLimit="950.570" physResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clk_manager_inst/dcm_inst/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_ext = PERIOD TIMEGRP &quot;TM_sys_clk_ext&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>14294</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.085</twMinPer></twConstHead><twPathRptBanner iPaths="168" iCriticalPaths="0" sType="EndPoint">Paths for end point PC_4 (SLICE_X69Y94.SR), 168 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">MBsig_1</twSrc><twDest BELType="FF">PC_4</twDest><twTotPathDel>5.950</twTotPathDel><twClkSkew dest = "1.317" src = "4.417">3.100</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBsig_1</twSrc><twDest BELType='FF'>PC_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X43Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBsig_1</twComp><twBEL>MBsig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>MBsig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PC[7]_GND_7_o_add_75_OUT&lt;4&gt;</twComp><twBEL>PC_4</twBEL></twPathDel><twLogDel>1.728</twLogDel><twRouteDel>4.222</twRouteDel><twTotDel>5.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.574</twSlack><twSrc BELType="FF">status_reg_0</twSrc><twDest BELType="FF">PC_4</twDest><twTotPathDel>7.891</twTotPathDel><twClkSkew dest = "0.307" src = "0.807">0.500</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>status_reg_0</twSrc><twDest BELType='FF'>PC_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>_n0712_inv</twComp><twBEL>status_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>status_reg_0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PC[7]_GND_7_o_add_75_OUT&lt;4&gt;</twComp><twBEL>PC_4</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>7.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.607</twSlack><twSrc BELType="FF">Dsig_1</twSrc><twDest BELType="FF">PC_4</twDest><twTotPathDel>5.921</twTotPathDel><twClkSkew dest = "1.317" src = "3.754">2.437</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Dsig_1</twSrc><twDest BELType='FF'>PC_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X36Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Dsig_1</twComp><twBEL>Dsig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Dsig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PC[7]_GND_7_o_add_75_OUT&lt;4&gt;</twComp><twBEL>PC_4</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>4.098</twRouteDel><twTotDel>5.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="168" iCriticalPaths="0" sType="EndPoint">Paths for end point PC_5 (SLICE_X71Y93.SR), 168 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.942</twSlack><twSrc BELType="FF">MBsig_1</twSrc><twDest BELType="FF">PC_5</twDest><twTotPathDel>5.941</twTotPathDel><twClkSkew dest = "1.335" src = "4.417">3.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBsig_1</twSrc><twDest BELType='FF'>PC_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X43Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBsig_1</twComp><twBEL>MBsig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>MBsig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PC[7]_GND_7_o_add_75_OUT&lt;5&gt;</twComp><twBEL>PC_5</twBEL></twPathDel><twLogDel>1.728</twLogDel><twRouteDel>4.213</twRouteDel><twTotDel>5.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.589</twSlack><twSrc BELType="FF">status_reg_0</twSrc><twDest BELType="FF">PC_5</twDest><twTotPathDel>7.882</twTotPathDel><twClkSkew dest = "0.534" src = "1.028">0.494</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>status_reg_0</twSrc><twDest BELType='FF'>PC_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>_n0712_inv</twComp><twBEL>status_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>status_reg_0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PC[7]_GND_7_o_add_75_OUT&lt;5&gt;</twComp><twBEL>PC_5</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>6.066</twRouteDel><twTotDel>7.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.634</twSlack><twSrc BELType="FF">Dsig_1</twSrc><twDest BELType="FF">PC_5</twDest><twTotPathDel>5.912</twTotPathDel><twClkSkew dest = "1.335" src = "3.754">2.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Dsig_1</twSrc><twDest BELType='FF'>PC_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X36Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Dsig_1</twComp><twBEL>Dsig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Dsig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>PC[7]_GND_7_o_add_75_OUT&lt;5&gt;</twComp><twBEL>PC_5</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>4.089</twRouteDel><twTotDel>5.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="168" iCriticalPaths="0" sType="EndPoint">Paths for end point PC_2 (SLICE_X70Y93.SR), 168 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.956</twSlack><twSrc BELType="FF">MBsig_1</twSrc><twDest BELType="FF">PC_2</twDest><twTotPathDel>5.927</twTotPathDel><twClkSkew dest = "1.335" src = "4.417">3.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBsig_1</twSrc><twDest BELType='FF'>PC_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X43Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBsig_1</twComp><twBEL>MBsig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>MBsig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>PC&lt;7&gt;</twComp><twBEL>PC_2</twBEL></twPathDel><twLogDel>1.714</twLogDel><twRouteDel>4.213</twRouteDel><twTotDel>5.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.603</twSlack><twSrc BELType="FF">status_reg_0</twSrc><twDest BELType="FF">PC_2</twDest><twTotPathDel>7.868</twTotPathDel><twClkSkew dest = "0.534" src = "1.028">0.494</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>status_reg_0</twSrc><twDest BELType='FF'>PC_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X69Y100.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>_n0712_inv</twComp><twBEL>status_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>status_reg_0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>PC&lt;7&gt;</twComp><twBEL>PC_2</twBEL></twPathDel><twLogDel>1.802</twLogDel><twRouteDel>6.066</twRouteDel><twTotDel>7.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.648</twSlack><twSrc BELType="FF">Dsig_1</twSrc><twDest BELType="FF">PC_2</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew dest = "1.335" src = "3.754">2.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Dsig_1</twSrc><twDest BELType='FF'>PC_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X36Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Dsig_1</twComp><twBEL>Dsig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Dsig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>led_5_OBUF</twComp><twBEL>_n0482312</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>_n0482311</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0712_inv</twComp><twBEL>_n0482336</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>_n0482_bdd01</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0482</twComp><twBEL>_n04821</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>_n0482</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>PC&lt;7&gt;</twComp><twBEL>PC_2</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>4.089</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_ext = PERIOD TIMEGRP &quot;TM_sys_clk_ext&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point M_12 (SLICE_X78Y101.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">M_2</twSrc><twDest BELType="FF">M_12</twDest><twTotPathDel>0.653</twTotPathDel><twClkSkew dest = "0.385" src = "0.000">-0.385</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_2</twSrc><twDest BELType='FF'>M_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X78Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;3&gt;</twComp><twBEL>M_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>M&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y98.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;3&gt;</twComp><twBEL>M&lt;2&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;7&gt;</twComp><twBEL>Mcount_M_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y101.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL><twBEL>M_12</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.073</twRouteDel><twTotDel>0.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>88.8</twPctLog><twPctRoute>11.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">M_10</twSrc><twDest BELType="FF">M_12</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "0.682" src = "0.388">-0.294</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_10</twSrc><twDest BELType='FF'>M_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X78Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>M&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y100.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M&lt;10&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y101.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL><twBEL>M_12</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>88.1</twPctLog><twPctRoute>11.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">M_8</twSrc><twDest BELType="FF">M_12</twDest><twTotPathDel>0.612</twTotPathDel><twClkSkew dest = "0.682" src = "0.388">-0.294</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_8</twSrc><twDest BELType='FF'>M_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X78Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.025</twDelInfo><twComp>M&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M&lt;8&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y101.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL><twBEL>M_12</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point M_20 (SLICE_X78Y103.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">M_2</twSrc><twDest BELType="FF">M_20</twDest><twTotPathDel>0.719</twTotPathDel><twClkSkew dest = "0.727" src = "0.281">-0.446</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_2</twSrc><twDest BELType='FF'>M_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;3&gt;</twComp><twBEL>M_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>M&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y98.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;3&gt;</twComp><twBEL>M&lt;2&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;7&gt;</twComp><twBEL>Mcount_M_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y102.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y103.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL><twBEL>M_20</twBEL></twPathDel><twLogDel>0.644</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">M_18</twSrc><twDest BELType="FF">M_20</twDest><twTotPathDel>0.585</twTotPathDel><twClkSkew dest = "0.275" src = "0.000">-0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_18</twSrc><twDest BELType='FF'>M_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X78Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>M_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>M&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y102.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>M&lt;18&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y103.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL><twBEL>M_20</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>88.2</twPctLog><twPctRoute>11.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">M_10</twSrc><twDest BELType="FF">M_20</twDest><twTotPathDel>0.652</twTotPathDel><twClkSkew dest = "0.727" src = "0.388">-0.339</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_10</twSrc><twDest BELType='FF'>M_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X78Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>M&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y100.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M&lt;10&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y102.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y103.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL><twBEL>M_20</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point M_28 (SLICE_X78Y105.CIN), 28 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">M_2</twSrc><twDest BELType="FF">M_28</twDest><twTotPathDel>0.864</twTotPathDel><twClkSkew dest = "0.871" src = "0.281">-0.590</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_2</twSrc><twDest BELType='FF'>M_28</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X78Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;3&gt;</twComp><twBEL>M_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>M&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y98.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;3&gt;</twComp><twBEL>M&lt;2&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;7&gt;</twComp><twBEL>Mcount_M_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y102.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>Mcount_M_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>Mcount_M_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y105.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;31&gt;</twComp><twBEL>Mcount_M_xor&lt;31&gt;</twBEL><twBEL>M_28</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">M_26</twSrc><twDest BELType="FF">M_28</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "0.716" src = "0.439">-0.277</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_26</twSrc><twDest BELType='FF'>M_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X78Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>M_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>M&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y104.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>M&lt;26&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y105.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;31&gt;</twComp><twBEL>Mcount_M_xor&lt;31&gt;</twBEL><twBEL>M_28</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>88.1</twPctLog><twPctRoute>11.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">M_18</twSrc><twDest BELType="FF">M_28</twDest><twTotPathDel>0.730</twTotPathDel><twClkSkew dest = "0.419" src = "0.000">-0.419</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_18</twSrc><twDest BELType='FF'>M_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X78Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X78Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>M_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>M&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y102.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>M&lt;18&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>Mcount_M_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>Mcount_M_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y105.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;31&gt;</twComp><twBEL>Mcount_M_xor&lt;31&gt;</twBEL><twBEL>M_28</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>79.5</twPctLog><twPctRoute>20.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="114"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_ext = PERIOD TIMEGRP &quot;TM_sys_clk_ext&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="115" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="MBsig/CLK0" logResource="MBsig/CK0" locationPin="OLOGIC_X0Y103.CLK0" clockNet="sys_clk_100MHz_ext"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Dsig/CLK0" logResource="Dsig/CK0" locationPin="OLOGIC_X0Y102.CLK0" clockNet="sys_clk_100MHz_ext"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Psig/CLK0" logResource="Psig/CK0" locationPin="OLOGIC_X0Y105.CLK0" clockNet="sys_clk_100MHz_ext"/></twPinLimitRpt></twConst><twConst anchorID="118" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;</twConstName><twItemCnt>79775</twItemCnt><twErrCntSetup>49</twErrCntSetup><twErrCntEndPt>49</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7179</twEndPtCnt><twPathErrCnt>49</twPathErrCnt><twMinPer>25.220</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_15 (SLICE_X37Y38.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.044</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_15</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_15</twDest><twTotPathDel>1.374</twTotPathDel><twClkSkew dest = "2.100" src = "5.553">3.453</twClkSkew><twDelConst>2.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_15</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X36Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;15&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1&lt;7&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;15&gt;_rt</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_15</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>0.585</twRouteDel><twTotDel>1.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_14 (SLICE_X37Y39.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.014</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_14</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_14</twDest><twTotPathDel>1.342</twTotPathDel><twClkSkew dest = "2.098" src = "5.553">3.455</twClkSkew><twDelConst>2.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_14</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X36Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;15&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1&lt;11&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;14&gt;_rt</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_14</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>0.553</twRouteDel><twTotDel>1.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_5 (SLICE_X37Y37.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.000</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_5</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_5</twDest><twTotPathDel>1.328</twTotPathDel><twClkSkew dest = "2.103" src = "5.558">3.455</twClkSkew><twDelConst>2.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_5</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X36Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;7&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;5&gt;_rt</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_5</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>0.539</twRouteDel><twTotDel>1.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36 (RAMB16_X2Y22.DIA11), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_11</twSrc><twDest BELType="RAM">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_11</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X42Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina&lt;11&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y22.DIA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y22.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36 (RAMB16_X2Y22.DIA17), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_17</twSrc><twDest BELType="RAM">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_17</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X42Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina&lt;19&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_17</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y22.DIA17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y22.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36 (RAMB16_X2Y22.DIA14), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_14</twSrc><twDest BELType="RAM">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twDest><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_14</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X42Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina&lt;15&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina_14</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y22.DIA14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/Dina&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y22.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="131"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y66.CLKB" clockNet="clk_100mhz"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y80.CLKB" clockNet="clk_100mhz"/><twPinLimit anchorID="134" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y46.CLKB" clockNet="clk_100mhz"/></twPinLimitRpt></twConst><twConst anchorID="135" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;</twConstName><twItemCnt>22887</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2319</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>8.656</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ (SLICE_X53Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.164</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ</twDest><twTotPathDel>1.614</twTotPathDel><twClkSkew dest = "2.186" src = "2.519">0.333</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X56Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;19&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">clk_125mhz</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ (SLICE_X26Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.161</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ</twDest><twTotPathDel>1.512</twTotPathDel><twClkSkew dest = "2.178" src = "2.610">0.432</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_ra</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_ra</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;23&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>0.997</twRouteDel><twTotDel>1.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">clk_125mhz</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ (SLICE_X29Y78.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ</twDest><twTotPathDel>1.036</twTotPathDel><twClkSkew dest = "2.185" src = "2.603">0.418</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X29Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_pa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_pa</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;28&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">clk_125mhz</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X30Y70.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[16].U_DQ</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[16].U_DQ</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twSrcClk><twPathDel><twSite>SLICE_X31Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;16&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[16].U_DQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y70.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA&lt;16&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X36Y114.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y114.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X28Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.659" src = "0.598">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twSrcClk><twPathDel><twSite>SLICE_X28Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y111.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twBEL></twPathDel><twLogDel>0.225</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y40.CLKB" clockNet="clk_125mhz"/><twPinLimit anchorID="150" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/U_duram/U_RAMB16_S36_S36/CLKB" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/U_duram/U_RAMB16_S36_S36/CLKB" locationPin="RAMB16_X3Y24.CLKB" clockNet="UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div"/><twPinLimit anchorID="151" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y42.CLKB" clockNet="clk_125mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="152"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="9.540" actualRollup="25.220" errors="8" errorRollup="51" items="2971" itemsRollup="102662"/><twConstRollup name="TS_clk_manager_inst_dcm_inst_clkout1" fullName="TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="25.220" actualRollup="N/A" errors="49" errorRollup="0" items="79775" itemsRollup="0"/><twConstRollup name="TS_clk_manager_inst_dcm_inst_clkout0" fullName="TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="8.656" actualRollup="N/A" errors="2" errorRollup="0" items="22887" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="153">3</twUnmetConstCnt><twDataSheet anchorID="154" twNameLen="15"><twClk2SUList anchorID="155" twDestWidth="11"><twDest>GIGE_RX_CLK</twDest><twClk2SU><twSrc>GIGE_RX_CLK</twSrc><twRiseRise>7.644</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="156" twDestWidth="9"><twDest>sys_clk_N</twDest><twClk2SU><twSrc>sys_clk_N</twSrc><twRiseRise>10.386</twRiseRise><twRiseFall>4.646</twRiseFall><twFallFall>7.370</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clk_P</twSrc><twRiseRise>10.386</twRiseRise><twRiseFall>4.646</twRiseFall><twFallFall>7.370</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="157" twDestWidth="9"><twDest>sys_clk_P</twDest><twClk2SU><twSrc>sys_clk_N</twSrc><twRiseRise>10.386</twRiseRise><twRiseFall>4.646</twRiseFall><twFallFall>7.370</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clk_P</twSrc><twRiseRise>10.386</twRiseRise><twRiseFall>4.646</twRiseFall><twFallFall>7.370</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="158" twDestWidth="11"><twDest>sys_clk_ext</twDest><twClk2SU><twSrc>sys_clk_ext</twSrc><twRiseRise>9.085</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="159"><twErrCnt>59</twErrCnt><twScore>120827</twScore><twSetupScore>97853</twSetupScore><twHoldScore>22974</twHoldScore><twConstCov><twPathCnt>124761</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13984</twConnCnt></twConstCov><twStats anchorID="160"><twMinPer>25.220</twMinPer><twFootnote number="1" /><twMaxFreq>39.651</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 11 16:17:11 2016 </twTimestamp></twFoot><twClientInfo anchorID="161"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 635 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
