// Seed: 3708606847
module module_0 (
    output wand id_0,
    output tri  id_1
);
  assign id_0 = 1;
  integer id_3;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    input tri0 void id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    input wire id_11
);
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_13;
  id_14(
      1
  );
  wire id_15;
  logic [7:0] id_16;
  tri1 id_17, id_18;
  wire id_19;
  always id_17 = id_3;
  assign id_16[1] = 1'b0;
  xnor primCall (id_4, id_10, id_0, id_3, id_11, id_1, id_2, id_5, id_6, id_8, id_9);
endmodule
