{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615014352056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615014352059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  6 12:35:51 2021 " "Processing started: Sat Mar  6 12:35:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615014352059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014352059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014352060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615014352466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615014352466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file code/Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-structural " "Found design unit 1: ripple_carry_adder-structural" {  } { { "code/ripple_carry_adder.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387500 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "code/ripple_carry_adder.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mux_2_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/mux_2_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_bit-structural " "Found design unit 1: mux_2_bit-structural" {  } { { "code/mux_2_bit.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387501 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_bit " "Found entity 1: mux_2_bit" {  } { { "code/mux_2_bit.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/BCD_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/BCD_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_check-structural " "Found design unit 1: BCD_check-structural" {  } { { "code/BCD_check.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387501 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_check " "Found entity 1: BCD_check" {  } { { "code/BCD_check.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/decimal_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/decimal_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimal_adjust-structural " "Found design unit 1: decimal_adjust-structural" {  } { { "code/decimal_adjust.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387502 ""} { "Info" "ISGN_ENTITY_NAME" "1 decimal_adjust " "Found entity 1: decimal_adjust" {  } { { "code/decimal_adjust.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "code/Full_Adder.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "code/Full_Adder.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387503 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387503 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux code/4bit_mux.vhd " "Entity \"mux\" obtained from \"code/4bit_mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615014387504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/4bit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/4bit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-structural " "Found design unit 1: mux-structural" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387504 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/BCD_ADD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/BCD_ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_ADD-structural " "Found design unit 1: BCD_ADD-structural" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387505 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_ADD " "Found entity 1: BCD_ADD" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/DCR_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/DCR_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCR_A-struct " "Found design unit 1: DCR_A-struct" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387505 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCR_A " "Found entity 1: DCR_A" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-struct " "Found design unit 1: toplevel-struct" {  } { { "code/toplevel.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387506 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "code/toplevel.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014387506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014387506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615014387626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:add_instance " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:add_instance\"" {  } { { "code/DUT.vhdl" "add_instance" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_ADD toplevel:add_instance\|BCD_ADD:case_1 " "Elaborating entity \"BCD_ADD\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\"" {  } { { "code/toplevel.vhd" "case_1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_RCA BCD_ADD.vhd(36) " "Verilog HDL or VHDL warning at BCD_ADD.vhd(36): object \"carry_out_RCA\" assigned a value but never read" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615014387649 "|DUT|BCD_ADD:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_adjust toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1 " "Elaborating entity \"decimal_adjust\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\"" {  } { { "code/BCD_ADD.vhd" "DA_1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_check toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|BCD_check:BCD " "Elaborating entity \"BCD_check\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|BCD_check:BCD\"" {  } { { "code/decimal_adjust.vhd" "BCD" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1 " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\"" {  } { { "code/decimal_adjust.vhd" "F1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA " "Elaborating entity \"Full_Adder\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\"" {  } { { "code/ripple_carry_adder.vhd" "\\G_1:0:FA" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|HALF_ADDER:ha\"" {  } { { "code/Full_Adder.vhdl" "ha" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|AND_2:a1\"" {  } { { "code/Full_Adder.vhdl" "a1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|OR_2:o1\"" {  } { { "code/Full_Adder.vhdl" "o1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|ripple_carry_adder:F1\|Full_Adder:\\G_1:0:FA\|XOR_2:x1\"" {  } { { "code/Full_Adder.vhdl" "x1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_bit toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|mux_2_bit:MUX_last " "Elaborating entity \"mux_2_bit\" for hierarchy \"toplevel:add_instance\|BCD_ADD:case_1\|decimal_adjust:DA_1\|mux_2_bit:MUX_last\"" {  } { { "code/decimal_adjust.vhd" "MUX_last" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCR_A toplevel:add_instance\|DCR_A:case_2 " "Elaborating entity \"DCR_A\" for hierarchy \"toplevel:add_instance\|DCR_A:case_2\"" {  } { { "code/toplevel.vhd" "case_2" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_RCA DCR_A.vhd(24) " "Verilog HDL or VHDL warning at DCR_A.vhd(24): object \"carry_out_RCA\" assigned a value but never read" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615014387683 "|DUT|toplevel:add_instance|DCR_A:case_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux toplevel:add_instance\|mux:mux_1 " "Elaborating entity \"mux\" for hierarchy \"toplevel:add_instance\|mux:mux_1\"" {  } { { "code/toplevel.vhd" "mux_1" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014387693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[5\] GND " "Pin \"output_vector\[5\]\" is stuck at GND" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615014388305 "|DUT|output_vector[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615014388305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615014388499 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615014388499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615014388499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615014388499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615014388608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  6 12:36:28 2021 " "Processing ended: Sat Mar  6 12:36:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615014388608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615014388608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615014388608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014388608 ""}
