
---------- Begin Simulation Statistics ----------
final_tick                                14000990500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262996                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   433958                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.22                       # Real time elapsed on the host
host_tick_rate                              296518721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12418121                       # Number of instructions simulated
sim_ops                                      20490559                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014001                       # Number of seconds simulated
sim_ticks                                 14000990500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.800198                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872157                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2403                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003239                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5074378                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357118                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443297                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          204                       # TLB misses on write requests
system.cpu0.numCycles                        28001981                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927603                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     83                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2418121                       # Number of instructions committed
system.cpu1.committedOps                      3562628                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.580022                       # CPI: cycles per instruction
system.cpu1.discardedOps                       496487                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     468975                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        85148                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1676768                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6542                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23045885                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086356                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     576089                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          252                       # TLB misses on write requests
system.cpu1.numCycles                        28001894                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.06%      0.06% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1334098     37.45%     37.50% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     37.50% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.04%     37.54% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               249177      6.99%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.03%     44.57% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.57% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.04%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.05%     44.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.04%     44.70% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.70% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.70% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.71% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      1.19%     45.90% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                97930      2.75%     48.65% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           251259      7.05%     55.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1578063     44.29%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3562628                       # Class of committed instruction
system.cpu1.tickCycles                        4956009                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       231893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        464830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       464819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       929704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1617                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              17101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       215536                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16357                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215836                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17101                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       697765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       697765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 697765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28702144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28702144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28702144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            232937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  232937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              232937                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1413257000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1219802500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429393                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429393                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429393                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429393                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13857                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13857                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13857                       # number of overall misses
system.cpu0.icache.overall_misses::total        13857                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    313700500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    313700500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    313700500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    313700500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443250                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443250                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443250                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443250                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005672                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005672                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22638.413798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22638.413798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22638.413798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22638.413798                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13841                       # number of writebacks
system.cpu0.icache.writebacks::total            13841                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13857                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13857                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    299843500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    299843500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    299843500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    299843500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21638.413798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21638.413798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21638.413798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21638.413798                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13841                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13857                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13857                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    313700500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    313700500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22638.413798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22638.413798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13857                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13857                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    299843500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    299843500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21638.413798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21638.413798                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999032                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443250                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13857                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.318828                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999032                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559857                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559857                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861255                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861652                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861652                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233683                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233683                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4110640491                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4110640491                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4110640491                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4110640491                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087944                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087944                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095335                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095335                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18133.391964                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18133.391964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17590.669801                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17590.669801                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4583                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              108                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.435185                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61235                       # number of writebacks
system.cpu0.dcache.writebacks::total            61235                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9062                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3629453500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3629453500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3954010000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3954010000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16677.404458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16677.404458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17861.544021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17861.544021                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2420627500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2420627500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14830.186310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14830.186310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          596                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          596                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2228848000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2228848000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13705.276492                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13705.276492                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878223                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878223                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63466                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63466                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1690012991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1690012991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032686                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032686                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26628.635663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26628.635663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8466                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8466                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1400605500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1400605500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25465.554545                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25465.554545                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          397                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          397                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6994                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6994                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.946286                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.946286                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    324556500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    324556500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 86710.259150                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 86710.259150                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998948                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083022                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478981                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998948                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984050                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984050                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       564936                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          564936                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       564936                       # number of overall hits
system.cpu1.icache.overall_hits::total         564936                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11086                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11086                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11086                       # number of overall misses
system.cpu1.icache.overall_misses::total        11086                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378540500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378540500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378540500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378540500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       576022                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       576022                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       576022                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       576022                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019246                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019246                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019246                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019246                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34145.814541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34145.814541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34145.814541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34145.814541                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11070                       # number of writebacks
system.cpu1.icache.writebacks::total            11070                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11086                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11086                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    367454500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    367454500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    367454500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    367454500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019246                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019246                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019246                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019246                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33145.814541                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33145.814541                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33145.814541                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33145.814541                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11070                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       564936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         564936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11086                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11086                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378540500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378540500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       576022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       576022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019246                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019246                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34145.814541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34145.814541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    367454500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    367454500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019246                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33145.814541                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33145.814541                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             576022                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11086                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.959408                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4619262                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4619262                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1711697                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1711697                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1711697                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1711697                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       344435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        344435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       344435                       # number of overall misses
system.cpu1.dcache.overall_misses::total       344435                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23208032500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23208032500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23208032500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23208032500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2056132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2056132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2056132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2056132                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167516                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167516                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67380.006387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67380.006387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67380.006387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67380.006387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       211733                       # number of writebacks
system.cpu1.dcache.writebacks::total           211733                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       125863                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125863                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       125863                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125863                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       218572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       218572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       218572                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       218572                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18374869500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18374869500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18374869500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18374869500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106303                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106303                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106303                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106303                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84067.810607                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84067.810607                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84067.810607                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84067.810607                       # average overall mshr miss latency
system.cpu1.dcache.replacements                218554                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       374018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         374018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    485966000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    485966000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       383393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       383393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.024453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 51836.373333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51836.373333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    459391000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    459391000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 50800.729846                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50800.729846                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1337679                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1337679                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       335060                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       335060                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  22722066500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  22722066500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1672739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1672739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200306                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200306                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67814.918224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67814.918224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       125531                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       125531                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       209529                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       209529                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  17915478500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  17915478500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85503.574684                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85503.574684                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999059                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1930267                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           218570                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.831345                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999059                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16667626                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16667626                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                5429                       # number of demand (read+write) hits
system.l2.demand_hits::total                   231948                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12038                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206537                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7944                       # number of overall hits
system.l2.overall_hits::.cpu1.data               5429                       # number of overall hits
system.l2.overall_hits::total                  231948                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            213143                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232937                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1819                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14833                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3142                       # number of overall misses
system.l2.overall_misses::.cpu1.data           213143                       # number of overall misses
system.l2.overall_misses::total                232937                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    148087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1302579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    260573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  17986670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19697909500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    148087000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1302579000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    260573500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  17986670000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19697909500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          218572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               464885                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         218572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              464885                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.283421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.975162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.501064                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.283421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.975162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.501064                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81411.214953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87816.288006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82932.367919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84387.805370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84563.248861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81411.214953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87816.288006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82932.367919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84387.805370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84563.248861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              215536                       # number of writebacks
system.l2.writebacks::total                    215536                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       213143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            232937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       213143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           232937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    129897000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1154249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    229153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  15855260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17368559500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    129897000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1154249000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    229153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  15855260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17368559500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.283421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.975162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.501064                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.283421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.975162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.501064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71411.214953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77816.288006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72932.367919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74387.899204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74563.334721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71411.214953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77816.288006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72932.367919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74387.899204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74563.334721                       # average overall mshr miss latency
system.l2.replacements                         232590                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       272968                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           272968                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       272968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       272968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24911                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24911                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          920                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           920                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48693                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         208399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              215836                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    671721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17587392000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18259113500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       209529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.994607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90321.567836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84392.880964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84597.164050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       208399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         215836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    597351500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  15503422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16100773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.994607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80321.567836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74392.976934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74597.256713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    148087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    260573500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    408660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.283421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.198893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81411.214953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82932.367919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82374.622052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    129897000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    229153500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    359050500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.283421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.198893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71411.214953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72932.367919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72374.622052                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            163273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    630857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    399278000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1030135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.524605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85297.120065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84164.839798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84854.654036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    556897500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    351838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    908735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.524605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75297.120065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74164.839798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74854.654036                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.758794                       # Cycle average of tags in use
system.l2.tags.total_refs                      928781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    233614                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.975708                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.326838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       91.926837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      784.576370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.868401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      125.060348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.766188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.122129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997811                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7671238                       # Number of tag accesses
system.l2.tags.data_accesses                  7671238                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        949312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        201088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13641152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14907968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       201088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        317504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13794304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13794304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         213143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       215536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215536                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8314840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         67803203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14362412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        974299068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1064779524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8314840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14362412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22677253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      985237723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            985237723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      985237723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8314840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        67803203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14362412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       974299068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2050017247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    215356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    212791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184120750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              654502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     215536                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   215536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   180                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3415474000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1162790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7775936500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14686.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33436.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   210456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               215536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    755.057373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   553.616912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.065797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4195     11.05%     11.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3956     10.42%     21.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1236      3.26%     24.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1005      2.65%     27.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1398      3.68%     31.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          738      1.94%     33.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          747      1.97%     34.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          794      2.09%     37.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23893     62.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37962                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.323078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.558880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.329950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13306     99.12%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            52      0.39%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.338170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13192     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      0.45%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               79      0.59%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.41%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.24%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14883712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13780928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14907968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13794304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1063.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       984.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1064.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    985.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14000946000                       # Total gap between requests
system.mem_ctrls.avgGap                      31219.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       116416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       947584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       201088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13618624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13780928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8314840.296477596276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67679783.083918243647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14362412.430749095976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 972690039.322575092316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 984282362.022886872292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       213143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       215536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55284000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    543089000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    100052000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7077511500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 349325951000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30392.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36613.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31843.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33205.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1620731.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            129298260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             68723655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           821685480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          561792060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5053123530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1121118720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8860864425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.874112                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2847340500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10686170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            141771840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75342135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           838778640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          562214880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5174821950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1018635840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8916688005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.861228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2580828500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10952682000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       488504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24911                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          183994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24943                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       655696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1394587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18086720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27539392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48816768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          232590                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13794304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           697475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002320                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 695857     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1618      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             697475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          762731000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         328694318                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16683890                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332077454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20789991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14000990500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
