Simulator report for arinc_429_rx
Wed Feb 05 00:22:43 2014
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 873 nodes    ;
; Simulation Coverage         ;       1.84 % ;
; Total Number of Transitions ; 66           ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C25F324C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
; Simulator PVT Timing Model Type                                                            ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------------------+
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       1.84 % ;
; Total nodes checked                                 ; 873          ;
; Total output ports checked                          ; 869          ;
; Total output ports with complete 1/0-value coverage ; 16           ;
; Total output ports with no 1/0-value coverage       ; 850          ;
; Total output ports with no 1-value coverage         ; 850          ;
; Total output ports with no 0-value coverage         ; 853          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                        ;
+--------------------------------+--------------------------------+------------------+
; Node Name                      ; Output Port Name               ; Output Port Type ;
+--------------------------------+--------------------------------+------------------+
; |arinc_429_rx|sts_data[5]      ; |arinc_429_rx|sts_data[5]      ; q                ;
; |arinc_429_rx|rd_data_0~338    ; |arinc_429_rx|rd_data_0~338    ; combout          ;
; |arinc_429_rx|sts_data[6]      ; |arinc_429_rx|sts_data[6]      ; q                ;
; |arinc_429_rx|rd_data_0~339    ; |arinc_429_rx|rd_data_0~339    ; combout          ;
; |arinc_429_rx|sts_trg          ; |arinc_429_rx|sts_trg          ; q                ;
; |arinc_429_rx|sts_data~253     ; |arinc_429_rx|sts_data~253     ; combout          ;
; |arinc_429_rx|sts_data~254     ; |arinc_429_rx|sts_data~254     ; combout          ;
; |arinc_429_rx|process0~20      ; |arinc_429_rx|process0~20      ; combout          ;
; |arinc_429_rx|sts_trg_dff      ; |arinc_429_rx|sts_trg_dff      ; q                ;
; |arinc_429_rx|process6~11      ; |arinc_429_rx|process6~11      ; combout          ;
; |arinc_429_rx|clk~input        ; |arinc_429_rx|clk~input        ; o                ;
; |arinc_429_rx|clk              ; |arinc_429_rx|clk              ; padout           ;
; |arinc_429_rx|rd_data_0[5]     ; |arinc_429_rx|rd_data_0[5]     ; pin_out          ;
; |arinc_429_rx|rd_data_0[6]     ; |arinc_429_rx|rd_data_0[6]     ; pin_out          ;
; |arinc_429_rx|rd_adr[23]       ; |arinc_429_rx|rd_adr[23]       ; out              ;
; |arinc_429_rx|clk~inputclkctrl ; |arinc_429_rx|clk~inputclkctrl ; outclk           ;
+--------------------------------+--------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                                      ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[0]                 ; portbdataout0    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[1]                 ; portbdataout1    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[2]                 ; portbdataout2    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[3]                 ; portbdataout3    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[4]                 ; portbdataout4    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[5]                 ; portbdataout5    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[6]                 ; portbdataout6    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[7]                 ; portbdataout7    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[8]                 ; portbdataout8    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[9]                 ; portbdataout9    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[10]                ; portbdataout10   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[11]                ; portbdataout11   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[12]                ; portbdataout12   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[13]                ; portbdataout13   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[14]                ; portbdataout14   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[15]                ; portbdataout15   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[16]                ; portbdataout16   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[17]                ; portbdataout17   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[18]                ; portbdataout18   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[19]                ; portbdataout19   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[20]                ; portbdataout20   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[21]                ; portbdataout21   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[22]                ; portbdataout22   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[23]                ; portbdataout23   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[24]                ; portbdataout24   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[25]                ; portbdataout25   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[26]                ; portbdataout26   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[27]                ; portbdataout27   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[28]                ; portbdataout28   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[29]                ; portbdataout29   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[30]                ; portbdataout30   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[31]                ; portbdataout31   ;
; |arinc_429_rx|bit_cntr_count[0]                                                                                                  ; |arinc_429_rx|bit_cntr_count[0]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[1]                                                                                                  ; |arinc_429_rx|bit_cntr_count[1]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[2]                                                                                                  ; |arinc_429_rx|bit_cntr_count[2]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[3]                                                                                                  ; |arinc_429_rx|bit_cntr_count[3]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[4]                                                                                                  ; |arinc_429_rx|bit_cntr_count[4]                                                                                                       ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[0]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[0]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[0] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[0]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[1] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[1]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7]      ; q                ;
; |arinc_429_rx|bit_cntr_count[0]~57                                                                                               ; |arinc_429_rx|bit_cntr_count[0]~57                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[0]~57                                                                                               ; |arinc_429_rx|bit_cntr_count[0]~67                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[1]~58                                                                                               ; |arinc_429_rx|bit_cntr_count[1]~58                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[1]~58                                                                                               ; |arinc_429_rx|bit_cntr_count[1]~69                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[2]~59                                                                                               ; |arinc_429_rx|bit_cntr_count[2]~59                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[2]~59                                                                                               ; |arinc_429_rx|bit_cntr_count[2]~70                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[3]~60                                                                                               ; |arinc_429_rx|bit_cntr_count[3]~60                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[3]~60                                                                                               ; |arinc_429_rx|bit_cntr_count[3]~71                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[4]~61                                                                                               ; |arinc_429_rx|bit_cntr_count[4]~61                                                                                                    ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita7 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita7      ; combout          ;
; |arinc_429_rx|Add0~192                                                                                                           ; |arinc_429_rx|Add0~192                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~192                                                                                                           ; |arinc_429_rx|Add0~193                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~194                                                                                                           ; |arinc_429_rx|Add0~194                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~194                                                                                                           ; |arinc_429_rx|Add0~195                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~196                                                                                                           ; |arinc_429_rx|Add0~196                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~196                                                                                                           ; |arinc_429_rx|Add0~197                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~198                                                                                                           ; |arinc_429_rx|Add0~198                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~198                                                                                                           ; |arinc_429_rx|Add0~199                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~200                                                                                                           ; |arinc_429_rx|Add0~200                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~200                                                                                                           ; |arinc_429_rx|Add0~201                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~202                                                                                                           ; |arinc_429_rx|Add0~202                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~202                                                                                                           ; |arinc_429_rx|Add0~203                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~204                                                                                                           ; |arinc_429_rx|Add0~204                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~204                                                                                                           ; |arinc_429_rx|Add0~205                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~206                                                                                                           ; |arinc_429_rx|Add0~206                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~206                                                                                                           ; |arinc_429_rx|Add0~207                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~208                                                                                                           ; |arinc_429_rx|Add0~208                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~208                                                                                                           ; |arinc_429_rx|Add0~209                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~210                                                                                                           ; |arinc_429_rx|Add0~210                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~210                                                                                                           ; |arinc_429_rx|Add0~211                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~212                                                                                                           ; |arinc_429_rx|Add0~212                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~212                                                                                                           ; |arinc_429_rx|Add0~213                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~214                                                                                                           ; |arinc_429_rx|Add0~214                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~214                                                                                                           ; |arinc_429_rx|Add0~215                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~216                                                                                                           ; |arinc_429_rx|Add0~216                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~216                                                                                                           ; |arinc_429_rx|Add0~217                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~218                                                                                                           ; |arinc_429_rx|Add0~218                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~218                                                                                                           ; |arinc_429_rx|Add0~219                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~220                                                                                                           ; |arinc_429_rx|Add0~220                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~220                                                                                                           ; |arinc_429_rx|Add0~221                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~222                                                                                                           ; |arinc_429_rx|Add0~222                                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[7]                                                                                               ; |arinc_429_rx|period_cntr_count[7]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[6]                                                                                               ; |arinc_429_rx|period_cntr_count[6]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[10]                                                                                              ; |arinc_429_rx|period_cntr_count[10]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[5]                                                                                               ; |arinc_429_rx|period_cntr_count[5]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[4]                                                                                               ; |arinc_429_rx|period_cntr_count[4]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[3]                                                                                               ; |arinc_429_rx|period_cntr_count[3]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[2]                                                                                               ; |arinc_429_rx|period_cntr_count[2]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[0]                                                                                               ; |arinc_429_rx|period_cntr_count[0]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[1]                                                                                               ; |arinc_429_rx|period_cntr_count[1]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[11]                                                                                              ; |arinc_429_rx|period_cntr_count[11]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[9]                                                                                               ; |arinc_429_rx|period_cntr_count[9]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[8]                                                                                               ; |arinc_429_rx|period_cntr_count[8]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[12]                                                                                              ; |arinc_429_rx|period_cntr_count[12]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[13]                                                                                              ; |arinc_429_rx|period_cntr_count[13]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[14]                                                                                              ; |arinc_429_rx|period_cntr_count[14]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[15]                                                                                              ; |arinc_429_rx|period_cntr_count[15]                                                                                                   ; q                ;
; |arinc_429_rx|input_clk_count[14]                                                                                                ; |arinc_429_rx|input_clk_count[14]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[15]                                                                                                ; |arinc_429_rx|input_clk_count[15]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[6]                                                                                                 ; |arinc_429_rx|input_clk_count[6]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[5]                                                                                                 ; |arinc_429_rx|input_clk_count[5]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[4]                                                                                                 ; |arinc_429_rx|input_clk_count[4]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[3]                                                                                                 ; |arinc_429_rx|input_clk_count[3]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[2]                                                                                                 ; |arinc_429_rx|input_clk_count[2]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[0]                                                                                                 ; |arinc_429_rx|input_clk_count[0]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[1]                                                                                                 ; |arinc_429_rx|input_clk_count[1]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[7]                                                                                                 ; |arinc_429_rx|input_clk_count[7]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[12]                                                                                                ; |arinc_429_rx|input_clk_count[12]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[8]                                                                                                 ; |arinc_429_rx|input_clk_count[8]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[9]                                                                                                 ; |arinc_429_rx|input_clk_count[9]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[10]                                                                                                ; |arinc_429_rx|input_clk_count[10]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[11]                                                                                                ; |arinc_429_rx|input_clk_count[11]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[13]                                                                                                ; |arinc_429_rx|input_clk_count[13]                                                                                                     ; q                ;
; |arinc_429_rx|Add1~192                                                                                                           ; |arinc_429_rx|Add1~192                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~192                                                                                                           ; |arinc_429_rx|Add1~193                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~194                                                                                                           ; |arinc_429_rx|Add1~194                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~194                                                                                                           ; |arinc_429_rx|Add1~195                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~196                                                                                                           ; |arinc_429_rx|Add1~196                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~196                                                                                                           ; |arinc_429_rx|Add1~197                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~198                                                                                                           ; |arinc_429_rx|Add1~198                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~198                                                                                                           ; |arinc_429_rx|Add1~199                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~200                                                                                                           ; |arinc_429_rx|Add1~200                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~200                                                                                                           ; |arinc_429_rx|Add1~201                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~202                                                                                                           ; |arinc_429_rx|Add1~202                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~202                                                                                                           ; |arinc_429_rx|Add1~203                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~204                                                                                                           ; |arinc_429_rx|Add1~204                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~204                                                                                                           ; |arinc_429_rx|Add1~205                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~206                                                                                                           ; |arinc_429_rx|Add1~206                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~206                                                                                                           ; |arinc_429_rx|Add1~207                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~208                                                                                                           ; |arinc_429_rx|Add1~208                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~208                                                                                                           ; |arinc_429_rx|Add1~209                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~210                                                                                                           ; |arinc_429_rx|Add1~210                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~210                                                                                                           ; |arinc_429_rx|Add1~211                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~212                                                                                                           ; |arinc_429_rx|Add1~212                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~212                                                                                                           ; |arinc_429_rx|Add1~213                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~214                                                                                                           ; |arinc_429_rx|Add1~214                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~214                                                                                                           ; |arinc_429_rx|Add1~215                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~216                                                                                                           ; |arinc_429_rx|Add1~216                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~216                                                                                                           ; |arinc_429_rx|Add1~217                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~218                                                                                                           ; |arinc_429_rx|Add1~218                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~218                                                                                                           ; |arinc_429_rx|Add1~219                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~220                                                                                                           ; |arinc_429_rx|Add1~220                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~220                                                                                                           ; |arinc_429_rx|Add1~221                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~222                                                                                                           ; |arinc_429_rx|Add1~222                                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[0]~165                                                                                           ; |arinc_429_rx|period_cntr_count[0]~165                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[0]~165                                                                                           ; |arinc_429_rx|period_cntr_count[0]~410                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[1]~166                                                                                           ; |arinc_429_rx|period_cntr_count[1]~166                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[1]~166                                                                                           ; |arinc_429_rx|period_cntr_count[1]~411                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[2]~163                                                                                           ; |arinc_429_rx|period_cntr_count[2]~163                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[2]~163                                                                                           ; |arinc_429_rx|period_cntr_count[2]~412                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[3]~164                                                                                           ; |arinc_429_rx|period_cntr_count[3]~164                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[3]~164                                                                                           ; |arinc_429_rx|period_cntr_count[3]~413                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[4]~162                                                                                           ; |arinc_429_rx|period_cntr_count[4]~162                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[4]~162                                                                                           ; |arinc_429_rx|period_cntr_count[4]~414                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[5]~161                                                                                           ; |arinc_429_rx|period_cntr_count[5]~161                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[5]~161                                                                                           ; |arinc_429_rx|period_cntr_count[5]~415                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[6]~159                                                                                           ; |arinc_429_rx|period_cntr_count[6]~159                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[6]~159                                                                                           ; |arinc_429_rx|period_cntr_count[6]~416                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[7]~160                                                                                           ; |arinc_429_rx|period_cntr_count[7]~160                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[7]~160                                                                                           ; |arinc_429_rx|period_cntr_count[7]~417                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[8]~158                                                                                           ; |arinc_429_rx|period_cntr_count[8]~158                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[8]~158                                                                                           ; |arinc_429_rx|period_cntr_count[8]~419                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[9]~151                                                                                           ; |arinc_429_rx|period_cntr_count[9]~151                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[9]~151                                                                                           ; |arinc_429_rx|period_cntr_count[9]~420                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[10]~152                                                                                          ; |arinc_429_rx|period_cntr_count[10]~152                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[10]~152                                                                                          ; |arinc_429_rx|period_cntr_count[10]~421                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[11]~153                                                                                          ; |arinc_429_rx|period_cntr_count[11]~153                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[11]~153                                                                                          ; |arinc_429_rx|period_cntr_count[11]~422                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[12]~154                                                                                          ; |arinc_429_rx|period_cntr_count[12]~154                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[12]~154                                                                                          ; |arinc_429_rx|period_cntr_count[12]~423                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[13]~155                                                                                          ; |arinc_429_rx|period_cntr_count[13]~155                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[13]~155                                                                                          ; |arinc_429_rx|period_cntr_count[13]~424                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[14]~156                                                                                          ; |arinc_429_rx|period_cntr_count[14]~156                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[14]~156                                                                                          ; |arinc_429_rx|period_cntr_count[14]~425                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[15]~157                                                                                          ; |arinc_429_rx|period_cntr_count[15]~157                                                                                               ; combout          ;
; |arinc_429_rx|input_clk_count[0]~144                                                                                             ; |arinc_429_rx|input_clk_count[0]~144                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[0]~144                                                                                             ; |arinc_429_rx|input_clk_count[0]~179                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[1]~145                                                                                             ; |arinc_429_rx|input_clk_count[1]~145                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[1]~145                                                                                             ; |arinc_429_rx|input_clk_count[1]~180                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[2]~143                                                                                             ; |arinc_429_rx|input_clk_count[2]~143                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[2]~143                                                                                             ; |arinc_429_rx|input_clk_count[2]~181                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[3]~141                                                                                             ; |arinc_429_rx|input_clk_count[3]~141                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[3]~141                                                                                             ; |arinc_429_rx|input_clk_count[3]~182                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[4]~142                                                                                             ; |arinc_429_rx|input_clk_count[4]~142                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[4]~142                                                                                             ; |arinc_429_rx|input_clk_count[4]~183                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[5]~140                                                                                             ; |arinc_429_rx|input_clk_count[5]~140                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[5]~140                                                                                             ; |arinc_429_rx|input_clk_count[5]~184                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[6]~139                                                                                             ; |arinc_429_rx|input_clk_count[6]~139                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[6]~139                                                                                             ; |arinc_429_rx|input_clk_count[6]~185                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[7]~133                                                                                             ; |arinc_429_rx|input_clk_count[7]~133                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[7]~133                                                                                             ; |arinc_429_rx|input_clk_count[7]~186                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[8]~134                                                                                             ; |arinc_429_rx|input_clk_count[8]~134                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[8]~134                                                                                             ; |arinc_429_rx|input_clk_count[8]~187                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[9]~135                                                                                             ; |arinc_429_rx|input_clk_count[9]~135                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[9]~135                                                                                             ; |arinc_429_rx|input_clk_count[9]~188                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[10]~136                                                                                            ; |arinc_429_rx|input_clk_count[10]~136                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[10]~136                                                                                            ; |arinc_429_rx|input_clk_count[10]~189                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[11]~137                                                                                            ; |arinc_429_rx|input_clk_count[11]~137                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[11]~137                                                                                            ; |arinc_429_rx|input_clk_count[11]~190                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[12]~138                                                                                            ; |arinc_429_rx|input_clk_count[12]~138                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[12]~138                                                                                            ; |arinc_429_rx|input_clk_count[12]~191                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[13]~130                                                                                            ; |arinc_429_rx|input_clk_count[13]~130                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[13]~130                                                                                            ; |arinc_429_rx|input_clk_count[13]~192                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[14]~131                                                                                            ; |arinc_429_rx|input_clk_count[14]~131                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[14]~131                                                                                            ; |arinc_429_rx|input_clk_count[14]~193                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[15]~132                                                                                            ; |arinc_429_rx|input_clk_count[15]~132                                                                                                 ; combout          ;
; |arinc_429_rx|sts_data[0]                                                                                                        ; |arinc_429_rx|sts_data[0]                                                                                                             ; q                ;
; |arinc_429_rx|rx_data_trg_dff                                                                                                    ; |arinc_429_rx|rx_data_trg_dff                                                                                                         ; q                ;
; |arinc_429_rx|rd_data_0~333                                                                                                      ; |arinc_429_rx|rd_data_0~333                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[1]                                                                                                        ; |arinc_429_rx|sts_data[1]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~334                                                                                                      ; |arinc_429_rx|rd_data_0~334                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[2]                                                                                                        ; |arinc_429_rx|sts_data[2]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~335                                                                                                      ; |arinc_429_rx|rd_data_0~335                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~336                                                                                                      ; |arinc_429_rx|rd_data_0~336                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[4]                                                                                                        ; |arinc_429_rx|sts_data[4]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~337                                                                                                      ; |arinc_429_rx|rd_data_0~337                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~340                                                                                                      ; |arinc_429_rx|rd_data_0~340                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[8]                                                                                                        ; |arinc_429_rx|sts_data[8]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~341                                                                                                      ; |arinc_429_rx|rd_data_0~341                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[9]                                                                                                        ; |arinc_429_rx|sts_data[9]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~342                                                                                                      ; |arinc_429_rx|rd_data_0~342                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[10]                                                                                                       ; |arinc_429_rx|sts_data[10]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~343                                                                                                      ; |arinc_429_rx|rd_data_0~343                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[11]                                                                                                       ; |arinc_429_rx|sts_data[11]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~344                                                                                                      ; |arinc_429_rx|rd_data_0~344                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[12]                                                                                                       ; |arinc_429_rx|sts_data[12]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~345                                                                                                      ; |arinc_429_rx|rd_data_0~345                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[13]                                                                                                       ; |arinc_429_rx|sts_data[13]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~346                                                                                                      ; |arinc_429_rx|rd_data_0~346                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[14]                                                                                                       ; |arinc_429_rx|sts_data[14]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~347                                                                                                      ; |arinc_429_rx|rd_data_0~347                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[15]                                                                                                       ; |arinc_429_rx|sts_data[15]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~348                                                                                                      ; |arinc_429_rx|rd_data_0~348                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[16]                                                                                                       ; |arinc_429_rx|sts_data[16]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~349                                                                                                      ; |arinc_429_rx|rd_data_0~349                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[17]                                                                                                       ; |arinc_429_rx|sts_data[17]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~350                                                                                                      ; |arinc_429_rx|rd_data_0~350                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[18]                                                                                                       ; |arinc_429_rx|sts_data[18]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~351                                                                                                      ; |arinc_429_rx|rd_data_0~351                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[19]                                                                                                       ; |arinc_429_rx|sts_data[19]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~352                                                                                                      ; |arinc_429_rx|rd_data_0~352                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[20]                                                                                                       ; |arinc_429_rx|sts_data[20]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~353                                                                                                      ; |arinc_429_rx|rd_data_0~353                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~354                                                                                                      ; |arinc_429_rx|rd_data_0~354                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~355                                                                                                      ; |arinc_429_rx|rd_data_0~355                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~356                                                                                                      ; |arinc_429_rx|rd_data_0~356                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~357                                                                                                      ; |arinc_429_rx|rd_data_0~357                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~358                                                                                                      ; |arinc_429_rx|rd_data_0~358                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~359                                                                                                      ; |arinc_429_rx|rd_data_0~359                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~360                                                                                                      ; |arinc_429_rx|rd_data_0~360                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~361                                                                                                      ; |arinc_429_rx|rd_data_0~361                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~362                                                                                                      ; |arinc_429_rx|rd_data_0~362                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~363                                                                                                      ; |arinc_429_rx|rd_data_0~363                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~364                                                                                                      ; |arinc_429_rx|rd_data_0~364                                                                                                           ; combout          ;
; |arinc_429_rx|data_strob_trg                                                                                                     ; |arinc_429_rx|data_strob_trg                                                                                                          ; q                ;
; |arinc_429_rx|rd_req_fifo~48                                                                                                     ; |arinc_429_rx|rd_req_fifo~48                                                                                                          ; combout          ;
; |arinc_429_rx|rd_req_fifo~49                                                                                                     ; |arinc_429_rx|rd_req_fifo~49                                                                                                          ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff                                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff                                       ; q                ;
; |arinc_429_rx|A429_ctrl_ff[5]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[5]                                                                                                         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_wreq~21                             ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_wreq~21                                  ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff                                 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff                                      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_rreq~22                             ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_rreq~22                                  ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_1_dff                            ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_1_dff                                 ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_2_dff                            ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_2_dff                                 ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~159                      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~159                           ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~160                      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~160                           ; combout          ;
; |arinc_429_rx|data_trg                                                                                                           ; |arinc_429_rx|data_trg                                                                                                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb                                ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb                                     ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[0]~1413                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[0]~1413                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[1]~1414                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[1]~1414                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[2]~1415                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[2]~1415                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[3]~1416                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[3]~1416                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[4]~1417                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[4]~1417                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[5]~1418                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[5]~1418                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[6]~1419                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[6]~1419                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[7]~1420                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[7]~1420                       ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[0]                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~249                                                                                                       ; |arinc_429_rx|sts_data~249                                                                                                            ; combout          ;
; |arinc_429_rx|rx_data_trg                                                                                                        ; |arinc_429_rx|rx_data_trg                                                                                                             ; q                ;
; |arinc_429_rx|in_data_shift[0]                                                                                                   ; |arinc_429_rx|in_data_shift[0]                                                                                                        ; q                ;
; |arinc_429_rx|A429_ctrl_ff[1]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[1]                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~250                                                                                                       ; |arinc_429_rx|sts_data~250                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[1]                                                                                                   ; |arinc_429_rx|in_data_shift[1]                                                                                                        ; q                ;
; |arinc_429_rx|A429_ctrl_ff[2]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[2]                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~251                                                                                                       ; |arinc_429_rx|sts_data~251                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[2]                                                                                                   ; |arinc_429_rx|in_data_shift[2]                                                                                                        ; q                ;
; |arinc_429_rx|in_data_shift[3]                                                                                                   ; |arinc_429_rx|in_data_shift[3]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~252                                                                                                       ; |arinc_429_rx|sts_data~252                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[4]                                                                                                   ; |arinc_429_rx|in_data_shift[4]                                                                                                        ; q                ;
; |arinc_429_rx|real_speed_grade[0]                                                                                                ; |arinc_429_rx|real_speed_grade[0]                                                                                                     ; q                ;
; |arinc_429_rx|in_data_shift[5]                                                                                                   ; |arinc_429_rx|in_data_shift[5]                                                                                                        ; q                ;
; |arinc_429_rx|real_speed_grade[1]                                                                                                ; |arinc_429_rx|real_speed_grade[1]                                                                                                     ; q                ;
; |arinc_429_rx|in_data_shift[6]                                                                                                   ; |arinc_429_rx|in_data_shift[6]                                                                                                        ; q                ;
; |arinc_429_rx|in_data_shift[7]                                                                                                   ; |arinc_429_rx|in_data_shift[7]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~255                                                                                                       ; |arinc_429_rx|sts_data~255                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[8]                                                                                                   ; |arinc_429_rx|in_data_shift[8]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~256                                                                                                       ; |arinc_429_rx|sts_data~256                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[9]                                                                                                   ; |arinc_429_rx|in_data_shift[9]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~257                                                                                                       ; |arinc_429_rx|sts_data~257                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[10]                                                                                                  ; |arinc_429_rx|in_data_shift[10]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~258                                                                                                       ; |arinc_429_rx|sts_data~258                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[11]                                                                                                  ; |arinc_429_rx|in_data_shift[11]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~259                                                                                                       ; |arinc_429_rx|sts_data~259                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[12]                                                                                                  ; |arinc_429_rx|in_data_shift[12]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~260                                                                                                       ; |arinc_429_rx|sts_data~260                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[13]                                                                                                  ; |arinc_429_rx|in_data_shift[13]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~261                                                                                                       ; |arinc_429_rx|sts_data~261                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[14]                                                                                                  ; |arinc_429_rx|in_data_shift[14]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~262                                                                                                       ; |arinc_429_rx|sts_data~262                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[15]                                                                                                  ; |arinc_429_rx|in_data_shift[15]                                                                                                       ; q                ;
; |arinc_429_rx|rd_fifo_full_trg                                                                                                   ; |arinc_429_rx|rd_fifo_full_trg                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~263                                                                                                       ; |arinc_429_rx|sts_data~263                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[16]                                                                                                  ; |arinc_429_rx|in_data_shift[16]                                                                                                       ; q                ;
; |arinc_429_rx|parity_fail_trg                                                                                                    ; |arinc_429_rx|parity_fail_trg                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~264                                                                                                       ; |arinc_429_rx|sts_data~264                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[17]                                                                                                  ; |arinc_429_rx|in_data_shift[17]                                                                                                       ; q                ;
; |arinc_429_rx|pause_detect_error_more_trg                                                                                        ; |arinc_429_rx|pause_detect_error_more_trg                                                                                             ; q                ;
; |arinc_429_rx|sts_data~265                                                                                                       ; |arinc_429_rx|sts_data~265                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[18]                                                                                                  ; |arinc_429_rx|in_data_shift[18]                                                                                                       ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg                                                                                        ; |arinc_429_rx|pause_detect_error_less_trg                                                                                             ; q                ;
; |arinc_429_rx|sts_data~266                                                                                                       ; |arinc_429_rx|sts_data~266                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[19]                                                                                                  ; |arinc_429_rx|in_data_shift[19]                                                                                                       ; q                ;
; |arinc_429_rx|inp_dt_synch_fail_trg                                                                                              ; |arinc_429_rx|inp_dt_synch_fail_trg                                                                                                   ; q                ;
; |arinc_429_rx|sts_data~267                                                                                                       ; |arinc_429_rx|sts_data~267                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[20]                                                                                                  ; |arinc_429_rx|in_data_shift[20]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[21]                                                                                                  ; |arinc_429_rx|in_data_shift[21]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[22]                                                                                                  ; |arinc_429_rx|in_data_shift[22]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[23]                                                                                                  ; |arinc_429_rx|in_data_shift[23]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[24]                                                                                                  ; |arinc_429_rx|in_data_shift[24]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[25]                                                                                                  ; |arinc_429_rx|in_data_shift[25]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[26]                                                                                                  ; |arinc_429_rx|in_data_shift[26]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[27]                                                                                                  ; |arinc_429_rx|in_data_shift[27]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[28]                                                                                                  ; |arinc_429_rx|in_data_shift[28]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[29]                                                                                                  ; |arinc_429_rx|in_data_shift[29]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[30]                                                                                                  ; |arinc_429_rx|in_data_shift[30]                                                                                                       ; q                ;
; |arinc_429_rx|input_clk_trg                                                                                                      ; |arinc_429_rx|input_clk_trg                                                                                                           ; q                ;
; |arinc_429_rx|clk_div_count_0[7]                                                                                                 ; |arinc_429_rx|clk_div_count_0[7]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[14]                                                                                                ; |arinc_429_rx|clk_div_count_0[14]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[13]                                                                                                ; |arinc_429_rx|clk_div_count_0[13]                                                                                                     ; q                ;
; |arinc_429_rx|process6~193                                                                                                       ; |arinc_429_rx|process6~193                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_0[0]                                                                                                 ; |arinc_429_rx|clk_div_count_0[0]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[6]                                                                                                 ; |arinc_429_rx|clk_div_count_0[6]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[11]                                                                                                ; |arinc_429_rx|clk_div_count_0[11]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[15]                                                                                                ; |arinc_429_rx|clk_div_count_0[15]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[12]                                                                                                ; |arinc_429_rx|clk_div_count_0[12]                                                                                                     ; q                ;
; |arinc_429_rx|process8~433                                                                                                       ; |arinc_429_rx|process8~433                                                                                                            ; combout          ;
; |arinc_429_rx|process8~434                                                                                                       ; |arinc_429_rx|process8~434                                                                                                            ; combout          ;
; |arinc_429_rx|process8~435                                                                                                       ; |arinc_429_rx|process8~435                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_0[3]                                                                                                 ; |arinc_429_rx|clk_div_count_0[3]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[10]                                                                                                ; |arinc_429_rx|clk_div_count_0[10]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[5]                                                                                                 ; |arinc_429_rx|clk_div_count_0[5]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[4]                                                                                                 ; |arinc_429_rx|clk_div_count_0[4]                                                                                                      ; q                ;
; |arinc_429_rx|pause_detect_strob~252                                                                                             ; |arinc_429_rx|pause_detect_strob~252                                                                                                  ; combout          ;
; |arinc_429_rx|clk_div_count_0[8]                                                                                                 ; |arinc_429_rx|clk_div_count_0[8]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[1]                                                                                                 ; |arinc_429_rx|clk_div_count_0[1]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[9]                                                                                                 ; |arinc_429_rx|clk_div_count_0[9]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[2]                                                                                                 ; |arinc_429_rx|clk_div_count_0[2]                                                                                                      ; q                ;
; |arinc_429_rx|process8~436                                                                                                       ; |arinc_429_rx|process8~436                                                                                                            ; combout          ;
; |arinc_429_rx|process8~437                                                                                                       ; |arinc_429_rx|process8~437                                                                                                            ; combout          ;
; |arinc_429_rx|process8~438                                                                                                       ; |arinc_429_rx|process8~438                                                                                                            ; combout          ;
; |arinc_429_rx|input_clk_trg~68                                                                                                   ; |arinc_429_rx|input_clk_trg~68                                                                                                        ; combout          ;
; |arinc_429_rx|process8~439                                                                                                       ; |arinc_429_rx|process8~439                                                                                                            ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~607                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~607                                                                                                ; combout          ;
; |arinc_429_rx|input_clk_trg~69                                                                                                   ; |arinc_429_rx|input_clk_trg~69                                                                                                        ; combout          ;
; |arinc_429_rx|input_clk_trg~70                                                                                                   ; |arinc_429_rx|input_clk_trg~70                                                                                                        ; combout          ;
; |arinc_429_rx|input_clk_trg~71                                                                                                   ; |arinc_429_rx|input_clk_trg~71                                                                                                        ; combout          ;
; |arinc_429_rx|pause_detect_strob                                                                                                 ; |arinc_429_rx|pause_detect_strob                                                                                                      ; q                ;
; |arinc_429_rx|period_cntr_fail_trg                                                                                               ; |arinc_429_rx|period_cntr_fail_trg                                                                                                    ; q                ;
; |arinc_429_rx|A429_ctrl_ff[3]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[3]                                                                                                         ; q                ;
; |arinc_429_rx|rx_sclr_trg                                                                                                        ; |arinc_429_rx|rx_sclr_trg                                                                                                             ; q                ;
; |arinc_429_rx|process4~0                                                                                                         ; |arinc_429_rx|process4~0                                                                                                              ; combout          ;
; |arinc_429_rx|bit_cntr_count[2]~68                                                                                               ; |arinc_429_rx|bit_cntr_count[2]~68                                                                                                    ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~107                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~107                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~108                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~108                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~109                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~109                                   ; combout          ;
; |arinc_429_rx|rx_sclr                                                                                                            ; |arinc_429_rx|rx_sclr                                                                                                                 ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~110                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~110                                   ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]~644                                                                                                ; |arinc_429_rx|A429_ctrl_ff[0]~644                                                                                                     ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]~645                                                                                                ; |arinc_429_rx|A429_ctrl_ff[0]~645                                                                                                     ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]~646                                                                                                ; |arinc_429_rx|A429_ctrl_ff[0]~646                                                                                                     ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]~2                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]~2                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~158                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~158                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~159                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~159                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~160                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~160                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~161                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~161                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_0_dff                            ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_0_dff                                 ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~15                        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~15                             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~85                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~85                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~107                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~107                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~108                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~108                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~86                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~86                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]~51                        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]~51                             ; combout          ;
; |arinc_429_rx|rxd_1_ff                                                                                                           ; |arinc_429_rx|rxd_1_ff                                                                                                                ; q                ;
; |arinc_429_rx|shift_data_strob_trg                                                                                               ; |arinc_429_rx|shift_data_strob_trg                                                                                                    ; q                ;
; |arinc_429_rx|rxd_0_ff                                                                                                           ; |arinc_429_rx|rxd_0_ff                                                                                                                ; q                ;
; |arinc_429_rx|data_trg~76                                                                                                        ; |arinc_429_rx|data_trg~76                                                                                                             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]~8                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]~8                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~1                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~1                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]~7                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]~7                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]~6                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]~6                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]~5                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]~5                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]~4                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]~4                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]~3                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]~3                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]~2                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]~2                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]~1                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]~1                              ; combout          ;
; |arinc_429_rx|process20~39                                                                                                       ; |arinc_429_rx|process20~39                                                                                                            ; combout          ;
; |arinc_429_rx|process20~40                                                                                                       ; |arinc_429_rx|process20~40                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift~1414                                                                                                 ; |arinc_429_rx|in_data_shift~1414                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift[1]~1415                                                                                              ; |arinc_429_rx|in_data_shift[1]~1415                                                                                                   ; combout          ;
; |arinc_429_rx|in_data_shift~1416                                                                                                 ; |arinc_429_rx|in_data_shift~1416                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1417                                                                                                 ; |arinc_429_rx|in_data_shift~1417                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1418                                                                                                 ; |arinc_429_rx|in_data_shift~1418                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1419                                                                                                 ; |arinc_429_rx|in_data_shift~1419                                                                                                      ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[9]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[9]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[8]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[8]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[7]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[7]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1292                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1292                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[3]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[3]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[2]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[2]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[5]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[5]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[4]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[4]                                                                                                   ; q                ;
; |arinc_429_rx|LessThan11~164                                                                                                     ; |arinc_429_rx|LessThan11~164                                                                                                          ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[6]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[6]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[10]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[10]                                                                                                  ; q                ;
; |arinc_429_rx|LessThan11~165                                                                                                     ; |arinc_429_rx|LessThan11~165                                                                                                          ; combout          ;
; |arinc_429_rx|rxd_0_ff_dff                                                                                                       ; |arinc_429_rx|rxd_0_ff_dff                                                                                                            ; q                ;
; |arinc_429_rx|rxd_1_ff_dff                                                                                                       ; |arinc_429_rx|rxd_1_ff_dff                                                                                                            ; q                ;
; |arinc_429_rx|process14~126                                                                                                      ; |arinc_429_rx|process14~126                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[15]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[15]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[14]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[14]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[13]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[13]                                                                                                  ; q                ;
; |arinc_429_rx|process14~127                                                                                                      ; |arinc_429_rx|process14~127                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[12]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[12]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[11]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[11]                                                                                                  ; q                ;
; |arinc_429_rx|real_speed_grade~888                                                                                               ; |arinc_429_rx|real_speed_grade~888                                                                                                    ; combout          ;
; |arinc_429_rx|LessThan10~180                                                                                                     ; |arinc_429_rx|LessThan10~180                                                                                                          ; combout          ;
; |arinc_429_rx|LessThan10~181                                                                                                     ; |arinc_429_rx|LessThan10~181                                                                                                          ; combout          ;
; |arinc_429_rx|LessThan10~182                                                                                                     ; |arinc_429_rx|LessThan10~182                                                                                                          ; combout          ;
; |arinc_429_rx|pause_detect_fail_trg_dff                                                                                          ; |arinc_429_rx|pause_detect_fail_trg_dff                                                                                               ; q                ;
; |arinc_429_rx|pause_detect_fail_trg                                                                                              ; |arinc_429_rx|pause_detect_fail_trg                                                                                                   ; q                ;
; |arinc_429_rx|process6~194                                                                                                       ; |arinc_429_rx|process6~194                                                                                                            ; combout          ;
; |arinc_429_rx|process6~195                                                                                                       ; |arinc_429_rx|process6~195                                                                                                            ; combout          ;
; |arinc_429_rx|process6~196                                                                                                       ; |arinc_429_rx|process6~196                                                                                                            ; combout          ;
; |arinc_429_rx|process6~197                                                                                                       ; |arinc_429_rx|process6~197                                                                                                            ; combout          ;
; |arinc_429_rx|process6~198                                                                                                       ; |arinc_429_rx|process6~198                                                                                                            ; combout          ;
; |arinc_429_rx|process6~199                                                                                                       ; |arinc_429_rx|process6~199                                                                                                            ; combout          ;
; |arinc_429_rx|real_speed_grade[1]~889                                                                                            ; |arinc_429_rx|real_speed_grade[1]~889                                                                                                 ; combout          ;
; |arinc_429_rx|real_speed_grade~890                                                                                               ; |arinc_429_rx|real_speed_grade~890                                                                                                    ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1293                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1293                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1294                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1294                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1295                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1295                                                                                              ; combout          ;
; |arinc_429_rx|real_speed_grade[1]~891                                                                                            ; |arinc_429_rx|real_speed_grade[1]~891                                                                                                 ; combout          ;
; |arinc_429_rx|in_data_shift~1420                                                                                                 ; |arinc_429_rx|in_data_shift~1420                                                                                                      ; combout          ;
; |arinc_429_rx|real_speed_grade~892                                                                                               ; |arinc_429_rx|real_speed_grade~892                                                                                                    ; combout          ;
; |arinc_429_rx|in_data_shift~1421                                                                                                 ; |arinc_429_rx|in_data_shift~1421                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1422                                                                                                 ; |arinc_429_rx|in_data_shift~1422                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1423                                                                                                 ; |arinc_429_rx|in_data_shift~1423                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1424                                                                                                 ; |arinc_429_rx|in_data_shift~1424                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1425                                                                                                 ; |arinc_429_rx|in_data_shift~1425                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1426                                                                                                 ; |arinc_429_rx|in_data_shift~1426                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1427                                                                                                 ; |arinc_429_rx|in_data_shift~1427                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1428                                                                                                 ; |arinc_429_rx|in_data_shift~1428                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1429                                                                                                 ; |arinc_429_rx|in_data_shift~1429                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1430                                                                                                 ; |arinc_429_rx|in_data_shift~1430                                                                                                      ; combout          ;
; |arinc_429_rx|rd_fifo_full_trg~88                                                                                                ; |arinc_429_rx|rd_fifo_full_trg~88                                                                                                     ; combout          ;
; |arinc_429_rx|rd_fifo_full_trg~89                                                                                                ; |arinc_429_rx|rd_fifo_full_trg~89                                                                                                     ; combout          ;
; |arinc_429_rx|in_data_shift~1431                                                                                                 ; |arinc_429_rx|in_data_shift~1431                                                                                                      ; combout          ;
; |arinc_429_rx|process17~281                                                                                                      ; |arinc_429_rx|process17~281                                                                                                           ; combout          ;
; |arinc_429_rx|process17~282                                                                                                      ; |arinc_429_rx|process17~282                                                                                                           ; combout          ;
; |arinc_429_rx|process17~283                                                                                                      ; |arinc_429_rx|process17~283                                                                                                           ; combout          ;
; |arinc_429_rx|process17~284                                                                                                      ; |arinc_429_rx|process17~284                                                                                                           ; combout          ;
; |arinc_429_rx|process17~285                                                                                                      ; |arinc_429_rx|process17~285                                                                                                           ; combout          ;
; |arinc_429_rx|process17~286                                                                                                      ; |arinc_429_rx|process17~286                                                                                                           ; combout          ;
; |arinc_429_rx|process17~287                                                                                                      ; |arinc_429_rx|process17~287                                                                                                           ; combout          ;
; |arinc_429_rx|process17~288                                                                                                      ; |arinc_429_rx|process17~288                                                                                                           ; combout          ;
; |arinc_429_rx|process17~289                                                                                                      ; |arinc_429_rx|process17~289                                                                                                           ; combout          ;
; |arinc_429_rx|process17~290                                                                                                      ; |arinc_429_rx|process17~290                                                                                                           ; combout          ;
; |arinc_429_rx|parity_fail_trg~38                                                                                                 ; |arinc_429_rx|parity_fail_trg~38                                                                                                      ; combout          ;
; |arinc_429_rx|parity_fail_trg~39                                                                                                 ; |arinc_429_rx|parity_fail_trg~39                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1432                                                                                                 ; |arinc_429_rx|in_data_shift~1432                                                                                                      ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~199                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~199                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~200                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~200                                                                                         ; combout          ;
; |arinc_429_rx|process6~0                                                                                                         ; |arinc_429_rx|process6~0                                                                                                              ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~201                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~201                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~202                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~202                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~203                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~203                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~204                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~204                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~205                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~205                                                                                         ; combout          ;
; |arinc_429_rx|in_data_shift~1433                                                                                                 ; |arinc_429_rx|in_data_shift~1433                                                                                                      ; combout          ;
; |arinc_429_rx|or_rxd_strob~24                                                                                                    ; |arinc_429_rx|or_rxd_strob~24                                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_trg                                                                                                   ; |arinc_429_rx|pause_detect_trg                                                                                                        ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[15]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[15]                                                                                                  ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg~766                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~766                                                                                         ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[14]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[14]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[13]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[13]                                                                                                  ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg~767                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~767                                                                                         ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[5]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[5]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[4]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[4]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[3]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[3]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[2]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[2]                                                                                                   ; q                ;
; |arinc_429_rx|LessThan1~252                                                                                                      ; |arinc_429_rx|LessThan1~252                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[7]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[7]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[6]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[6]                                                                                                   ; q                ;
; |arinc_429_rx|LessThan2~178                                                                                                      ; |arinc_429_rx|LessThan2~178                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[8]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[8]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[9]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[9]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[11]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[11]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[10]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[10]                                                                                                  ; q                ;
; |arinc_429_rx|LessThan2~179                                                                                                      ; |arinc_429_rx|LessThan2~179                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[12]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[12]                                                                                                  ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg~768                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~768                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~769                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~769                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~770                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~770                                                                                         ; combout          ;
; |arinc_429_rx|LessThan1~253                                                                                                      ; |arinc_429_rx|LessThan1~253                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan1~254                                                                                                      ; |arinc_429_rx|LessThan1~254                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan1~255                                                                                                      ; |arinc_429_rx|LessThan1~255                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan1~256                                                                                                      ; |arinc_429_rx|LessThan1~256                                                                                                           ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~771                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~771                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~772                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~772                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~773                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~773                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~774                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~774                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~775                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~775                                                                                         ; combout          ;
; |arinc_429_rx|in_data_shift~1434                                                                                                 ; |arinc_429_rx|in_data_shift~1434                                                                                                      ; combout          ;
; |arinc_429_rx|inp_dt_synch_fail_trg~93                                                                                           ; |arinc_429_rx|inp_dt_synch_fail_trg~93                                                                                                ; combout          ;
; |arinc_429_rx|in_data_shift~1435                                                                                                 ; |arinc_429_rx|in_data_shift~1435                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1436                                                                                                 ; |arinc_429_rx|in_data_shift~1436                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1437                                                                                                 ; |arinc_429_rx|in_data_shift~1437                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1438                                                                                                 ; |arinc_429_rx|in_data_shift~1438                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1439                                                                                                 ; |arinc_429_rx|in_data_shift~1439                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1440                                                                                                 ; |arinc_429_rx|in_data_shift~1440                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1441                                                                                                 ; |arinc_429_rx|in_data_shift~1441                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1442                                                                                                 ; |arinc_429_rx|in_data_shift~1442                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1443                                                                                                 ; |arinc_429_rx|in_data_shift~1443                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1444                                                                                                 ; |arinc_429_rx|in_data_shift~1444                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1445                                                                                                 ; |arinc_429_rx|in_data_shift~1445                                                                                                      ; combout          ;
; |arinc_429_rx|clk_div_count_1[3]                                                                                                 ; |arinc_429_rx|clk_div_count_1[3]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[1]                                                                                                 ; |arinc_429_rx|clk_div_count_1[1]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[8]                                                                                                 ; |arinc_429_rx|clk_div_count_1[8]                                                                                                      ; q                ;
; |arinc_429_rx|process8~440                                                                                                       ; |arinc_429_rx|process8~440                                                                                                            ; combout          ;
; |arinc_429_rx|process8~441                                                                                                       ; |arinc_429_rx|process8~441                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[15]                                                                                                ; |arinc_429_rx|clk_div_count_1[15]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[14]                                                                                                ; |arinc_429_rx|clk_div_count_1[14]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[13]                                                                                                ; |arinc_429_rx|clk_div_count_1[13]                                                                                                     ; q                ;
; |arinc_429_rx|process8~442                                                                                                       ; |arinc_429_rx|process8~442                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[0]                                                                                                 ; |arinc_429_rx|clk_div_count_1[0]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[7]                                                                                                 ; |arinc_429_rx|clk_div_count_1[7]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[6]                                                                                                 ; |arinc_429_rx|clk_div_count_1[6]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[12]                                                                                                ; |arinc_429_rx|clk_div_count_1[12]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[11]                                                                                                ; |arinc_429_rx|clk_div_count_1[11]                                                                                                     ; q                ;
; |arinc_429_rx|process8~443                                                                                                       ; |arinc_429_rx|process8~443                                                                                                            ; combout          ;
; |arinc_429_rx|process8~444                                                                                                       ; |arinc_429_rx|process8~444                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[5]                                                                                                 ; |arinc_429_rx|clk_div_count_1[5]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[4]                                                                                                 ; |arinc_429_rx|clk_div_count_1[4]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[10]                                                                                                ; |arinc_429_rx|clk_div_count_1[10]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[9]                                                                                                 ; |arinc_429_rx|clk_div_count_1[9]                                                                                                      ; q                ;
; |arinc_429_rx|process8~445                                                                                                       ; |arinc_429_rx|process8~445                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[2]                                                                                                 ; |arinc_429_rx|clk_div_count_1[2]                                                                                                      ; q                ;
; |arinc_429_rx|process8~446                                                                                                       ; |arinc_429_rx|process8~446                                                                                                            ; combout          ;
; |arinc_429_rx|process8~447                                                                                                       ; |arinc_429_rx|process8~447                                                                                                            ; combout          ;
; |arinc_429_rx|process8~448                                                                                                       ; |arinc_429_rx|process8~448                                                                                                            ; combout          ;
; |arinc_429_rx|process8~449                                                                                                       ; |arinc_429_rx|process8~449                                                                                                            ; combout          ;
; |arinc_429_rx|shift_data_strob_trg~17                                                                                            ; |arinc_429_rx|shift_data_strob_trg~17                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_trg~72                                                                                                   ; |arinc_429_rx|input_clk_trg~72                                                                                                        ; combout          ;
; |arinc_429_rx|clk_div_count_0~472                                                                                                ; |arinc_429_rx|clk_div_count_0~472                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0[11]~473                                                                                            ; |arinc_429_rx|clk_div_count_0[11]~473                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0~474                                                                                                ; |arinc_429_rx|clk_div_count_0~474                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~475                                                                                                ; |arinc_429_rx|clk_div_count_0~475                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~476                                                                                                ; |arinc_429_rx|clk_div_count_0~476                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~477                                                                                                ; |arinc_429_rx|clk_div_count_0~477                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~478                                                                                                ; |arinc_429_rx|clk_div_count_0~478                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~479                                                                                                ; |arinc_429_rx|clk_div_count_0~479                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~480                                                                                                ; |arinc_429_rx|clk_div_count_0~480                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~481                                                                                                ; |arinc_429_rx|clk_div_count_0~481                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~482                                                                                                ; |arinc_429_rx|clk_div_count_0~482                                                                                                     ; combout          ;
; |arinc_429_rx|pause_detect_strob~253                                                                                             ; |arinc_429_rx|pause_detect_strob~253                                                                                                  ; combout          ;
; |arinc_429_rx|process8~450                                                                                                       ; |arinc_429_rx|process8~450                                                                                                            ; combout          ;
; |arinc_429_rx|pause_detect_strob~254                                                                                             ; |arinc_429_rx|pause_detect_strob~254                                                                                                  ; combout          ;
; |arinc_429_rx|pause_detect_strob~255                                                                                             ; |arinc_429_rx|pause_detect_strob~255                                                                                                  ; combout          ;
; |arinc_429_rx|pause_detect_strob~256                                                                                             ; |arinc_429_rx|pause_detect_strob~256                                                                                                  ; combout          ;
; |arinc_429_rx|bit_cntr_trg                                                                                                       ; |arinc_429_rx|bit_cntr_trg                                                                                                            ; q                ;
; |arinc_429_rx|period_cntr_fail_trg~608                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~608                                                                                                ; combout          ;
; |arinc_429_rx|process12~1504                                                                                                     ; |arinc_429_rx|process12~1504                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1505                                                                                                     ; |arinc_429_rx|process12~1505                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1506                                                                                                     ; |arinc_429_rx|process12~1506                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1507                                                                                                     ; |arinc_429_rx|process12~1507                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1508                                                                                                     ; |arinc_429_rx|process12~1508                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1509                                                                                                     ; |arinc_429_rx|process12~1509                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1510                                                                                                     ; |arinc_429_rx|process12~1510                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1511                                                                                                     ; |arinc_429_rx|process12~1511                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1512                                                                                                     ; |arinc_429_rx|process12~1512                                                                                                          ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~609                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~609                                                                                                ; combout          ;
; |arinc_429_rx|process12~1513                                                                                                     ; |arinc_429_rx|process12~1513                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1514                                                                                                     ; |arinc_429_rx|process12~1514                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1515                                                                                                     ; |arinc_429_rx|process12~1515                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1516                                                                                                     ; |arinc_429_rx|process12~1516                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1517                                                                                                     ; |arinc_429_rx|process12~1517                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1518                                                                                                     ; |arinc_429_rx|process12~1518                                                                                                          ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~610                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~610                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~611                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~611                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~612                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~612                                                                                                ; combout          ;
; |arinc_429_rx|process12~1519                                                                                                     ; |arinc_429_rx|process12~1519                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1520                                                                                                     ; |arinc_429_rx|process12~1520                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1521                                                                                                     ; |arinc_429_rx|process12~1521                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1522                                                                                                     ; |arinc_429_rx|process12~1522                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1523                                                                                                     ; |arinc_429_rx|process12~1523                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1524                                                                                                     ; |arinc_429_rx|process12~1524                                                                                                          ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~613                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~613                                                                                                ; combout          ;
; |arinc_429_rx|LessThan3~173                                                                                                      ; |arinc_429_rx|LessThan3~173                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan3~174                                                                                                      ; |arinc_429_rx|LessThan3~174                                                                                                           ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~614                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~614                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~615                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~615                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~616                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~616                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~617                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~617                                                                                                ; combout          ;
; |arinc_429_rx|rxd_1_ff~38                                                                                                        ; |arinc_429_rx|rxd_1_ff~38                                                                                                             ; combout          ;
; |arinc_429_rx|rxd_0_ff~40                                                                                                        ; |arinc_429_rx|rxd_0_ff~40                                                                                                             ; combout          ;
; |arinc_429_rx|pause_detect_fail_trg~0                                                                                            ; |arinc_429_rx|pause_detect_fail_trg~0                                                                                                 ; combout          ;
; |arinc_429_rx|pause_detect_trg~65                                                                                                ; |arinc_429_rx|pause_detect_trg~65                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[3]~1269                                                                                         ; |arinc_429_rx|clk_div_count_0_ff[3]~1269                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1~626                                                                                                ; |arinc_429_rx|clk_div_count_1~626                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~627                                                                                                ; |arinc_429_rx|clk_div_count_1~627                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~628                                                                                                ; |arinc_429_rx|clk_div_count_1~628                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~629                                                                                                ; |arinc_429_rx|clk_div_count_1~629                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~630                                                                                                ; |arinc_429_rx|clk_div_count_1~630                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~631                                                                                                ; |arinc_429_rx|clk_div_count_1~631                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~632                                                                                                ; |arinc_429_rx|clk_div_count_1~632                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~633                                                                                                ; |arinc_429_rx|clk_div_count_1~633                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~634                                                                                                ; |arinc_429_rx|clk_div_count_1~634                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~635                                                                                                ; |arinc_429_rx|clk_div_count_1~635                                                                                                     ; combout          ;
; |arinc_429_rx|bit_cntr_trg~161                                                                                                   ; |arinc_429_rx|bit_cntr_trg~161                                                                                                        ; combout          ;
; |arinc_429_rx|bit_cntr_trg~162                                                                                                   ; |arinc_429_rx|bit_cntr_trg~162                                                                                                        ; combout          ;
; |arinc_429_rx|bit_cntr_trg~163                                                                                                   ; |arinc_429_rx|bit_cntr_trg~163                                                                                                        ; combout          ;
; |arinc_429_rx|period_cntr_count[9]~418                                                                                           ; |arinc_429_rx|period_cntr_count[9]~418                                                                                                ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~162                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~162                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~163                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~163                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~164                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~164                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~16                        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~16                             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|_~28                      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|_~28                           ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~2                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~2                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|_~25                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|_~25                       ; combout          ;
; |arinc_429_rx|clk_div_count_0~483                                                                                                ; |arinc_429_rx|clk_div_count_0~483                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~484                                                                                                ; |arinc_429_rx|clk_div_count_0~484                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~485                                                                                                ; |arinc_429_rx|clk_div_count_0~485                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~486                                                                                                ; |arinc_429_rx|clk_div_count_0~486                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~487                                                                                                ; |arinc_429_rx|clk_div_count_0~487                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~488                                                                                                ; |arinc_429_rx|clk_div_count_0~488                                                                                                     ; combout          ;
; |arinc_429_rx|pause_detect_strob~257                                                                                             ; |arinc_429_rx|pause_detect_strob~257                                                                                                  ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1296                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1296                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1297                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1297                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1298                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1298                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1299                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1299                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1300                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1300                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1301                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1301                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1302                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1302                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1303                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1303                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1304                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1304                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1305                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1305                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1306                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1306                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1307                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1307                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1308                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1308                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1309                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1309                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1270                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1270                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1271                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1271                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1272                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1272                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1273                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1273                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1274                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1274                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1275                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1275                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1276                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1276                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1277                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1277                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1278                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1278                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1279                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1279                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1280                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1280                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1281                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1281                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1282                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1282                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1283                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1283                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1~636                                                                                                ; |arinc_429_rx|clk_div_count_1~636                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~637                                                                                                ; |arinc_429_rx|clk_div_count_1~637                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~638                                                                                                ; |arinc_429_rx|clk_div_count_1~638                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~639                                                                                                ; |arinc_429_rx|clk_div_count_1~639                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~640                                                                                                ; |arinc_429_rx|clk_div_count_1~640                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~641                                                                                                ; |arinc_429_rx|clk_div_count_1~641                                                                                                     ; combout          ;
; |arinc_429_rx|~GND                                                                                                               ; |arinc_429_rx|~GND                                                                                                                    ; combout          ;
; |arinc_429_rx|wren_1                                                                                                             ; |arinc_429_rx|wren_1                                                                                                                  ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]                                                                                           ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]                                                                                           ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]                                                                                           ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]                                                                                           ; padout           ;
; |arinc_429_rx|rd_adr_change_dff~input                                                                                            ; |arinc_429_rx|rd_adr_change_dff~input                                                                                                 ; o                ;
; |arinc_429_rx|rd_adr_change_dff                                                                                                  ; |arinc_429_rx|rd_adr_change_dff                                                                                                       ; padout           ;
; |arinc_429_rx|wren_0~input                                                                                                       ; |arinc_429_rx|wren_0~input                                                                                                            ; o                ;
; |arinc_429_rx|wren_0                                                                                                             ; |arinc_429_rx|wren_0                                                                                                                  ; padout           ;
; |arinc_429_rx|rxd_1~input                                                                                                        ; |arinc_429_rx|rxd_1~input                                                                                                             ; o                ;
; |arinc_429_rx|rxd_1                                                                                                              ; |arinc_429_rx|rxd_1                                                                                                                   ; padout           ;
; |arinc_429_rx|rxd_0~input                                                                                                        ; |arinc_429_rx|rxd_0~input                                                                                                             ; o                ;
; |arinc_429_rx|rxd_0                                                                                                              ; |arinc_429_rx|rxd_0                                                                                                                   ; padout           ;
; |arinc_429_rx|rd_data_0[0]                                                                                                       ; |arinc_429_rx|rd_data_0[0]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[1]                                                                                                       ; |arinc_429_rx|rd_data_0[1]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[2]                                                                                                       ; |arinc_429_rx|rd_data_0[2]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[3]                                                                                                       ; |arinc_429_rx|rd_data_0[3]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[4]                                                                                                       ; |arinc_429_rx|rd_data_0[4]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[7]                                                                                                       ; |arinc_429_rx|rd_data_0[7]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[8]                                                                                                       ; |arinc_429_rx|rd_data_0[8]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[9]                                                                                                       ; |arinc_429_rx|rd_data_0[9]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[10]                                                                                                      ; |arinc_429_rx|rd_data_0[10]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[11]                                                                                                      ; |arinc_429_rx|rd_data_0[11]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[12]                                                                                                      ; |arinc_429_rx|rd_data_0[12]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[13]                                                                                                      ; |arinc_429_rx|rd_data_0[13]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[14]                                                                                                      ; |arinc_429_rx|rd_data_0[14]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[15]                                                                                                      ; |arinc_429_rx|rd_data_0[15]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[16]                                                                                                      ; |arinc_429_rx|rd_data_0[16]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[17]                                                                                                      ; |arinc_429_rx|rd_data_0[17]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[18]                                                                                                      ; |arinc_429_rx|rd_data_0[18]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[19]                                                                                                      ; |arinc_429_rx|rd_data_0[19]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[20]                                                                                                      ; |arinc_429_rx|rd_data_0[20]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[21]                                                                                                      ; |arinc_429_rx|rd_data_0[21]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[22]                                                                                                      ; |arinc_429_rx|rd_data_0[22]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[23]                                                                                                      ; |arinc_429_rx|rd_data_0[23]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[24]                                                                                                      ; |arinc_429_rx|rd_data_0[24]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[25]                                                                                                      ; |arinc_429_rx|rd_data_0[25]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[26]                                                                                                      ; |arinc_429_rx|rd_data_0[26]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[27]                                                                                                      ; |arinc_429_rx|rd_data_0[27]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[28]                                                                                                      ; |arinc_429_rx|rd_data_0[28]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[29]                                                                                                      ; |arinc_429_rx|rd_data_0[29]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[30]                                                                                                      ; |arinc_429_rx|rd_data_0[30]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[31]                                                                                                      ; |arinc_429_rx|rd_data_0[31]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[0]                                                                                                       ; |arinc_429_rx|rd_data_1[0]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[1]                                                                                                       ; |arinc_429_rx|rd_data_1[1]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[2]                                                                                                       ; |arinc_429_rx|rd_data_1[2]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[3]                                                                                                       ; |arinc_429_rx|rd_data_1[3]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[4]                                                                                                       ; |arinc_429_rx|rd_data_1[4]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[5]                                                                                                       ; |arinc_429_rx|rd_data_1[5]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[6]                                                                                                       ; |arinc_429_rx|rd_data_1[6]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[7]                                                                                                       ; |arinc_429_rx|rd_data_1[7]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[8]                                                                                                       ; |arinc_429_rx|rd_data_1[8]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[9]                                                                                                       ; |arinc_429_rx|rd_data_1[9]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[10]                                                                                                      ; |arinc_429_rx|rd_data_1[10]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[11]                                                                                                      ; |arinc_429_rx|rd_data_1[11]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[12]                                                                                                      ; |arinc_429_rx|rd_data_1[12]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[13]                                                                                                      ; |arinc_429_rx|rd_data_1[13]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[14]                                                                                                      ; |arinc_429_rx|rd_data_1[14]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[15]                                                                                                      ; |arinc_429_rx|rd_data_1[15]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[16]                                                                                                      ; |arinc_429_rx|rd_data_1[16]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[17]                                                                                                      ; |arinc_429_rx|rd_data_1[17]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[18]                                                                                                      ; |arinc_429_rx|rd_data_1[18]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[19]                                                                                                      ; |arinc_429_rx|rd_data_1[19]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[20]                                                                                                      ; |arinc_429_rx|rd_data_1[20]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[21]                                                                                                      ; |arinc_429_rx|rd_data_1[21]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[22]                                                                                                      ; |arinc_429_rx|rd_data_1[22]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[23]                                                                                                      ; |arinc_429_rx|rd_data_1[23]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[24]                                                                                                      ; |arinc_429_rx|rd_data_1[24]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[25]                                                                                                      ; |arinc_429_rx|rd_data_1[25]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[26]                                                                                                      ; |arinc_429_rx|rd_data_1[26]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[27]                                                                                                      ; |arinc_429_rx|rd_data_1[27]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[28]                                                                                                      ; |arinc_429_rx|rd_data_1[28]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[29]                                                                                                      ; |arinc_429_rx|rd_data_1[29]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[30]                                                                                                      ; |arinc_429_rx|rd_data_1[30]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[31]                                                                                                      ; |arinc_429_rx|rd_data_1[31]                                                                                                           ; pin_out          ;
; |arinc_429_rx|wr_data_0[5]                                                                                                       ; |arinc_429_rx|wr_data_0[5]                                                                                                            ; out              ;
; |arinc_429_rx|wr_adr[23]                                                                                                         ; |arinc_429_rx|wr_adr[23]                                                                                                              ; out              ;
; |arinc_429_rx|wr_be_0[0]                                                                                                         ; |arinc_429_rx|wr_be_0[0]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[19]                                                                                                         ; |arinc_429_rx|wr_adr[19]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[17]                                                                                                         ; |arinc_429_rx|wr_adr[17]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[18]                                                                                                         ; |arinc_429_rx|wr_adr[18]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[22]                                                                                                         ; |arinc_429_rx|wr_adr[22]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[16]                                                                                                         ; |arinc_429_rx|wr_adr[16]                                                                                                              ; out              ;
; |arinc_429_rx|wr_data_0[0]                                                                                                       ; |arinc_429_rx|wr_data_0[0]                                                                                                            ; out              ;
; |arinc_429_rx|rd_adr[19]                                                                                                         ; |arinc_429_rx|rd_adr[19]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[17]                                                                                                         ; |arinc_429_rx|rd_adr[17]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[18]                                                                                                         ; |arinc_429_rx|rd_adr[18]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[16]                                                                                                         ; |arinc_429_rx|rd_adr[16]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[22]                                                                                                         ; |arinc_429_rx|rd_adr[22]                                                                                                              ; out              ;
; |arinc_429_rx|wr_data_0[1]                                                                                                       ; |arinc_429_rx|wr_data_0[1]                                                                                                            ; out              ;
; |arinc_429_rx|wr_data_0[2]                                                                                                       ; |arinc_429_rx|wr_data_0[2]                                                                                                            ; out              ;
; |arinc_429_rx|wr_data_0[3]                                                                                                       ; |arinc_429_rx|wr_data_0[3]                                                                                                            ; out              ;
; |arinc_429_rx|A429_ctrl_ff[2]~feeder                                                                                             ; |arinc_429_rx|A429_ctrl_ff[2]~feeder                                                                                                  ; combout          ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                                      ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[0]                 ; portbdataout0    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[1]                 ; portbdataout1    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[2]                 ; portbdataout2    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[3]                 ; portbdataout3    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[4]                 ; portbdataout4    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[5]                 ; portbdataout5    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[6]                 ; portbdataout6    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[7]                 ; portbdataout7    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[8]                 ; portbdataout8    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[9]                 ; portbdataout9    ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[10]                ; portbdataout10   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[11]                ; portbdataout11   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[12]                ; portbdataout12   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[13]                ; portbdataout13   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[14]                ; portbdataout14   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[15]                ; portbdataout15   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[16]                ; portbdataout16   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[17]                ; portbdataout17   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[18]                ; portbdataout18   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[19]                ; portbdataout19   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[20]                ; portbdataout20   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[21]                ; portbdataout21   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[22]                ; portbdataout22   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[23]                ; portbdataout23   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[24]                ; portbdataout24   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[25]                ; portbdataout25   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[26]                ; portbdataout26   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[27]                ; portbdataout27   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[28]                ; portbdataout28   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[29]                ; portbdataout29   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[30]                ; portbdataout30   ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[31]                ; portbdataout31   ;
; |arinc_429_rx|bit_cntr_count[0]                                                                                                  ; |arinc_429_rx|bit_cntr_count[0]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[1]                                                                                                  ; |arinc_429_rx|bit_cntr_count[1]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[2]                                                                                                  ; |arinc_429_rx|bit_cntr_count[2]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[3]                                                                                                  ; |arinc_429_rx|bit_cntr_count[3]                                                                                                       ; q                ;
; |arinc_429_rx|bit_cntr_count[4]                                                                                                  ; |arinc_429_rx|bit_cntr_count[4]                                                                                                       ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]             ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[0]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[0]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[0] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[0]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[1] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[1]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6]      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7] ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7]      ; q                ;
; |arinc_429_rx|bit_cntr_count[0]~57                                                                                               ; |arinc_429_rx|bit_cntr_count[0]~57                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[0]~57                                                                                               ; |arinc_429_rx|bit_cntr_count[0]~67                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[1]~58                                                                                               ; |arinc_429_rx|bit_cntr_count[1]~58                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[1]~58                                                                                               ; |arinc_429_rx|bit_cntr_count[1]~69                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[2]~59                                                                                               ; |arinc_429_rx|bit_cntr_count[2]~59                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[2]~59                                                                                               ; |arinc_429_rx|bit_cntr_count[2]~70                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[3]~60                                                                                               ; |arinc_429_rx|bit_cntr_count[3]~60                                                                                                    ; combout          ;
; |arinc_429_rx|bit_cntr_count[3]~60                                                                                               ; |arinc_429_rx|bit_cntr_count[3]~71                                                                                                    ; cout             ;
; |arinc_429_rx|bit_cntr_count[4]~61                                                                                               ; |arinc_429_rx|bit_cntr_count[4]~61                                                                                                    ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6~COUT        ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5~COUT    ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6    ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6         ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6      ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6~COUT ; cout             ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita7 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita7      ; combout          ;
; |arinc_429_rx|Add0~192                                                                                                           ; |arinc_429_rx|Add0~192                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~192                                                                                                           ; |arinc_429_rx|Add0~193                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~194                                                                                                           ; |arinc_429_rx|Add0~194                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~194                                                                                                           ; |arinc_429_rx|Add0~195                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~196                                                                                                           ; |arinc_429_rx|Add0~196                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~196                                                                                                           ; |arinc_429_rx|Add0~197                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~198                                                                                                           ; |arinc_429_rx|Add0~198                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~198                                                                                                           ; |arinc_429_rx|Add0~199                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~200                                                                                                           ; |arinc_429_rx|Add0~200                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~200                                                                                                           ; |arinc_429_rx|Add0~201                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~202                                                                                                           ; |arinc_429_rx|Add0~202                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~202                                                                                                           ; |arinc_429_rx|Add0~203                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~204                                                                                                           ; |arinc_429_rx|Add0~204                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~204                                                                                                           ; |arinc_429_rx|Add0~205                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~206                                                                                                           ; |arinc_429_rx|Add0~206                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~206                                                                                                           ; |arinc_429_rx|Add0~207                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~208                                                                                                           ; |arinc_429_rx|Add0~208                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~208                                                                                                           ; |arinc_429_rx|Add0~209                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~210                                                                                                           ; |arinc_429_rx|Add0~210                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~210                                                                                                           ; |arinc_429_rx|Add0~211                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~212                                                                                                           ; |arinc_429_rx|Add0~212                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~212                                                                                                           ; |arinc_429_rx|Add0~213                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~214                                                                                                           ; |arinc_429_rx|Add0~214                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~214                                                                                                           ; |arinc_429_rx|Add0~215                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~216                                                                                                           ; |arinc_429_rx|Add0~216                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~216                                                                                                           ; |arinc_429_rx|Add0~217                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~218                                                                                                           ; |arinc_429_rx|Add0~218                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~218                                                                                                           ; |arinc_429_rx|Add0~219                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~220                                                                                                           ; |arinc_429_rx|Add0~220                                                                                                                ; combout          ;
; |arinc_429_rx|Add0~220                                                                                                           ; |arinc_429_rx|Add0~221                                                                                                                ; cout             ;
; |arinc_429_rx|Add0~222                                                                                                           ; |arinc_429_rx|Add0~222                                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[7]                                                                                               ; |arinc_429_rx|period_cntr_count[7]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[6]                                                                                               ; |arinc_429_rx|period_cntr_count[6]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[10]                                                                                              ; |arinc_429_rx|period_cntr_count[10]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[5]                                                                                               ; |arinc_429_rx|period_cntr_count[5]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[4]                                                                                               ; |arinc_429_rx|period_cntr_count[4]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[3]                                                                                               ; |arinc_429_rx|period_cntr_count[3]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[2]                                                                                               ; |arinc_429_rx|period_cntr_count[2]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[0]                                                                                               ; |arinc_429_rx|period_cntr_count[0]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[1]                                                                                               ; |arinc_429_rx|period_cntr_count[1]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[11]                                                                                              ; |arinc_429_rx|period_cntr_count[11]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[9]                                                                                               ; |arinc_429_rx|period_cntr_count[9]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[8]                                                                                               ; |arinc_429_rx|period_cntr_count[8]                                                                                                    ; q                ;
; |arinc_429_rx|period_cntr_count[12]                                                                                              ; |arinc_429_rx|period_cntr_count[12]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[13]                                                                                              ; |arinc_429_rx|period_cntr_count[13]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[14]                                                                                              ; |arinc_429_rx|period_cntr_count[14]                                                                                                   ; q                ;
; |arinc_429_rx|period_cntr_count[15]                                                                                              ; |arinc_429_rx|period_cntr_count[15]                                                                                                   ; q                ;
; |arinc_429_rx|input_clk_count[14]                                                                                                ; |arinc_429_rx|input_clk_count[14]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[15]                                                                                                ; |arinc_429_rx|input_clk_count[15]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[6]                                                                                                 ; |arinc_429_rx|input_clk_count[6]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[5]                                                                                                 ; |arinc_429_rx|input_clk_count[5]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[4]                                                                                                 ; |arinc_429_rx|input_clk_count[4]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[3]                                                                                                 ; |arinc_429_rx|input_clk_count[3]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[2]                                                                                                 ; |arinc_429_rx|input_clk_count[2]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[0]                                                                                                 ; |arinc_429_rx|input_clk_count[0]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[1]                                                                                                 ; |arinc_429_rx|input_clk_count[1]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[7]                                                                                                 ; |arinc_429_rx|input_clk_count[7]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[12]                                                                                                ; |arinc_429_rx|input_clk_count[12]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[8]                                                                                                 ; |arinc_429_rx|input_clk_count[8]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[9]                                                                                                 ; |arinc_429_rx|input_clk_count[9]                                                                                                      ; q                ;
; |arinc_429_rx|input_clk_count[10]                                                                                                ; |arinc_429_rx|input_clk_count[10]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[11]                                                                                                ; |arinc_429_rx|input_clk_count[11]                                                                                                     ; q                ;
; |arinc_429_rx|input_clk_count[13]                                                                                                ; |arinc_429_rx|input_clk_count[13]                                                                                                     ; q                ;
; |arinc_429_rx|Add1~192                                                                                                           ; |arinc_429_rx|Add1~192                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~192                                                                                                           ; |arinc_429_rx|Add1~193                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~194                                                                                                           ; |arinc_429_rx|Add1~194                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~194                                                                                                           ; |arinc_429_rx|Add1~195                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~196                                                                                                           ; |arinc_429_rx|Add1~196                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~196                                                                                                           ; |arinc_429_rx|Add1~197                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~198                                                                                                           ; |arinc_429_rx|Add1~198                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~198                                                                                                           ; |arinc_429_rx|Add1~199                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~200                                                                                                           ; |arinc_429_rx|Add1~200                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~200                                                                                                           ; |arinc_429_rx|Add1~201                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~202                                                                                                           ; |arinc_429_rx|Add1~202                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~202                                                                                                           ; |arinc_429_rx|Add1~203                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~204                                                                                                           ; |arinc_429_rx|Add1~204                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~204                                                                                                           ; |arinc_429_rx|Add1~205                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~206                                                                                                           ; |arinc_429_rx|Add1~206                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~206                                                                                                           ; |arinc_429_rx|Add1~207                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~208                                                                                                           ; |arinc_429_rx|Add1~208                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~208                                                                                                           ; |arinc_429_rx|Add1~209                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~210                                                                                                           ; |arinc_429_rx|Add1~210                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~210                                                                                                           ; |arinc_429_rx|Add1~211                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~212                                                                                                           ; |arinc_429_rx|Add1~212                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~212                                                                                                           ; |arinc_429_rx|Add1~213                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~214                                                                                                           ; |arinc_429_rx|Add1~214                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~214                                                                                                           ; |arinc_429_rx|Add1~215                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~216                                                                                                           ; |arinc_429_rx|Add1~216                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~216                                                                                                           ; |arinc_429_rx|Add1~217                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~218                                                                                                           ; |arinc_429_rx|Add1~218                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~218                                                                                                           ; |arinc_429_rx|Add1~219                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~220                                                                                                           ; |arinc_429_rx|Add1~220                                                                                                                ; combout          ;
; |arinc_429_rx|Add1~220                                                                                                           ; |arinc_429_rx|Add1~221                                                                                                                ; cout             ;
; |arinc_429_rx|Add1~222                                                                                                           ; |arinc_429_rx|Add1~222                                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[0]~165                                                                                           ; |arinc_429_rx|period_cntr_count[0]~165                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[0]~165                                                                                           ; |arinc_429_rx|period_cntr_count[0]~410                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[1]~166                                                                                           ; |arinc_429_rx|period_cntr_count[1]~166                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[1]~166                                                                                           ; |arinc_429_rx|period_cntr_count[1]~411                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[2]~163                                                                                           ; |arinc_429_rx|period_cntr_count[2]~163                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[2]~163                                                                                           ; |arinc_429_rx|period_cntr_count[2]~412                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[3]~164                                                                                           ; |arinc_429_rx|period_cntr_count[3]~164                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[3]~164                                                                                           ; |arinc_429_rx|period_cntr_count[3]~413                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[4]~162                                                                                           ; |arinc_429_rx|period_cntr_count[4]~162                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[4]~162                                                                                           ; |arinc_429_rx|period_cntr_count[4]~414                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[5]~161                                                                                           ; |arinc_429_rx|period_cntr_count[5]~161                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[5]~161                                                                                           ; |arinc_429_rx|period_cntr_count[5]~415                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[6]~159                                                                                           ; |arinc_429_rx|period_cntr_count[6]~159                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[6]~159                                                                                           ; |arinc_429_rx|period_cntr_count[6]~416                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[7]~160                                                                                           ; |arinc_429_rx|period_cntr_count[7]~160                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[7]~160                                                                                           ; |arinc_429_rx|period_cntr_count[7]~417                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[8]~158                                                                                           ; |arinc_429_rx|period_cntr_count[8]~158                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[8]~158                                                                                           ; |arinc_429_rx|period_cntr_count[8]~419                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[9]~151                                                                                           ; |arinc_429_rx|period_cntr_count[9]~151                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_count[9]~151                                                                                           ; |arinc_429_rx|period_cntr_count[9]~420                                                                                                ; cout             ;
; |arinc_429_rx|period_cntr_count[10]~152                                                                                          ; |arinc_429_rx|period_cntr_count[10]~152                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[10]~152                                                                                          ; |arinc_429_rx|period_cntr_count[10]~421                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[11]~153                                                                                          ; |arinc_429_rx|period_cntr_count[11]~153                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[11]~153                                                                                          ; |arinc_429_rx|period_cntr_count[11]~422                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[12]~154                                                                                          ; |arinc_429_rx|period_cntr_count[12]~154                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[12]~154                                                                                          ; |arinc_429_rx|period_cntr_count[12]~423                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[13]~155                                                                                          ; |arinc_429_rx|period_cntr_count[13]~155                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[13]~155                                                                                          ; |arinc_429_rx|period_cntr_count[13]~424                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[14]~156                                                                                          ; |arinc_429_rx|period_cntr_count[14]~156                                                                                               ; combout          ;
; |arinc_429_rx|period_cntr_count[14]~156                                                                                          ; |arinc_429_rx|period_cntr_count[14]~425                                                                                               ; cout             ;
; |arinc_429_rx|period_cntr_count[15]~157                                                                                          ; |arinc_429_rx|period_cntr_count[15]~157                                                                                               ; combout          ;
; |arinc_429_rx|input_clk_count[0]~144                                                                                             ; |arinc_429_rx|input_clk_count[0]~144                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[0]~144                                                                                             ; |arinc_429_rx|input_clk_count[0]~179                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[1]~145                                                                                             ; |arinc_429_rx|input_clk_count[1]~145                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[1]~145                                                                                             ; |arinc_429_rx|input_clk_count[1]~180                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[2]~143                                                                                             ; |arinc_429_rx|input_clk_count[2]~143                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[2]~143                                                                                             ; |arinc_429_rx|input_clk_count[2]~181                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[3]~141                                                                                             ; |arinc_429_rx|input_clk_count[3]~141                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[3]~141                                                                                             ; |arinc_429_rx|input_clk_count[3]~182                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[4]~142                                                                                             ; |arinc_429_rx|input_clk_count[4]~142                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[4]~142                                                                                             ; |arinc_429_rx|input_clk_count[4]~183                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[5]~140                                                                                             ; |arinc_429_rx|input_clk_count[5]~140                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[5]~140                                                                                             ; |arinc_429_rx|input_clk_count[5]~184                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[6]~139                                                                                             ; |arinc_429_rx|input_clk_count[6]~139                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[6]~139                                                                                             ; |arinc_429_rx|input_clk_count[6]~185                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[7]~133                                                                                             ; |arinc_429_rx|input_clk_count[7]~133                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[7]~133                                                                                             ; |arinc_429_rx|input_clk_count[7]~186                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[8]~134                                                                                             ; |arinc_429_rx|input_clk_count[8]~134                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[8]~134                                                                                             ; |arinc_429_rx|input_clk_count[8]~187                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[9]~135                                                                                             ; |arinc_429_rx|input_clk_count[9]~135                                                                                                  ; combout          ;
; |arinc_429_rx|input_clk_count[9]~135                                                                                             ; |arinc_429_rx|input_clk_count[9]~188                                                                                                  ; cout             ;
; |arinc_429_rx|input_clk_count[10]~136                                                                                            ; |arinc_429_rx|input_clk_count[10]~136                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[10]~136                                                                                            ; |arinc_429_rx|input_clk_count[10]~189                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[11]~137                                                                                            ; |arinc_429_rx|input_clk_count[11]~137                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[11]~137                                                                                            ; |arinc_429_rx|input_clk_count[11]~190                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[12]~138                                                                                            ; |arinc_429_rx|input_clk_count[12]~138                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[12]~138                                                                                            ; |arinc_429_rx|input_clk_count[12]~191                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[13]~130                                                                                            ; |arinc_429_rx|input_clk_count[13]~130                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[13]~130                                                                                            ; |arinc_429_rx|input_clk_count[13]~192                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[14]~131                                                                                            ; |arinc_429_rx|input_clk_count[14]~131                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_count[14]~131                                                                                            ; |arinc_429_rx|input_clk_count[14]~193                                                                                                 ; cout             ;
; |arinc_429_rx|input_clk_count[15]~132                                                                                            ; |arinc_429_rx|input_clk_count[15]~132                                                                                                 ; combout          ;
; |arinc_429_rx|sts_data[0]                                                                                                        ; |arinc_429_rx|sts_data[0]                                                                                                             ; q                ;
; |arinc_429_rx|rx_data_trg_dff                                                                                                    ; |arinc_429_rx|rx_data_trg_dff                                                                                                         ; q                ;
; |arinc_429_rx|rd_data_0~333                                                                                                      ; |arinc_429_rx|rd_data_0~333                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[1]                                                                                                        ; |arinc_429_rx|sts_data[1]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~334                                                                                                      ; |arinc_429_rx|rd_data_0~334                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[2]                                                                                                        ; |arinc_429_rx|sts_data[2]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~335                                                                                                      ; |arinc_429_rx|rd_data_0~335                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~336                                                                                                      ; |arinc_429_rx|rd_data_0~336                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[4]                                                                                                        ; |arinc_429_rx|sts_data[4]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~337                                                                                                      ; |arinc_429_rx|rd_data_0~337                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~340                                                                                                      ; |arinc_429_rx|rd_data_0~340                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[8]                                                                                                        ; |arinc_429_rx|sts_data[8]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~341                                                                                                      ; |arinc_429_rx|rd_data_0~341                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[9]                                                                                                        ; |arinc_429_rx|sts_data[9]                                                                                                             ; q                ;
; |arinc_429_rx|rd_data_0~342                                                                                                      ; |arinc_429_rx|rd_data_0~342                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[10]                                                                                                       ; |arinc_429_rx|sts_data[10]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~343                                                                                                      ; |arinc_429_rx|rd_data_0~343                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[11]                                                                                                       ; |arinc_429_rx|sts_data[11]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~344                                                                                                      ; |arinc_429_rx|rd_data_0~344                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[12]                                                                                                       ; |arinc_429_rx|sts_data[12]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~345                                                                                                      ; |arinc_429_rx|rd_data_0~345                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[13]                                                                                                       ; |arinc_429_rx|sts_data[13]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~346                                                                                                      ; |arinc_429_rx|rd_data_0~346                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[14]                                                                                                       ; |arinc_429_rx|sts_data[14]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~347                                                                                                      ; |arinc_429_rx|rd_data_0~347                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[15]                                                                                                       ; |arinc_429_rx|sts_data[15]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~348                                                                                                      ; |arinc_429_rx|rd_data_0~348                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[16]                                                                                                       ; |arinc_429_rx|sts_data[16]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~349                                                                                                      ; |arinc_429_rx|rd_data_0~349                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[17]                                                                                                       ; |arinc_429_rx|sts_data[17]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~350                                                                                                      ; |arinc_429_rx|rd_data_0~350                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[18]                                                                                                       ; |arinc_429_rx|sts_data[18]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~351                                                                                                      ; |arinc_429_rx|rd_data_0~351                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[19]                                                                                                       ; |arinc_429_rx|sts_data[19]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~352                                                                                                      ; |arinc_429_rx|rd_data_0~352                                                                                                           ; combout          ;
; |arinc_429_rx|sts_data[20]                                                                                                       ; |arinc_429_rx|sts_data[20]                                                                                                            ; q                ;
; |arinc_429_rx|rd_data_0~353                                                                                                      ; |arinc_429_rx|rd_data_0~353                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~354                                                                                                      ; |arinc_429_rx|rd_data_0~354                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~355                                                                                                      ; |arinc_429_rx|rd_data_0~355                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~356                                                                                                      ; |arinc_429_rx|rd_data_0~356                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~357                                                                                                      ; |arinc_429_rx|rd_data_0~357                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~358                                                                                                      ; |arinc_429_rx|rd_data_0~358                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~359                                                                                                      ; |arinc_429_rx|rd_data_0~359                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~360                                                                                                      ; |arinc_429_rx|rd_data_0~360                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~361                                                                                                      ; |arinc_429_rx|rd_data_0~361                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~362                                                                                                      ; |arinc_429_rx|rd_data_0~362                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~363                                                                                                      ; |arinc_429_rx|rd_data_0~363                                                                                                           ; combout          ;
; |arinc_429_rx|rd_data_0~364                                                                                                      ; |arinc_429_rx|rd_data_0~364                                                                                                           ; combout          ;
; |arinc_429_rx|data_strob_trg                                                                                                     ; |arinc_429_rx|data_strob_trg                                                                                                          ; q                ;
; |arinc_429_rx|rd_req_fifo~48                                                                                                     ; |arinc_429_rx|rd_req_fifo~48                                                                                                          ; combout          ;
; |arinc_429_rx|rd_req_fifo~49                                                                                                     ; |arinc_429_rx|rd_req_fifo~49                                                                                                          ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff                                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff                                       ; q                ;
; |arinc_429_rx|A429_ctrl_ff[5]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[5]                                                                                                         ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_wreq~21                             ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_wreq~21                                  ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff                                 ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff                                      ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_rreq~22                             ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|valid_rreq~22                                  ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_1_dff                            ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_1_dff                                 ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_2_dff                            ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_2_dff                                 ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~159                      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~159                           ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~160                      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|pulse_ram_output~160                           ; combout          ;
; |arinc_429_rx|data_trg                                                                                                           ; |arinc_429_rx|data_trg                                                                                                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb                                ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb                                     ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[0]~1413                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[0]~1413                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[1]~1414                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[1]~1414                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[2]~1415                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[2]~1415                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[3]~1416                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[3]~1416                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[4]~1417                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[4]~1417                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[5]~1418                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[5]~1418                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[6]~1419                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[6]~1419                       ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]                           ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]                                ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[7]~1420                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|ram_read_address[7]~1420                       ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[0]                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~249                                                                                                       ; |arinc_429_rx|sts_data~249                                                                                                            ; combout          ;
; |arinc_429_rx|rx_data_trg                                                                                                        ; |arinc_429_rx|rx_data_trg                                                                                                             ; q                ;
; |arinc_429_rx|in_data_shift[0]                                                                                                   ; |arinc_429_rx|in_data_shift[0]                                                                                                        ; q                ;
; |arinc_429_rx|A429_ctrl_ff[1]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[1]                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~250                                                                                                       ; |arinc_429_rx|sts_data~250                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[1]                                                                                                   ; |arinc_429_rx|in_data_shift[1]                                                                                                        ; q                ;
; |arinc_429_rx|A429_ctrl_ff[2]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[2]                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~251                                                                                                       ; |arinc_429_rx|sts_data~251                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[2]                                                                                                   ; |arinc_429_rx|in_data_shift[2]                                                                                                        ; q                ;
; |arinc_429_rx|in_data_shift[3]                                                                                                   ; |arinc_429_rx|in_data_shift[3]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~252                                                                                                       ; |arinc_429_rx|sts_data~252                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[4]                                                                                                   ; |arinc_429_rx|in_data_shift[4]                                                                                                        ; q                ;
; |arinc_429_rx|real_speed_grade[0]                                                                                                ; |arinc_429_rx|real_speed_grade[0]                                                                                                     ; q                ;
; |arinc_429_rx|in_data_shift[5]                                                                                                   ; |arinc_429_rx|in_data_shift[5]                                                                                                        ; q                ;
; |arinc_429_rx|real_speed_grade[1]                                                                                                ; |arinc_429_rx|real_speed_grade[1]                                                                                                     ; q                ;
; |arinc_429_rx|in_data_shift[6]                                                                                                   ; |arinc_429_rx|in_data_shift[6]                                                                                                        ; q                ;
; |arinc_429_rx|in_data_shift[7]                                                                                                   ; |arinc_429_rx|in_data_shift[7]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~255                                                                                                       ; |arinc_429_rx|sts_data~255                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[8]                                                                                                   ; |arinc_429_rx|in_data_shift[8]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~256                                                                                                       ; |arinc_429_rx|sts_data~256                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[9]                                                                                                   ; |arinc_429_rx|in_data_shift[9]                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~257                                                                                                       ; |arinc_429_rx|sts_data~257                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[10]                                                                                                  ; |arinc_429_rx|in_data_shift[10]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~258                                                                                                       ; |arinc_429_rx|sts_data~258                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[11]                                                                                                  ; |arinc_429_rx|in_data_shift[11]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~259                                                                                                       ; |arinc_429_rx|sts_data~259                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[12]                                                                                                  ; |arinc_429_rx|in_data_shift[12]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~260                                                                                                       ; |arinc_429_rx|sts_data~260                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[13]                                                                                                  ; |arinc_429_rx|in_data_shift[13]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~261                                                                                                       ; |arinc_429_rx|sts_data~261                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[14]                                                                                                  ; |arinc_429_rx|in_data_shift[14]                                                                                                       ; q                ;
; |arinc_429_rx|sts_data~262                                                                                                       ; |arinc_429_rx|sts_data~262                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[15]                                                                                                  ; |arinc_429_rx|in_data_shift[15]                                                                                                       ; q                ;
; |arinc_429_rx|rd_fifo_full_trg                                                                                                   ; |arinc_429_rx|rd_fifo_full_trg                                                                                                        ; q                ;
; |arinc_429_rx|sts_data~263                                                                                                       ; |arinc_429_rx|sts_data~263                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[16]                                                                                                  ; |arinc_429_rx|in_data_shift[16]                                                                                                       ; q                ;
; |arinc_429_rx|parity_fail_trg                                                                                                    ; |arinc_429_rx|parity_fail_trg                                                                                                         ; q                ;
; |arinc_429_rx|sts_data~264                                                                                                       ; |arinc_429_rx|sts_data~264                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[17]                                                                                                  ; |arinc_429_rx|in_data_shift[17]                                                                                                       ; q                ;
; |arinc_429_rx|pause_detect_error_more_trg                                                                                        ; |arinc_429_rx|pause_detect_error_more_trg                                                                                             ; q                ;
; |arinc_429_rx|sts_data~265                                                                                                       ; |arinc_429_rx|sts_data~265                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[18]                                                                                                  ; |arinc_429_rx|in_data_shift[18]                                                                                                       ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg                                                                                        ; |arinc_429_rx|pause_detect_error_less_trg                                                                                             ; q                ;
; |arinc_429_rx|sts_data~266                                                                                                       ; |arinc_429_rx|sts_data~266                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[19]                                                                                                  ; |arinc_429_rx|in_data_shift[19]                                                                                                       ; q                ;
; |arinc_429_rx|inp_dt_synch_fail_trg                                                                                              ; |arinc_429_rx|inp_dt_synch_fail_trg                                                                                                   ; q                ;
; |arinc_429_rx|sts_data~267                                                                                                       ; |arinc_429_rx|sts_data~267                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift[20]                                                                                                  ; |arinc_429_rx|in_data_shift[20]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[21]                                                                                                  ; |arinc_429_rx|in_data_shift[21]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[22]                                                                                                  ; |arinc_429_rx|in_data_shift[22]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[23]                                                                                                  ; |arinc_429_rx|in_data_shift[23]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[24]                                                                                                  ; |arinc_429_rx|in_data_shift[24]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[25]                                                                                                  ; |arinc_429_rx|in_data_shift[25]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[26]                                                                                                  ; |arinc_429_rx|in_data_shift[26]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[27]                                                                                                  ; |arinc_429_rx|in_data_shift[27]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[28]                                                                                                  ; |arinc_429_rx|in_data_shift[28]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[29]                                                                                                  ; |arinc_429_rx|in_data_shift[29]                                                                                                       ; q                ;
; |arinc_429_rx|in_data_shift[30]                                                                                                  ; |arinc_429_rx|in_data_shift[30]                                                                                                       ; q                ;
; |arinc_429_rx|input_clk_trg                                                                                                      ; |arinc_429_rx|input_clk_trg                                                                                                           ; q                ;
; |arinc_429_rx|clk_div_count_0[7]                                                                                                 ; |arinc_429_rx|clk_div_count_0[7]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[14]                                                                                                ; |arinc_429_rx|clk_div_count_0[14]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[13]                                                                                                ; |arinc_429_rx|clk_div_count_0[13]                                                                                                     ; q                ;
; |arinc_429_rx|process6~193                                                                                                       ; |arinc_429_rx|process6~193                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_0[0]                                                                                                 ; |arinc_429_rx|clk_div_count_0[0]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[6]                                                                                                 ; |arinc_429_rx|clk_div_count_0[6]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[11]                                                                                                ; |arinc_429_rx|clk_div_count_0[11]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[15]                                                                                                ; |arinc_429_rx|clk_div_count_0[15]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[12]                                                                                                ; |arinc_429_rx|clk_div_count_0[12]                                                                                                     ; q                ;
; |arinc_429_rx|process8~433                                                                                                       ; |arinc_429_rx|process8~433                                                                                                            ; combout          ;
; |arinc_429_rx|process8~434                                                                                                       ; |arinc_429_rx|process8~434                                                                                                            ; combout          ;
; |arinc_429_rx|process8~435                                                                                                       ; |arinc_429_rx|process8~435                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_0[3]                                                                                                 ; |arinc_429_rx|clk_div_count_0[3]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[10]                                                                                                ; |arinc_429_rx|clk_div_count_0[10]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_0[5]                                                                                                 ; |arinc_429_rx|clk_div_count_0[5]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[4]                                                                                                 ; |arinc_429_rx|clk_div_count_0[4]                                                                                                      ; q                ;
; |arinc_429_rx|pause_detect_strob~252                                                                                             ; |arinc_429_rx|pause_detect_strob~252                                                                                                  ; combout          ;
; |arinc_429_rx|clk_div_count_0[8]                                                                                                 ; |arinc_429_rx|clk_div_count_0[8]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[1]                                                                                                 ; |arinc_429_rx|clk_div_count_0[1]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[9]                                                                                                 ; |arinc_429_rx|clk_div_count_0[9]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_0[2]                                                                                                 ; |arinc_429_rx|clk_div_count_0[2]                                                                                                      ; q                ;
; |arinc_429_rx|process8~436                                                                                                       ; |arinc_429_rx|process8~436                                                                                                            ; combout          ;
; |arinc_429_rx|process8~437                                                                                                       ; |arinc_429_rx|process8~437                                                                                                            ; combout          ;
; |arinc_429_rx|process8~438                                                                                                       ; |arinc_429_rx|process8~438                                                                                                            ; combout          ;
; |arinc_429_rx|input_clk_trg~68                                                                                                   ; |arinc_429_rx|input_clk_trg~68                                                                                                        ; combout          ;
; |arinc_429_rx|process8~439                                                                                                       ; |arinc_429_rx|process8~439                                                                                                            ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~607                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~607                                                                                                ; combout          ;
; |arinc_429_rx|input_clk_trg~69                                                                                                   ; |arinc_429_rx|input_clk_trg~69                                                                                                        ; combout          ;
; |arinc_429_rx|input_clk_trg~70                                                                                                   ; |arinc_429_rx|input_clk_trg~70                                                                                                        ; combout          ;
; |arinc_429_rx|input_clk_trg~71                                                                                                   ; |arinc_429_rx|input_clk_trg~71                                                                                                        ; combout          ;
; |arinc_429_rx|pause_detect_strob                                                                                                 ; |arinc_429_rx|pause_detect_strob                                                                                                      ; q                ;
; |arinc_429_rx|period_cntr_fail_trg                                                                                               ; |arinc_429_rx|period_cntr_fail_trg                                                                                                    ; q                ;
; |arinc_429_rx|A429_ctrl_ff[3]                                                                                                    ; |arinc_429_rx|A429_ctrl_ff[3]                                                                                                         ; q                ;
; |arinc_429_rx|rx_sclr_trg                                                                                                        ; |arinc_429_rx|rx_sclr_trg                                                                                                             ; q                ;
; |arinc_429_rx|process4~0                                                                                                         ; |arinc_429_rx|process4~0                                                                                                              ; combout          ;
; |arinc_429_rx|bit_cntr_count[2]~68                                                                                               ; |arinc_429_rx|bit_cntr_count[2]~68                                                                                                    ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~107                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~107                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~108                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~108                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~109                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~109                                   ; combout          ;
; |arinc_429_rx|rx_sclr                                                                                                            ; |arinc_429_rx|rx_sclr                                                                                                                 ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~110                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|full_dff~110                                   ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]~644                                                                                                ; |arinc_429_rx|A429_ctrl_ff[0]~644                                                                                                     ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]~645                                                                                                ; |arinc_429_rx|A429_ctrl_ff[0]~645                                                                                                     ; combout          ;
; |arinc_429_rx|A429_ctrl_ff[0]~646                                                                                                ; |arinc_429_rx|A429_ctrl_ff[0]~646                                                                                                     ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]~2                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[0]~2                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~158                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~158                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~159                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~159                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~160                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~160                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~161                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~161                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_0_dff                            ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_is_0_dff                                 ; q                ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~15                        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~15                             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~85                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~85                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~107                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~107                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~108                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_1~108                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~86                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|empty_dff~86                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]~51                        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|wrreq_delaya[1]~51                             ; combout          ;
; |arinc_429_rx|rxd_1_ff                                                                                                           ; |arinc_429_rx|rxd_1_ff                                                                                                                ; q                ;
; |arinc_429_rx|shift_data_strob_trg                                                                                               ; |arinc_429_rx|shift_data_strob_trg                                                                                                    ; q                ;
; |arinc_429_rx|rxd_0_ff                                                                                                           ; |arinc_429_rx|rxd_0_ff                                                                                                                ; q                ;
; |arinc_429_rx|data_trg~76                                                                                                        ; |arinc_429_rx|data_trg~76                                                                                                             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]~8                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[0]~8                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~1                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~1                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]~7                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[1]~7                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]~6                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[2]~6                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]~5                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[3]~5                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]~4                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[4]~4                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]~3                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[5]~3                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]~2                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[6]~2                              ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]~1                         ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]~1                              ; combout          ;
; |arinc_429_rx|process20~39                                                                                                       ; |arinc_429_rx|process20~39                                                                                                            ; combout          ;
; |arinc_429_rx|process20~40                                                                                                       ; |arinc_429_rx|process20~40                                                                                                            ; combout          ;
; |arinc_429_rx|in_data_shift~1414                                                                                                 ; |arinc_429_rx|in_data_shift~1414                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift[1]~1415                                                                                              ; |arinc_429_rx|in_data_shift[1]~1415                                                                                                   ; combout          ;
; |arinc_429_rx|in_data_shift~1416                                                                                                 ; |arinc_429_rx|in_data_shift~1416                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1417                                                                                                 ; |arinc_429_rx|in_data_shift~1417                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1418                                                                                                 ; |arinc_429_rx|in_data_shift~1418                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1419                                                                                                 ; |arinc_429_rx|in_data_shift~1419                                                                                                      ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[9]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[9]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[8]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[8]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[7]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[7]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1292                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1292                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[3]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[3]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[2]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[2]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[5]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[5]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[4]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[4]                                                                                                   ; q                ;
; |arinc_429_rx|LessThan11~164                                                                                                     ; |arinc_429_rx|LessThan11~164                                                                                                          ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[6]                                                                                              ; |arinc_429_rx|clk_div_count_1_ff[6]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[10]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[10]                                                                                                  ; q                ;
; |arinc_429_rx|LessThan11~165                                                                                                     ; |arinc_429_rx|LessThan11~165                                                                                                          ; combout          ;
; |arinc_429_rx|rxd_0_ff_dff                                                                                                       ; |arinc_429_rx|rxd_0_ff_dff                                                                                                            ; q                ;
; |arinc_429_rx|rxd_1_ff_dff                                                                                                       ; |arinc_429_rx|rxd_1_ff_dff                                                                                                            ; q                ;
; |arinc_429_rx|process14~126                                                                                                      ; |arinc_429_rx|process14~126                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[15]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[15]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[14]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[14]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[13]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[13]                                                                                                  ; q                ;
; |arinc_429_rx|process14~127                                                                                                      ; |arinc_429_rx|process14~127                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[12]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[12]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_1_ff[11]                                                                                             ; |arinc_429_rx|clk_div_count_1_ff[11]                                                                                                  ; q                ;
; |arinc_429_rx|real_speed_grade~888                                                                                               ; |arinc_429_rx|real_speed_grade~888                                                                                                    ; combout          ;
; |arinc_429_rx|LessThan10~180                                                                                                     ; |arinc_429_rx|LessThan10~180                                                                                                          ; combout          ;
; |arinc_429_rx|LessThan10~181                                                                                                     ; |arinc_429_rx|LessThan10~181                                                                                                          ; combout          ;
; |arinc_429_rx|LessThan10~182                                                                                                     ; |arinc_429_rx|LessThan10~182                                                                                                          ; combout          ;
; |arinc_429_rx|pause_detect_fail_trg_dff                                                                                          ; |arinc_429_rx|pause_detect_fail_trg_dff                                                                                               ; q                ;
; |arinc_429_rx|pause_detect_fail_trg                                                                                              ; |arinc_429_rx|pause_detect_fail_trg                                                                                                   ; q                ;
; |arinc_429_rx|process6~194                                                                                                       ; |arinc_429_rx|process6~194                                                                                                            ; combout          ;
; |arinc_429_rx|process6~195                                                                                                       ; |arinc_429_rx|process6~195                                                                                                            ; combout          ;
; |arinc_429_rx|process6~196                                                                                                       ; |arinc_429_rx|process6~196                                                                                                            ; combout          ;
; |arinc_429_rx|process6~197                                                                                                       ; |arinc_429_rx|process6~197                                                                                                            ; combout          ;
; |arinc_429_rx|process6~198                                                                                                       ; |arinc_429_rx|process6~198                                                                                                            ; combout          ;
; |arinc_429_rx|process6~199                                                                                                       ; |arinc_429_rx|process6~199                                                                                                            ; combout          ;
; |arinc_429_rx|real_speed_grade[1]~889                                                                                            ; |arinc_429_rx|real_speed_grade[1]~889                                                                                                 ; combout          ;
; |arinc_429_rx|real_speed_grade~890                                                                                               ; |arinc_429_rx|real_speed_grade~890                                                                                                    ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1293                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1293                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1294                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1294                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff[2]~1295                                                                                         ; |arinc_429_rx|clk_div_count_1_ff[2]~1295                                                                                              ; combout          ;
; |arinc_429_rx|real_speed_grade[1]~891                                                                                            ; |arinc_429_rx|real_speed_grade[1]~891                                                                                                 ; combout          ;
; |arinc_429_rx|in_data_shift~1420                                                                                                 ; |arinc_429_rx|in_data_shift~1420                                                                                                      ; combout          ;
; |arinc_429_rx|real_speed_grade~892                                                                                               ; |arinc_429_rx|real_speed_grade~892                                                                                                    ; combout          ;
; |arinc_429_rx|in_data_shift~1421                                                                                                 ; |arinc_429_rx|in_data_shift~1421                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1422                                                                                                 ; |arinc_429_rx|in_data_shift~1422                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1423                                                                                                 ; |arinc_429_rx|in_data_shift~1423                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1424                                                                                                 ; |arinc_429_rx|in_data_shift~1424                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1425                                                                                                 ; |arinc_429_rx|in_data_shift~1425                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1426                                                                                                 ; |arinc_429_rx|in_data_shift~1426                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1427                                                                                                 ; |arinc_429_rx|in_data_shift~1427                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1428                                                                                                 ; |arinc_429_rx|in_data_shift~1428                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1429                                                                                                 ; |arinc_429_rx|in_data_shift~1429                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1430                                                                                                 ; |arinc_429_rx|in_data_shift~1430                                                                                                      ; combout          ;
; |arinc_429_rx|rd_fifo_full_trg~88                                                                                                ; |arinc_429_rx|rd_fifo_full_trg~88                                                                                                     ; combout          ;
; |arinc_429_rx|rd_fifo_full_trg~89                                                                                                ; |arinc_429_rx|rd_fifo_full_trg~89                                                                                                     ; combout          ;
; |arinc_429_rx|in_data_shift~1431                                                                                                 ; |arinc_429_rx|in_data_shift~1431                                                                                                      ; combout          ;
; |arinc_429_rx|process17~281                                                                                                      ; |arinc_429_rx|process17~281                                                                                                           ; combout          ;
; |arinc_429_rx|process17~282                                                                                                      ; |arinc_429_rx|process17~282                                                                                                           ; combout          ;
; |arinc_429_rx|process17~283                                                                                                      ; |arinc_429_rx|process17~283                                                                                                           ; combout          ;
; |arinc_429_rx|process17~284                                                                                                      ; |arinc_429_rx|process17~284                                                                                                           ; combout          ;
; |arinc_429_rx|process17~285                                                                                                      ; |arinc_429_rx|process17~285                                                                                                           ; combout          ;
; |arinc_429_rx|process17~286                                                                                                      ; |arinc_429_rx|process17~286                                                                                                           ; combout          ;
; |arinc_429_rx|process17~287                                                                                                      ; |arinc_429_rx|process17~287                                                                                                           ; combout          ;
; |arinc_429_rx|process17~288                                                                                                      ; |arinc_429_rx|process17~288                                                                                                           ; combout          ;
; |arinc_429_rx|process17~289                                                                                                      ; |arinc_429_rx|process17~289                                                                                                           ; combout          ;
; |arinc_429_rx|process17~290                                                                                                      ; |arinc_429_rx|process17~290                                                                                                           ; combout          ;
; |arinc_429_rx|parity_fail_trg~38                                                                                                 ; |arinc_429_rx|parity_fail_trg~38                                                                                                      ; combout          ;
; |arinc_429_rx|parity_fail_trg~39                                                                                                 ; |arinc_429_rx|parity_fail_trg~39                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1432                                                                                                 ; |arinc_429_rx|in_data_shift~1432                                                                                                      ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~199                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~199                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~200                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~200                                                                                         ; combout          ;
; |arinc_429_rx|process6~0                                                                                                         ; |arinc_429_rx|process6~0                                                                                                              ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~201                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~201                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~202                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~202                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~203                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~203                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~204                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~204                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_more_trg~205                                                                                    ; |arinc_429_rx|pause_detect_error_more_trg~205                                                                                         ; combout          ;
; |arinc_429_rx|in_data_shift~1433                                                                                                 ; |arinc_429_rx|in_data_shift~1433                                                                                                      ; combout          ;
; |arinc_429_rx|or_rxd_strob~24                                                                                                    ; |arinc_429_rx|or_rxd_strob~24                                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_trg                                                                                                   ; |arinc_429_rx|pause_detect_trg                                                                                                        ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[15]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[15]                                                                                                  ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg~766                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~766                                                                                         ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[14]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[14]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[13]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[13]                                                                                                  ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg~767                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~767                                                                                         ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[5]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[5]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[4]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[4]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[3]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[3]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[2]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[2]                                                                                                   ; q                ;
; |arinc_429_rx|LessThan1~252                                                                                                      ; |arinc_429_rx|LessThan1~252                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[7]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[7]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[6]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[6]                                                                                                   ; q                ;
; |arinc_429_rx|LessThan2~178                                                                                                      ; |arinc_429_rx|LessThan2~178                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[8]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[8]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[9]                                                                                              ; |arinc_429_rx|clk_div_count_0_ff[9]                                                                                                   ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[11]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[11]                                                                                                  ; q                ;
; |arinc_429_rx|clk_div_count_0_ff[10]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[10]                                                                                                  ; q                ;
; |arinc_429_rx|LessThan2~179                                                                                                      ; |arinc_429_rx|LessThan2~179                                                                                                           ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[12]                                                                                             ; |arinc_429_rx|clk_div_count_0_ff[12]                                                                                                  ; q                ;
; |arinc_429_rx|pause_detect_error_less_trg~768                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~768                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~769                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~769                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~770                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~770                                                                                         ; combout          ;
; |arinc_429_rx|LessThan1~253                                                                                                      ; |arinc_429_rx|LessThan1~253                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan1~254                                                                                                      ; |arinc_429_rx|LessThan1~254                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan1~255                                                                                                      ; |arinc_429_rx|LessThan1~255                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan1~256                                                                                                      ; |arinc_429_rx|LessThan1~256                                                                                                           ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~771                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~771                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~772                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~772                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~773                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~773                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~774                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~774                                                                                         ; combout          ;
; |arinc_429_rx|pause_detect_error_less_trg~775                                                                                    ; |arinc_429_rx|pause_detect_error_less_trg~775                                                                                         ; combout          ;
; |arinc_429_rx|in_data_shift~1434                                                                                                 ; |arinc_429_rx|in_data_shift~1434                                                                                                      ; combout          ;
; |arinc_429_rx|inp_dt_synch_fail_trg~93                                                                                           ; |arinc_429_rx|inp_dt_synch_fail_trg~93                                                                                                ; combout          ;
; |arinc_429_rx|in_data_shift~1435                                                                                                 ; |arinc_429_rx|in_data_shift~1435                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1436                                                                                                 ; |arinc_429_rx|in_data_shift~1436                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1437                                                                                                 ; |arinc_429_rx|in_data_shift~1437                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1438                                                                                                 ; |arinc_429_rx|in_data_shift~1438                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1439                                                                                                 ; |arinc_429_rx|in_data_shift~1439                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1440                                                                                                 ; |arinc_429_rx|in_data_shift~1440                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1441                                                                                                 ; |arinc_429_rx|in_data_shift~1441                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1442                                                                                                 ; |arinc_429_rx|in_data_shift~1442                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1443                                                                                                 ; |arinc_429_rx|in_data_shift~1443                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1444                                                                                                 ; |arinc_429_rx|in_data_shift~1444                                                                                                      ; combout          ;
; |arinc_429_rx|in_data_shift~1445                                                                                                 ; |arinc_429_rx|in_data_shift~1445                                                                                                      ; combout          ;
; |arinc_429_rx|clk_div_count_1[3]                                                                                                 ; |arinc_429_rx|clk_div_count_1[3]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[1]                                                                                                 ; |arinc_429_rx|clk_div_count_1[1]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[8]                                                                                                 ; |arinc_429_rx|clk_div_count_1[8]                                                                                                      ; q                ;
; |arinc_429_rx|process8~440                                                                                                       ; |arinc_429_rx|process8~440                                                                                                            ; combout          ;
; |arinc_429_rx|process8~441                                                                                                       ; |arinc_429_rx|process8~441                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[15]                                                                                                ; |arinc_429_rx|clk_div_count_1[15]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[14]                                                                                                ; |arinc_429_rx|clk_div_count_1[14]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[13]                                                                                                ; |arinc_429_rx|clk_div_count_1[13]                                                                                                     ; q                ;
; |arinc_429_rx|process8~442                                                                                                       ; |arinc_429_rx|process8~442                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[0]                                                                                                 ; |arinc_429_rx|clk_div_count_1[0]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[7]                                                                                                 ; |arinc_429_rx|clk_div_count_1[7]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[6]                                                                                                 ; |arinc_429_rx|clk_div_count_1[6]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[12]                                                                                                ; |arinc_429_rx|clk_div_count_1[12]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[11]                                                                                                ; |arinc_429_rx|clk_div_count_1[11]                                                                                                     ; q                ;
; |arinc_429_rx|process8~443                                                                                                       ; |arinc_429_rx|process8~443                                                                                                            ; combout          ;
; |arinc_429_rx|process8~444                                                                                                       ; |arinc_429_rx|process8~444                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[5]                                                                                                 ; |arinc_429_rx|clk_div_count_1[5]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[4]                                                                                                 ; |arinc_429_rx|clk_div_count_1[4]                                                                                                      ; q                ;
; |arinc_429_rx|clk_div_count_1[10]                                                                                                ; |arinc_429_rx|clk_div_count_1[10]                                                                                                     ; q                ;
; |arinc_429_rx|clk_div_count_1[9]                                                                                                 ; |arinc_429_rx|clk_div_count_1[9]                                                                                                      ; q                ;
; |arinc_429_rx|process8~445                                                                                                       ; |arinc_429_rx|process8~445                                                                                                            ; combout          ;
; |arinc_429_rx|clk_div_count_1[2]                                                                                                 ; |arinc_429_rx|clk_div_count_1[2]                                                                                                      ; q                ;
; |arinc_429_rx|process8~446                                                                                                       ; |arinc_429_rx|process8~446                                                                                                            ; combout          ;
; |arinc_429_rx|process8~447                                                                                                       ; |arinc_429_rx|process8~447                                                                                                            ; combout          ;
; |arinc_429_rx|process8~448                                                                                                       ; |arinc_429_rx|process8~448                                                                                                            ; combout          ;
; |arinc_429_rx|process8~449                                                                                                       ; |arinc_429_rx|process8~449                                                                                                            ; combout          ;
; |arinc_429_rx|shift_data_strob_trg~17                                                                                            ; |arinc_429_rx|shift_data_strob_trg~17                                                                                                 ; combout          ;
; |arinc_429_rx|input_clk_trg~72                                                                                                   ; |arinc_429_rx|input_clk_trg~72                                                                                                        ; combout          ;
; |arinc_429_rx|clk_div_count_0~472                                                                                                ; |arinc_429_rx|clk_div_count_0~472                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0[11]~473                                                                                            ; |arinc_429_rx|clk_div_count_0[11]~473                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0~474                                                                                                ; |arinc_429_rx|clk_div_count_0~474                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~475                                                                                                ; |arinc_429_rx|clk_div_count_0~475                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~476                                                                                                ; |arinc_429_rx|clk_div_count_0~476                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~477                                                                                                ; |arinc_429_rx|clk_div_count_0~477                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~478                                                                                                ; |arinc_429_rx|clk_div_count_0~478                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~479                                                                                                ; |arinc_429_rx|clk_div_count_0~479                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~480                                                                                                ; |arinc_429_rx|clk_div_count_0~480                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~481                                                                                                ; |arinc_429_rx|clk_div_count_0~481                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~482                                                                                                ; |arinc_429_rx|clk_div_count_0~482                                                                                                     ; combout          ;
; |arinc_429_rx|pause_detect_strob~253                                                                                             ; |arinc_429_rx|pause_detect_strob~253                                                                                                  ; combout          ;
; |arinc_429_rx|process8~450                                                                                                       ; |arinc_429_rx|process8~450                                                                                                            ; combout          ;
; |arinc_429_rx|pause_detect_strob~254                                                                                             ; |arinc_429_rx|pause_detect_strob~254                                                                                                  ; combout          ;
; |arinc_429_rx|pause_detect_strob~255                                                                                             ; |arinc_429_rx|pause_detect_strob~255                                                                                                  ; combout          ;
; |arinc_429_rx|pause_detect_strob~256                                                                                             ; |arinc_429_rx|pause_detect_strob~256                                                                                                  ; combout          ;
; |arinc_429_rx|bit_cntr_trg                                                                                                       ; |arinc_429_rx|bit_cntr_trg                                                                                                            ; q                ;
; |arinc_429_rx|period_cntr_fail_trg~608                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~608                                                                                                ; combout          ;
; |arinc_429_rx|process12~1504                                                                                                     ; |arinc_429_rx|process12~1504                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1505                                                                                                     ; |arinc_429_rx|process12~1505                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1506                                                                                                     ; |arinc_429_rx|process12~1506                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1507                                                                                                     ; |arinc_429_rx|process12~1507                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1508                                                                                                     ; |arinc_429_rx|process12~1508                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1509                                                                                                     ; |arinc_429_rx|process12~1509                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1510                                                                                                     ; |arinc_429_rx|process12~1510                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1511                                                                                                     ; |arinc_429_rx|process12~1511                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1512                                                                                                     ; |arinc_429_rx|process12~1512                                                                                                          ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~609                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~609                                                                                                ; combout          ;
; |arinc_429_rx|process12~1513                                                                                                     ; |arinc_429_rx|process12~1513                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1514                                                                                                     ; |arinc_429_rx|process12~1514                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1515                                                                                                     ; |arinc_429_rx|process12~1515                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1516                                                                                                     ; |arinc_429_rx|process12~1516                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1517                                                                                                     ; |arinc_429_rx|process12~1517                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1518                                                                                                     ; |arinc_429_rx|process12~1518                                                                                                          ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~610                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~610                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~611                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~611                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~612                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~612                                                                                                ; combout          ;
; |arinc_429_rx|process12~1519                                                                                                     ; |arinc_429_rx|process12~1519                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1520                                                                                                     ; |arinc_429_rx|process12~1520                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1521                                                                                                     ; |arinc_429_rx|process12~1521                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1522                                                                                                     ; |arinc_429_rx|process12~1522                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1523                                                                                                     ; |arinc_429_rx|process12~1523                                                                                                          ; combout          ;
; |arinc_429_rx|process12~1524                                                                                                     ; |arinc_429_rx|process12~1524                                                                                                          ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~613                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~613                                                                                                ; combout          ;
; |arinc_429_rx|LessThan3~173                                                                                                      ; |arinc_429_rx|LessThan3~173                                                                                                           ; combout          ;
; |arinc_429_rx|LessThan3~174                                                                                                      ; |arinc_429_rx|LessThan3~174                                                                                                           ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~614                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~614                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~615                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~615                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~616                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~616                                                                                                ; combout          ;
; |arinc_429_rx|period_cntr_fail_trg~617                                                                                           ; |arinc_429_rx|period_cntr_fail_trg~617                                                                                                ; combout          ;
; |arinc_429_rx|rxd_1_ff~38                                                                                                        ; |arinc_429_rx|rxd_1_ff~38                                                                                                             ; combout          ;
; |arinc_429_rx|rxd_0_ff~40                                                                                                        ; |arinc_429_rx|rxd_0_ff~40                                                                                                             ; combout          ;
; |arinc_429_rx|pause_detect_fail_trg~0                                                                                            ; |arinc_429_rx|pause_detect_fail_trg~0                                                                                                 ; combout          ;
; |arinc_429_rx|pause_detect_trg~65                                                                                                ; |arinc_429_rx|pause_detect_trg~65                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff[3]~1269                                                                                         ; |arinc_429_rx|clk_div_count_0_ff[3]~1269                                                                                              ; combout          ;
; |arinc_429_rx|clk_div_count_1~626                                                                                                ; |arinc_429_rx|clk_div_count_1~626                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~627                                                                                                ; |arinc_429_rx|clk_div_count_1~627                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~628                                                                                                ; |arinc_429_rx|clk_div_count_1~628                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~629                                                                                                ; |arinc_429_rx|clk_div_count_1~629                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~630                                                                                                ; |arinc_429_rx|clk_div_count_1~630                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~631                                                                                                ; |arinc_429_rx|clk_div_count_1~631                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~632                                                                                                ; |arinc_429_rx|clk_div_count_1~632                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~633                                                                                                ; |arinc_429_rx|clk_div_count_1~633                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~634                                                                                                ; |arinc_429_rx|clk_div_count_1~634                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~635                                                                                                ; |arinc_429_rx|clk_div_count_1~635                                                                                                     ; combout          ;
; |arinc_429_rx|bit_cntr_trg~161                                                                                                   ; |arinc_429_rx|bit_cntr_trg~161                                                                                                        ; combout          ;
; |arinc_429_rx|bit_cntr_trg~162                                                                                                   ; |arinc_429_rx|bit_cntr_trg~162                                                                                                        ; combout          ;
; |arinc_429_rx|bit_cntr_trg~163                                                                                                   ; |arinc_429_rx|bit_cntr_trg~163                                                                                                        ; combout          ;
; |arinc_429_rx|period_cntr_count[9]~418                                                                                           ; |arinc_429_rx|period_cntr_count[9]~418                                                                                                ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~162                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~162                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~163                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~163                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~164                       ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_2~164                            ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~16                        ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|usedw_will_be_0~16                             ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|_~28                      ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|_~28                           ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~2                              ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|rd_ptr_lsb~2                                   ; combout          ;
; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|_~25                  ; |arinc_429_rx|scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_pmb:rd_ptr_msb|_~25                       ; combout          ;
; |arinc_429_rx|clk_div_count_0~483                                                                                                ; |arinc_429_rx|clk_div_count_0~483                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~484                                                                                                ; |arinc_429_rx|clk_div_count_0~484                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~485                                                                                                ; |arinc_429_rx|clk_div_count_0~485                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~486                                                                                                ; |arinc_429_rx|clk_div_count_0~486                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~487                                                                                                ; |arinc_429_rx|clk_div_count_0~487                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_0~488                                                                                                ; |arinc_429_rx|clk_div_count_0~488                                                                                                     ; combout          ;
; |arinc_429_rx|pause_detect_strob~257                                                                                             ; |arinc_429_rx|pause_detect_strob~257                                                                                                  ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1296                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1296                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1297                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1297                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1298                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1298                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1299                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1299                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1300                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1300                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1301                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1301                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1302                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1302                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1303                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1303                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1304                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1304                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1305                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1305                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1306                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1306                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1307                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1307                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1308                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1308                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1_ff~1309                                                                                            ; |arinc_429_rx|clk_div_count_1_ff~1309                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1270                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1270                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1271                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1271                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1272                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1272                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1273                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1273                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1274                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1274                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1275                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1275                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1276                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1276                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1277                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1277                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1278                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1278                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1279                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1279                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1280                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1280                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1281                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1281                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1282                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1282                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_0_ff~1283                                                                                            ; |arinc_429_rx|clk_div_count_0_ff~1283                                                                                                 ; combout          ;
; |arinc_429_rx|clk_div_count_1~636                                                                                                ; |arinc_429_rx|clk_div_count_1~636                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~637                                                                                                ; |arinc_429_rx|clk_div_count_1~637                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~638                                                                                                ; |arinc_429_rx|clk_div_count_1~638                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~639                                                                                                ; |arinc_429_rx|clk_div_count_1~639                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~640                                                                                                ; |arinc_429_rx|clk_div_count_1~640                                                                                                     ; combout          ;
; |arinc_429_rx|clk_div_count_1~641                                                                                                ; |arinc_429_rx|clk_div_count_1~641                                                                                                     ; combout          ;
; |arinc_429_rx|~GND                                                                                                               ; |arinc_429_rx|~GND                                                                                                                    ; combout          ;
; |arinc_429_rx|wren_1                                                                                                             ; |arinc_429_rx|wren_1                                                                                                                  ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[0]                                                                                           ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[1]                                                                                           ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[2]                                                                                           ; padout           ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]~output                                                                               ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]~output                                                                                    ; o                ;
; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]                                                                                      ; |arinc_429_rx|SHIFT_NUMBER_VALUE_std_out[3]                                                                                           ; padout           ;
; |arinc_429_rx|rd_adr_change_dff~input                                                                                            ; |arinc_429_rx|rd_adr_change_dff~input                                                                                                 ; o                ;
; |arinc_429_rx|rd_adr_change_dff                                                                                                  ; |arinc_429_rx|rd_adr_change_dff                                                                                                       ; padout           ;
; |arinc_429_rx|nReset~input                                                                                                       ; |arinc_429_rx|nReset~input                                                                                                            ; o                ;
; |arinc_429_rx|nReset                                                                                                             ; |arinc_429_rx|nReset                                                                                                                  ; padout           ;
; |arinc_429_rx|wren_0~input                                                                                                       ; |arinc_429_rx|wren_0~input                                                                                                            ; o                ;
; |arinc_429_rx|wren_0                                                                                                             ; |arinc_429_rx|wren_0                                                                                                                  ; padout           ;
; |arinc_429_rx|rxd_1~input                                                                                                        ; |arinc_429_rx|rxd_1~input                                                                                                             ; o                ;
; |arinc_429_rx|rxd_1                                                                                                              ; |arinc_429_rx|rxd_1                                                                                                                   ; padout           ;
; |arinc_429_rx|rxd_0~input                                                                                                        ; |arinc_429_rx|rxd_0~input                                                                                                             ; o                ;
; |arinc_429_rx|rxd_0                                                                                                              ; |arinc_429_rx|rxd_0                                                                                                                   ; padout           ;
; |arinc_429_rx|rd_data_0[0]                                                                                                       ; |arinc_429_rx|rd_data_0[0]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[1]                                                                                                       ; |arinc_429_rx|rd_data_0[1]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[2]                                                                                                       ; |arinc_429_rx|rd_data_0[2]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[3]                                                                                                       ; |arinc_429_rx|rd_data_0[3]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[4]                                                                                                       ; |arinc_429_rx|rd_data_0[4]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[7]                                                                                                       ; |arinc_429_rx|rd_data_0[7]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[8]                                                                                                       ; |arinc_429_rx|rd_data_0[8]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[9]                                                                                                       ; |arinc_429_rx|rd_data_0[9]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_0[10]                                                                                                      ; |arinc_429_rx|rd_data_0[10]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[11]                                                                                                      ; |arinc_429_rx|rd_data_0[11]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[12]                                                                                                      ; |arinc_429_rx|rd_data_0[12]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[13]                                                                                                      ; |arinc_429_rx|rd_data_0[13]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[14]                                                                                                      ; |arinc_429_rx|rd_data_0[14]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[15]                                                                                                      ; |arinc_429_rx|rd_data_0[15]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[16]                                                                                                      ; |arinc_429_rx|rd_data_0[16]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[17]                                                                                                      ; |arinc_429_rx|rd_data_0[17]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[18]                                                                                                      ; |arinc_429_rx|rd_data_0[18]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[19]                                                                                                      ; |arinc_429_rx|rd_data_0[19]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[20]                                                                                                      ; |arinc_429_rx|rd_data_0[20]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[21]                                                                                                      ; |arinc_429_rx|rd_data_0[21]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[22]                                                                                                      ; |arinc_429_rx|rd_data_0[22]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[23]                                                                                                      ; |arinc_429_rx|rd_data_0[23]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[24]                                                                                                      ; |arinc_429_rx|rd_data_0[24]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[25]                                                                                                      ; |arinc_429_rx|rd_data_0[25]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[26]                                                                                                      ; |arinc_429_rx|rd_data_0[26]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[27]                                                                                                      ; |arinc_429_rx|rd_data_0[27]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[28]                                                                                                      ; |arinc_429_rx|rd_data_0[28]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[29]                                                                                                      ; |arinc_429_rx|rd_data_0[29]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[30]                                                                                                      ; |arinc_429_rx|rd_data_0[30]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_0[31]                                                                                                      ; |arinc_429_rx|rd_data_0[31]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[0]                                                                                                       ; |arinc_429_rx|rd_data_1[0]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[1]                                                                                                       ; |arinc_429_rx|rd_data_1[1]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[2]                                                                                                       ; |arinc_429_rx|rd_data_1[2]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[3]                                                                                                       ; |arinc_429_rx|rd_data_1[3]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[4]                                                                                                       ; |arinc_429_rx|rd_data_1[4]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[5]                                                                                                       ; |arinc_429_rx|rd_data_1[5]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[6]                                                                                                       ; |arinc_429_rx|rd_data_1[6]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[7]                                                                                                       ; |arinc_429_rx|rd_data_1[7]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[8]                                                                                                       ; |arinc_429_rx|rd_data_1[8]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[9]                                                                                                       ; |arinc_429_rx|rd_data_1[9]                                                                                                            ; pin_out          ;
; |arinc_429_rx|rd_data_1[10]                                                                                                      ; |arinc_429_rx|rd_data_1[10]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[11]                                                                                                      ; |arinc_429_rx|rd_data_1[11]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[12]                                                                                                      ; |arinc_429_rx|rd_data_1[12]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[13]                                                                                                      ; |arinc_429_rx|rd_data_1[13]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[14]                                                                                                      ; |arinc_429_rx|rd_data_1[14]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[15]                                                                                                      ; |arinc_429_rx|rd_data_1[15]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[16]                                                                                                      ; |arinc_429_rx|rd_data_1[16]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[17]                                                                                                      ; |arinc_429_rx|rd_data_1[17]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[18]                                                                                                      ; |arinc_429_rx|rd_data_1[18]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[19]                                                                                                      ; |arinc_429_rx|rd_data_1[19]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[20]                                                                                                      ; |arinc_429_rx|rd_data_1[20]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[21]                                                                                                      ; |arinc_429_rx|rd_data_1[21]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[22]                                                                                                      ; |arinc_429_rx|rd_data_1[22]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[23]                                                                                                      ; |arinc_429_rx|rd_data_1[23]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[24]                                                                                                      ; |arinc_429_rx|rd_data_1[24]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[25]                                                                                                      ; |arinc_429_rx|rd_data_1[25]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[26]                                                                                                      ; |arinc_429_rx|rd_data_1[26]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[27]                                                                                                      ; |arinc_429_rx|rd_data_1[27]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[28]                                                                                                      ; |arinc_429_rx|rd_data_1[28]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[29]                                                                                                      ; |arinc_429_rx|rd_data_1[29]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[30]                                                                                                      ; |arinc_429_rx|rd_data_1[30]                                                                                                           ; pin_out          ;
; |arinc_429_rx|rd_data_1[31]                                                                                                      ; |arinc_429_rx|rd_data_1[31]                                                                                                           ; pin_out          ;
; |arinc_429_rx|wr_data_0[5]                                                                                                       ; |arinc_429_rx|wr_data_0[5]                                                                                                            ; out              ;
; |arinc_429_rx|wr_adr[23]                                                                                                         ; |arinc_429_rx|wr_adr[23]                                                                                                              ; out              ;
; |arinc_429_rx|wr_be_0[0]                                                                                                         ; |arinc_429_rx|wr_be_0[0]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[19]                                                                                                         ; |arinc_429_rx|wr_adr[19]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[17]                                                                                                         ; |arinc_429_rx|wr_adr[17]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[18]                                                                                                         ; |arinc_429_rx|wr_adr[18]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[22]                                                                                                         ; |arinc_429_rx|wr_adr[22]                                                                                                              ; out              ;
; |arinc_429_rx|wr_adr[16]                                                                                                         ; |arinc_429_rx|wr_adr[16]                                                                                                              ; out              ;
; |arinc_429_rx|wr_data_0[0]                                                                                                       ; |arinc_429_rx|wr_data_0[0]                                                                                                            ; out              ;
; |arinc_429_rx|rd_adr[19]                                                                                                         ; |arinc_429_rx|rd_adr[19]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[17]                                                                                                         ; |arinc_429_rx|rd_adr[17]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[18]                                                                                                         ; |arinc_429_rx|rd_adr[18]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[16]                                                                                                         ; |arinc_429_rx|rd_adr[16]                                                                                                              ; out              ;
; |arinc_429_rx|rd_adr[22]                                                                                                         ; |arinc_429_rx|rd_adr[22]                                                                                                              ; out              ;
; |arinc_429_rx|wr_data_0[1]                                                                                                       ; |arinc_429_rx|wr_data_0[1]                                                                                                            ; out              ;
; |arinc_429_rx|wr_data_0[2]                                                                                                       ; |arinc_429_rx|wr_data_0[2]                                                                                                            ; out              ;
; |arinc_429_rx|wr_data_0[3]                                                                                                       ; |arinc_429_rx|wr_data_0[3]                                                                                                            ; out              ;
; |arinc_429_rx|nReset~inputclkctrl                                                                                                ; |arinc_429_rx|nReset~inputclkctrl                                                                                                     ; outclk           ;
; |arinc_429_rx|A429_ctrl_ff[2]~feeder                                                                                             ; |arinc_429_rx|A429_ctrl_ff[2]~feeder                                                                                                  ; combout          ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Wed Feb 05 00:22:42 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arinc_429_rx -c arinc_429_rx
Info: Using vector source file "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of arinc_429_rx.vwf called arinc_429_rx.sim_ori.vwf has been created in the db folder
Warning: Can't find signal in vector source file for input pin "|arinc_429_rx|rd_adr_change_dff"
Info: Inverted registers were found during simulation
    Info: Register: |arinc_429_rx|real_speed_grade[0]
    Info: Register: |arinc_429_rx|real_speed_grade[1]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       1.84 %
Info: Number of transitions in simulation is 66
Info: Vector file arinc_429_rx.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Allocated 150 megabytes of memory during processing
    Info: Processing ended: Wed Feb 05 00:22:43 2014
    Info: Elapsed time: 00:00:01


