var searchData=
[
  ['p_5fvga_5fdrawsinglepixelline_0',['P_VGA_DrawSinglePixelLine',['../stm32__ub__vga__screen_8c.html#ac54d68745c02cad74c928c49f25a52c7',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finitdma_1',['P_VGA_InitDMA',['../stm32__ub__vga__screen_8c.html#a87758d0e3e307caf0bc87b7334b04895',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finitint_2',['P_VGA_InitINT',['../stm32__ub__vga__screen_8c.html#ab9e43f72aad9270f6e6c4eaf35aff299',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finitio_3',['P_VGA_InitIO',['../stm32__ub__vga__screen_8c.html#a21730dd4c6523767595de362b79c7b6e',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finittim_4',['P_VGA_InitTIM',['../stm32__ub__vga__screen_8c.html#ab23e9be4f795e84448ae047f3c75d2ba',1,'stm32_ub_vga_screen.c']]],
  ['par_5',['PAR',['../struct_d_m_a___stream___type_def.html#adbeac1d47cb85ab52dac71d520273947',1,'DMA_Stream_TypeDef']]],
  ['parse_5fcommand_6',['parse_command',['../_front_8h.html#a0d05762fb2a6f759cf6e38111efc5dfa',1,'parse_command(const char *input, Command *cmd):&#160;Front.c'],['../_front_8c.html#a0d05762fb2a6f759cf6e38111efc5dfa',1,'parse_command(const char *input, Command *cmd):&#160;Front.c']]],
  ['patt2_7',['PATT2',['../struct_f_s_m_c___bank2___type_def.html#a9b2c273e4b84f24efbd731bd4ba76a84',1,'FSMC_Bank2_TypeDef']]],
  ['patt3_8',['PATT3',['../struct_f_s_m_c___bank3___type_def.html#a0cbf1b4647f98914238202828de47416',1,'FSMC_Bank3_TypeDef']]],
  ['patt4_9',['PATT4',['../struct_f_s_m_c___bank4___type_def.html#a4cccc7802b573135311cc38e7f247ff5',1,'FSMC_Bank4_TypeDef']]],
  ['pclk1_5ffrequency_10',['PCLK1_Frequency',['../struct_r_c_c___clocks_type_def.html#add4cfc63c35178d187107edc764e0b8f',1,'RCC_ClocksTypeDef']]],
  ['pclk2_5ffrequency_11',['PCLK2_Frequency',['../struct_r_c_c___clocks_type_def.html#ad854f0b70a6c4cf6de6dbbdcbc99b856',1,'RCC_ClocksTypeDef']]],
  ['pcr2_12',['PCR2',['../struct_f_s_m_c___bank2___type_def.html#ad1eabc89a4eadb5cc6a42c1e39a39ff8',1,'FSMC_Bank2_TypeDef']]],
  ['pcr3_13',['PCR3',['../struct_f_s_m_c___bank3___type_def.html#a1f772e1028641cab7b923bf02115b919',1,'FSMC_Bank3_TypeDef']]],
  ['pcr4_14',['PCR4',['../struct_f_s_m_c___bank4___type_def.html#a0470b5bbb53e9f1bbde09829371eb72f',1,'FSMC_Bank4_TypeDef']]],
  ['pendsv_5firqn_15',['PendSV_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'stm32f4xx.h']]],
  ['performance_20mode_20enabled_16',['High Performance mode | Enabled',['../system__stm32f4xx_8c.html#autotoc_md17',1,'']]],
  ['periph_5fbase_17',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32f4xx.h']]],
  ['periph_5fbb_5fbase_18',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32f4xx.h']]],
  ['peripheral_20clocks_20configuration_20functions_19',['Peripheral clocks configuration functions',['../group___r_c_c___group3.html',1,'']]],
  ['peripheral_5fdeclaration_20',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5fmemory_5fmap_21',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_22',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_23',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['pfr_24',['PFR',['../group___c_m_s_i_s__core___debug_functions.html#ga3f51c43f952f3799951d0c54e76b0cb7',1,'SCB_Type']]],
  ['pio4_25',['PIO4',['../struct_f_s_m_c___bank4___type_def.html#a531ebc38c47bebfb198eafb4de24cb2a',1,'FSMC_Bank4_TypeDef']]],
  ['pll_20css_20and_20mco_20configuration_20functions_26',['Internal and external clocks, PLL, CSS and MCO configuration functions',['../group___r_c_c___group1.html',1,'']]],
  ['pll_20hse_27',['System Clock source | PLL (HSE)',['../system__stm32f4xx_8c.html#autotoc_md2',1,'']]],
  ['pll_5fm_208_28',['PLL_M | 8',['../system__stm32f4xx_8c.html#autotoc_md9',1,'']]],
  ['pll_5fn_20336_29',['PLL_N | 336',['../system__stm32f4xx_8c.html#autotoc_md10',1,'']]],
  ['pll_5fp_202_30',['PLL_P | 2',['../system__stm32f4xx_8c.html#autotoc_md11',1,'']]],
  ['pll_5fq_207_31',['PLL_Q | 7',['../system__stm32f4xx_8c.html#autotoc_md12',1,'']]],
  ['pllcfgr_32',['PLLCFGR',['../struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26',1,'RCC_TypeDef']]],
  ['plli2s_5fn_20na_33',['PLLI2S_N | NA',['../system__stm32f4xx_8c.html#autotoc_md13',1,'']]],
  ['plli2s_5fr_20na_34',['PLLI2S_R | NA',['../system__stm32f4xx_8c.html#autotoc_md14',1,'']]],
  ['plli2scfgr_35',['PLLI2SCFGR',['../struct_r_c_c___type_def.html#ac3beb02dccd9131d6ce55bb29c5fa69f',1,'RCC_TypeDef']]],
  ['pmc_36',['PMC',['../struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241',1,'SYSCFG_TypeDef']]],
  ['pmem2_37',['PMEM2',['../struct_f_s_m_c___bank2___type_def.html#a29b2b75e74520e304e31c18cf9e4a7f8',1,'FSMC_Bank2_TypeDef']]],
  ['pmem3_38',['PMEM3',['../struct_f_s_m_c___bank3___type_def.html#a756258d9266b1eee3455bc850107beb6',1,'FSMC_Bank3_TypeDef']]],
  ['pmem4_39',['PMEM4',['../struct_f_s_m_c___bank4___type_def.html#a4ed4ce751e7a8b3207bd20675b1d9085',1,'FSMC_Bank4_TypeDef']]],
  ['port_40',['PORT',['../group___c_m_s_i_s__core___debug_functions.html#ga3c0471529ddb4b034a008b4a45b99ccb',1,'ITM_Type']]],
  ['power_41',['POWER',['../struct_s_d_i_o___type_def.html#a7c156bc55f6d970a846a459d57a9e940',1,'SDIO_TypeDef']]],
  ['pr_42',['PR',['../struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a',1,'EXTI_TypeDef::PR'],['../struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef::PR']]],
  ['prefetch_20buffer_20off_43',['Prefetch Buffer | OFF',['../system__stm32f4xx_8c.html#autotoc_md19',1,'']]],
  ['prer_44',['PRER',['../struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['prescaler_201_45',['AHB Prescaler | 1',['../system__stm32f4xx_8c.html#autotoc_md5',1,'']]],
  ['prescaler_202_46',['APB2 Prescaler | 2',['../system__stm32f4xx_8c.html#autotoc_md7',1,'']]],
  ['prescaler_204_47',['APB1 Prescaler | 4',['../system__stm32f4xx_8c.html#autotoc_md6',1,'']]],
  ['psc_48',['PSC',['../struct_t_i_m___type_def.html#ad58e05db30d309608402a69d87c36505',1,'TIM_TypeDef']]],
  ['pupdr_49',['PUPDR',['../struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['pvd_5firqn_50',['PVD_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fcsbf_51',['PWR_CR_CSBF',['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fcwuf_52',['PWR_CR_CWUF',['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fdbp_53',['PWR_CR_DBP',['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5ffpds_54',['PWR_CR_FPDS',['../group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5flpds_55',['PWR_CR_LPDS',['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpdds_56',['PWR_CR_PDDS',['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_57',['PWR_CR_PLS',['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f0_58',['PWR_CR_PLS_0',['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f1_59',['PWR_CR_PLS_1',['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f2_60',['PWR_CR_PLS_2',['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev0_61',['PWR_CR_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev1_62',['PWR_CR_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev2_63',['PWR_CR_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev3_64',['PWR_CR_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev4_65',['PWR_CR_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev5_66',['PWR_CR_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev6_67',['PWR_CR_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev7_68',['PWR_CR_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpvde_69',['PWR_CR_PVDE',['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fvos_70',['PWR_CR_VOS',['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fbre_71',['PWR_CSR_BRE',['../group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fbrr_72',['PWR_CSR_BRR',['../group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fewup_73',['PWR_CSR_EWUP',['../group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fpvdo_74',['PWR_CSR_PVDO',['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fsbf_75',['PWR_CSR_SBF',['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fvosrdy_76',['PWR_CSR_VOSRDY',['../group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fwuf_77',['PWR_CSR_WUF',['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32f4xx.h']]],
  ['pwr_5ftypedef_78',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]]
];
