# ARMå¼‚å¸¸å¤„ç†æŠ€æœ¯æ‰‹å†Œ

## ğŸ¯ æ–‡æ¡£ç›®çš„

æœ¬æ–‡æ¡£æ·±å…¥ä»‹ç»ARM32å¼‚å¸¸å¤„ç†æœºåˆ¶çš„æŠ€æœ¯ç»†èŠ‚ï¼Œä¸ºå­¦ä¹ SkyOSé˜¶æ®µ2æä¾›å®Œæ•´çš„ç†è®ºåŸºç¡€å’Œå®è·µæŒ‡å¯¼ã€‚

## ğŸ“š ARMå¼‚å¸¸å¤„ç†åŸºç¡€

### ARMå¼‚å¸¸ç±»å‹è¯¦è§£

ARM32æ¶æ„å®šä¹‰äº†7ç§ç±»å‹çš„å¼‚å¸¸ï¼Œæ¯ç§å¼‚å¸¸éƒ½æœ‰ç‰¹å®šçš„ç”¨é€”å’Œå¤„ç†æ–¹å¼ï¼š

| å¼‚å¸¸ç±»å‹ | å‘é‡åœ°å€ | ä¼˜å…ˆçº§ | è¿›å…¥æ¨¡å¼ | è§¦å‘æ¡ä»¶ |
|----------|----------|--------|----------|----------|
| Reset | 0x00 | 1 (æœ€é«˜) | Supervisor | ç³»ç»Ÿå¤ä½æˆ–ä¸Šç”µ |
| Undefined Instruction | 0x04 | 7 (æœ€ä½) | Undefined | æ‰§è¡Œæœªå®šä¹‰æŒ‡ä»¤ |
| Software Interrupt (SVC) | 0x08 | 6 | Supervisor | æ‰§è¡ŒSVC/SWIæŒ‡ä»¤ |
| Prefetch Abort | 0x0C | 5 | Abort | æŒ‡ä»¤é¢„å–å¤±è´¥ |
| Data Abort | 0x10 | 2 | Abort | æ•°æ®è®¿é—®å¤±è´¥ |
| IRQ | 0x18 | 4 | IRQ | å¤–éƒ¨ä¸­æ–­è¯·æ±‚ |
| FIQ | 0x1C | 3 | FIQ | å¿«é€Ÿä¸­æ–­è¯·æ±‚ |

### ARMå¤„ç†å™¨æ¨¡å¼

ARM32æœ‰7ç§å¤„ç†å™¨æ¨¡å¼ï¼Œæ¯ç§æ¨¡å¼æœ‰ä¸åŒçš„æƒé™å’Œå¯„å­˜å™¨ç»„ç»‡ï¼š

```
ç”¨æˆ·æ¨¡å¼ (User, 0x10)
  - éç‰¹æƒæ¨¡å¼
  - ç”¨æˆ·åº”ç”¨ç¨‹åºè¿è¡Œæ¨¡å¼
  - è®¿é—®å—é™çš„ç³»ç»Ÿèµ„æº

ç³»ç»Ÿæ¨¡å¼ (System, 0x1F)  
  - ç‰¹æƒæ¨¡å¼
  - ä¸ç”¨æˆ·æ¨¡å¼å…±äº«å¯„å­˜å™¨
  - ç”¨äºç‰¹æƒçº§çš„ç”¨æˆ·ç¨‹åº

ç›‘ç®¡æ¨¡å¼ (Supervisor, 0x13)
  - ç‰¹æƒæ¨¡å¼
  - æ“ä½œç³»ç»Ÿå†…æ ¸æ¨¡å¼
  - Resetå’ŒSWIå¼‚å¸¸è¿›å…¥æ­¤æ¨¡å¼

ä¸­æ–­æ¨¡å¼ (IRQ, 0x12)
  - ç‰¹æƒæ¨¡å¼
  - å¤„ç†IRQä¸­æ–­
  - æœ‰ç‹¬ç«‹çš„SPå’ŒLR

å¿«é€Ÿä¸­æ–­æ¨¡å¼ (FIQ, 0x11)
  - ç‰¹æƒæ¨¡å¼
  - å¤„ç†FIQä¸­æ–­
  - æœ‰ç‹¬ç«‹çš„R8-R14å¯„å­˜å™¨

ä¸­æ­¢æ¨¡å¼ (Abort, 0x17)
  - ç‰¹æƒæ¨¡å¼
  - å¤„ç†å†…å­˜è®¿é—®å¼‚å¸¸
  - æœ‰ç‹¬ç«‹çš„SPå’ŒLR

æœªå®šä¹‰æ¨¡å¼ (Undefined, 0x1B)
  - ç‰¹æƒæ¨¡å¼
  - å¤„ç†æœªå®šä¹‰æŒ‡ä»¤å¼‚å¸¸
  - æœ‰ç‹¬ç«‹çš„SPå’ŒLR
```

## ğŸ”§ å¼‚å¸¸å¤„ç†æœºåˆ¶

### å¼‚å¸¸å‘ç”Ÿæ—¶çš„ç¡¬ä»¶è¡Œä¸º

å½“å¼‚å¸¸å‘ç”Ÿæ—¶ï¼ŒARMå¤„ç†å™¨è‡ªåŠ¨æ‰§è¡Œä»¥ä¸‹æ­¥éª¤ï¼š

1. **ä¿å­˜è¿”å›åœ°å€**ï¼šå°†PCä¿å­˜åˆ°ç›®æ ‡æ¨¡å¼çš„LRå¯„å­˜å™¨
2. **ä¿å­˜å¤„ç†å™¨çŠ¶æ€**ï¼šå°†CPSRä¿å­˜åˆ°ç›®æ ‡æ¨¡å¼çš„SPSRå¯„å­˜å™¨
3. **æ›´æ–°CPSR**ï¼šè®¾ç½®æ–°çš„å¤„ç†å™¨æ¨¡å¼ï¼Œç¦ç”¨ä¸­æ–­
4. **è·³è½¬æ‰§è¡Œ**ï¼šPCè®¾ç½®ä¸ºå¯¹åº”çš„å¼‚å¸¸å‘é‡åœ°å€

### å¼‚å¸¸è¿”å›æœºåˆ¶

å¼‚å¸¸å¤„ç†å®Œæˆåï¼Œéœ€è¦æ­£ç¡®è¿”å›åˆ°è¢«ä¸­æ–­çš„ç¨‹åºï¼š

```assembly
@ ä»å¼‚å¸¸è¿”å›çš„æ ‡å‡†æ–¹æ³•
ldmfd sp!, {r0-r12, pc}^    @ æ¢å¤å¯„å­˜å™¨å¹¶è¿”å›ï¼Œ^è¡¨ç¤ºåŒæ—¶æ¢å¤CPSR

@ æˆ–è€…ä½¿ç”¨æ˜ç¡®çš„è¿”å›æŒ‡ä»¤
movs pc, lr                 @ såç¼€è¡¨ç¤ºåŒæ—¶æ¢å¤CPSR
```

### å¼‚å¸¸å‘é‡è¡¨å¸ƒå±€

```assembly
.section .vectors, "ax"
_vectors:
    ldr pc, =reset_handler      @ 0x00: Reset
    ldr pc, =undef_handler      @ 0x04: Undefined Instruction
    ldr pc, =swi_handler        @ 0x08: Software Interrupt
    ldr pc, =prefetch_handler   @ 0x0C: Prefetch Abort
    ldr pc, =data_handler       @ 0x10: Data Abort
    nop                         @ 0x14: Reserved
    ldr pc, =irq_handler        @ 0x18: IRQ
    ldr pc, =fiq_handler        @ 0x1C: FIQ
```

## ğŸ’» ç³»ç»Ÿè°ƒç”¨æœºåˆ¶(SVC)

### SVCæŒ‡ä»¤è¯¦è§£

è½¯ä»¶ä¸­æ–­æŒ‡ä»¤(SVCï¼Œä»¥å‰ç§°ä¸ºSWI)ç”¨äºå®ç°ç³»ç»Ÿè°ƒç”¨ï¼š

```assembly
svc #immed_24    @ è§¦å‘è½¯ä»¶ä¸­æ–­ï¼Œimmed_24æ˜¯24ä½ç«‹å³æ•°
```

### ç³»ç»Ÿè°ƒç”¨å‚æ•°ä¼ é€’

æ ‡å‡†çš„ARMè°ƒç”¨çº¦å®š(AAPCS)ï¼š
- R0-R3ï¼šä¼ é€’å‚æ•°å’Œè¿”å›å€¼
- R4-R11ï¼šè¢«è°ƒç”¨è€…ä¿å­˜çš„å¯„å­˜å™¨
- R12ï¼šä¸´æ—¶å¯„å­˜å™¨
- R13(SP)ï¼šå †æ ˆæŒ‡é’ˆ
- R14(LR)ï¼šé“¾æ¥å¯„å­˜å™¨
- R15(PC)ï¼šç¨‹åºè®¡æ•°å™¨

### SVCå¼‚å¸¸å¤„ç†æµç¨‹

```assembly
swi_handler:
    @ ä¿å­˜ä¸Šä¸‹æ–‡
    stmfd sp!, {r0-r12, lr}
    
    @ è·å–SVCæŒ‡ä»¤ä¸­çš„ç«‹å³æ•°
    ldr r0, [lr, #-4]           @ è¯»å–è§¦å‘å¼‚å¸¸çš„æŒ‡ä»¤
    bic r0, r0, #0xFF000000     @ æå–24ä½ç«‹å³æ•°
    
    @ è°ƒç”¨Cè¯­è¨€å¤„ç†å‡½æ•°
    mov r1, sp                  @ ä¼ é€’å¯„å­˜å™¨å¸§æŒ‡é’ˆ
    bl handle_swi
    
    @ æ¢å¤ä¸Šä¸‹æ–‡å¹¶è¿”å›
    ldmfd sp!, {r0-r12, pc}^
```

## ğŸš¨ æ•…éšœå¼‚å¸¸å¤„ç†

### æ•°æ®è®¿é—®å¼‚å¸¸(Data Abort)

æ•°æ®è®¿é—®å¼‚å¸¸å‘ç”Ÿæ—¶ï¼ŒARMæä¾›äº†è¯¦ç»†çš„æ•…éšœä¿¡æ¯ï¼š

```c
/* è¯»å–æ•…éšœçŠ¶æ€å¯„å­˜å™¨ */
uint32_t dfsr, far;
asm volatile("mrc p15, 0, %0, c5, c0, 0" : "=r"(dfsr));  // Data Fault Status
asm volatile("mrc p15, 0, %0, c6, c0, 0" : "=r"(far));   // Fault Address

/* è§£ææ•…éšœç±»å‹ */
switch (dfsr & 0xF) {
    case 0x1: /* Alignment fault */
    case 0x3: /* Access flag fault */
    case 0x5: /* Translation fault (section) */
    case 0x7: /* Translation fault (page) */
    case 0x9: /* Domain fault (section) */
    case 0xB: /* Domain fault (page) */
    case 0xD: /* Permission fault (section) */
    case 0xF: /* Permission fault (page) */
}
```

### æŒ‡ä»¤é¢„å–å¼‚å¸¸(Prefetch Abort)

```c
/* è¯»å–æŒ‡ä»¤æ•…éšœçŠ¶æ€å¯„å­˜å™¨ */
uint32_t ifsr, ifar;
asm volatile("mrc p15, 0, %0, c5, c0, 1" : "=r"(ifsr));  // Instruction Fault Status
asm volatile("mrc p15, 0, %0, c6, c0, 2" : "=r"(ifar));  // Instruction Fault Address
```

## ğŸ“Š ä¸­æ–­æ§åˆ¶

### CPSRä¸­æ–­æ§åˆ¶ä½

CPSR(Current Program Status Register)çš„ä¸­æ–­æ§åˆ¶ä½ï¼š

```
Bit 7 (I): IRQ disable bit
  0 = IRQ interrupts enabled
  1 = IRQ interrupts disabled

Bit 6 (F): FIQ disable bit  
  0 = FIQ interrupts enabled
  1 = FIQ interrupts disabled

Bits 4-0: Processor mode
  0x10 = User
  0x11 = FIQ
  0x12 = IRQ
  0x13 = Supervisor
  0x17 = Abort
  0x1B = Undefined
  0x1F = System
```

### ä¸­æ–­ä½¿èƒ½/ç¦ç”¨

```assembly
@ ç¦ç”¨IRQä¸­æ–­
mrs r0, cpsr
orr r0, r0, #0x80
msr cpsr_c, r0

@ å¯ç”¨IRQä¸­æ–­
mrs r0, cpsr
bic r0, r0, #0x80
msr cpsr_c, r0

@ ä½¿ç”¨CPSæŒ‡ä»¤(ARMv6+)
cpsid i        @ ç¦ç”¨IRQ
cpsie i        @ å¯ç”¨IRQ
cpsid if       @ ç¦ç”¨IRQå’ŒFIQ
cpsie if       @ å¯ç”¨IRQå’ŒFIQ
```

## ğŸ“– å®˜æ–¹æŠ€æœ¯æ–‡æ¡£

### ARMå®˜æ–¹æ–‡æ¡£

1. **ARM Architecture Reference Manual ARMv7-A**
   - ä¸‹è½½é“¾æ¥ï¼šhttps://developer.arm.com/documentation/ddi0406/
   - æè¿°ï¼šå®Œæ•´çš„ARMv7-Aæ¶æ„å‚è€ƒæ‰‹å†Œ
   - é‡ç‚¹ç« èŠ‚ï¼šB1.8 Exception handling, B1.9 Exception types

2. **ARM Cortex-A15 Technical Reference Manual**
   - ä¸‹è½½é“¾æ¥ï¼šhttps://developer.arm.com/documentation/ddi0438/
   - æè¿°ï¼šCortex-A15å¤„ç†å™¨æŠ€æœ¯å‚è€ƒæ‰‹å†Œ
   - é‡ç‚¹ç« èŠ‚ï¼šç¬¬3ç«  Programmers Model, ç¬¬9ç«  Exception Handling

3. **ARM Generic Interrupt Controller v2.0**
   - ä¸‹è½½é“¾æ¥ï¼šhttps://developer.arm.com/documentation/ihi0048/
   - æè¿°ï¼šGICæ¶æ„è§„èŒƒå’Œç¼–ç¨‹æ¥å£
   - é‡ç‚¹ç« èŠ‚ï¼šç¬¬3ç«  GIC Architecture, ç¬¬4ç«  Distributor

### å¤„ç†å™¨å®ç°æŒ‡å—

4. **ARM Cortex-A Series Programmer's Guide**
   - ä¸‹è½½é“¾æ¥ï¼šhttps://developer.arm.com/documentation/den0013/
   - æè¿°ï¼šCortex-Aç³»åˆ—ç¼–ç¨‹æŒ‡å—
   - é‡ç‚¹ç« èŠ‚ï¼šç¬¬10ç«  Exception handling, ç¬¬18ç«  Interrupt handling

5. **ARM System Developer's Guide**
   - ä¸‹è½½é“¾æ¥ï¼šhttps://developer.arm.com/documentation/den0024/
   - æè¿°ï¼šARMç³»ç»Ÿå¼€å‘è€…æŒ‡å—(AArch64ä¸ºä¸»ï¼Œä½†åŸç†é€šç”¨)
   - é‡ç‚¹ç« èŠ‚ï¼šç¬¬9ç«  Exception levels, ç¬¬10ç«  Interrupt handling

### QEMUè™šæ‹ŸåŒ–æ–‡æ¡£

6. **QEMU ARM System Emulation**
   - é“¾æ¥ï¼šhttps://www.qemu.org/docs/master/system/target-arm.html
   - æè¿°ï¼šQEMU ARMç³»ç»Ÿä»¿çœŸæ–‡æ¡£
   - é‡ç‚¹ï¼švirt machineçš„ä¸­æ–­æ§åˆ¶å™¨é…ç½®

7. **QEMU virt machine specification**
   - é“¾æ¥ï¼šhttps://qemu-project.gitlab.io/qemu/system/arm/virt.html
   - æè¿°ï¼šQEMU virt machineç¡¬ä»¶è§„æ ¼
   - é‡ç‚¹ï¼šå†…å­˜å¸ƒå±€ã€è®¾å¤‡åœ°å€ã€ä¸­æ–­å·åˆ†é…

## ğŸ”¬ è°ƒè¯•æŠ€æœ¯

### GDBå¼‚å¸¸è°ƒè¯•

```bash
# å¯åŠ¨QEMUè°ƒè¯•æ¨¡å¼
qemu-system-arm -machine virt -cpu cortex-a15 -m 256M -nographic \
                -kernel skyos.elf -s -S

# è¿æ¥GDB
arm-none-eabi-gdb skyos.elf
(gdb) target remote localhost:1234
(gdb) break *0x40000008    # åœ¨SWIå‘é‡è®¾æ–­ç‚¹
(gdb) break handle_swi     # åœ¨å¤„ç†å‡½æ•°è®¾æ–­ç‚¹
(gdb) continue
```

### å¼‚å¸¸ä¿¡æ¯æ”¶é›†

```c
struct exception_context {
    uint32_t registers[13];    // R0-R12
    uint32_t lr;               // è¿”å›åœ°å€
    uint32_t spsr;             // ä¿å­˜çš„ç¨‹åºçŠ¶æ€
    uint32_t cpsr;             // å½“å‰ç¨‹åºçŠ¶æ€
    uint32_t fault_addr;       // æ•…éšœåœ°å€(å¦‚æœé€‚ç”¨)
    uint32_t fault_status;     // æ•…éšœçŠ¶æ€(å¦‚æœé€‚ç”¨)
    uint32_t exception_type;   // å¼‚å¸¸ç±»å‹
    uint64_t timestamp;        // æ—¶é—´æˆ³
};
```

## ğŸ¯ å®è·µç»ƒä¹ 

### ç»ƒä¹ 1ï¼šè§¦å‘ä¸åŒå¼‚å¸¸

```c
// æœªå®šä¹‰æŒ‡ä»¤å¼‚å¸¸
asm volatile(".word 0xFFFFFFFF");

// æ•°æ®è®¿é—®å¼‚å¸¸
volatile uint32_t *invalid = (uint32_t*)0xFFFFFFFF;
*invalid = 0x12345678;

// åœ°å€å¯¹é½å¼‚å¸¸
volatile uint32_t *misaligned = (uint32_t*)0x40000001;
*misaligned = 0x12345678;
```

### ç»ƒä¹ 2ï¼šç³»ç»Ÿè°ƒç”¨å®ç°

```c
// å®šä¹‰ç³»ç»Ÿè°ƒç”¨å·
#define SYS_WRITE    1
#define SYS_READ     2  
#define SYS_EXIT     3

// ç³»ç»Ÿè°ƒç”¨åŒ…è£…å‡½æ•°
static inline int syscall(int num, int arg1, int arg2, int arg3) {
    int result;
    asm volatile(
        "mov r0, %1\n"
        "mov r1, %2\n"
        "mov r2, %3\n"
        "mov r3, %4\n"
        "svc #0\n"
        "mov %0, r0\n"
        : "=r"(result)
        : "r"(num), "r"(arg1), "r"(arg2), "r"(arg3)
        : "r0", "r1", "r2", "r3"
    );
    return result;
}
```

### ç»ƒä¹ 3ï¼šå¼‚å¸¸æ€§èƒ½åˆ†æ

```c
// æµ‹é‡å¼‚å¸¸å¤„ç†å»¶è¿Ÿ
void measure_exception_overhead(void) {
    uint64_t start, end;
    
    // è·å–å¼€å§‹æ—¶é—´
    asm volatile("mrrc p15, 0, %Q0, %R0, c14" : "=r"(start));
    
    // è§¦å‘ç³»ç»Ÿè°ƒç”¨
    syscall(SYS_WRITE, 1, (int)"test", 4);
    
    // è·å–ç»“æŸæ—¶é—´  
    asm volatile("mrrc p15, 0, %Q0, %R0, c14" : "=r"(end));
    
    uint32_t cycles = (uint32_t)(end - start);
    uart_puts("Exception overhead: ");
    uart_put_hex(cycles);
    uart_puts(" cycles\n");
}
```

## ğŸ“ æœ€ä½³å®è·µ

### å¼‚å¸¸å¤„ç†è®¾è®¡åŸåˆ™

1. **ä¿æŒç®€æ´**ï¼šå¼‚å¸¸å¤„ç†ç¨‹åºåº”è¯¥å°½å¯èƒ½ç®€å•å’Œå¿«é€Ÿ
2. **å®Œæ•´ä¿å­˜ä¸Šä¸‹æ–‡**ï¼šç¡®ä¿æ‰€æœ‰å¿…è¦çš„å¯„å­˜å™¨éƒ½è¢«ä¿å­˜å’Œæ¢å¤
3. **é”™è¯¯å¤„ç†**ï¼šæä¾›è¯¦ç»†çš„é”™è¯¯ä¿¡æ¯ï¼Œä¾¿äºè°ƒè¯•
4. **å¯é‡å…¥æ€§**ï¼šè€ƒè™‘å¼‚å¸¸å¤„ç†çš„å¯é‡å…¥æ€§é—®é¢˜
5. **æ€§èƒ½ä¼˜åŒ–**ï¼šå…³é”®è·¯å¾„è¦ä¼˜åŒ–ï¼Œå‡å°‘å»¶è¿Ÿ

### ç³»ç»Ÿè°ƒç”¨æ¥å£è®¾è®¡

1. **ç»Ÿä¸€æ¥å£**ï¼šä½¿ç”¨ç»Ÿä¸€çš„è°ƒç”¨çº¦å®šå’Œå‚æ•°ä¼ é€’æ–¹å¼
2. **é”™è¯¯å¤„ç†**ï¼šå®šä¹‰æ¸…æ¥šçš„é”™è¯¯ç å’Œè¿”å›å€¼çº¦å®š
3. **å‚æ•°éªŒè¯**ï¼šåœ¨å†…æ ¸ä¸­éªŒè¯ç”¨æˆ·ä¼ é€’çš„å‚æ•°
4. **å®‰å…¨æ£€æŸ¥**ï¼šé˜²æ­¢æƒé™æå‡å’Œè¶Šç•Œè®¿é—®
5. **å‘åå…¼å®¹**ï¼šä¿æŒç³»ç»Ÿè°ƒç”¨æ¥å£çš„ç¨³å®šæ€§

## ğŸ”— ç›¸å…³èµ„æº

### å¼€æºé¡¹ç›®å‚è€ƒ

- **Linux Kernel**ï¼šhttps://github.com/torvalds/linux
  - `arch/arm/kernel/entry-armv.S` - ARMå¼‚å¸¸å…¥å£
  - `arch/arm/kernel/traps.c` - å¼‚å¸¸å¤„ç†
- **U-Boot**ï¼šhttps://github.com/u-boot/u-boot
  - `arch/arm/cpu/armv7/start.S` - ARMå¯åŠ¨ä»£ç 
- **Xinu OS**ï¼šhttps://github.com/xinu-os/xinu
  - ç®€å•çš„æ•™å­¦æ“ä½œç³»ç»Ÿå®ç°

### åœ¨çº¿èµ„æº

- **ARM Community**ï¼šhttps://community.arm.com/
- **ARM Developer**ï¼šhttps://developer.arm.com/
- **QEMU Documentation**ï¼šhttps://www.qemu.org/docs/

é€šè¿‡å­¦ä¹ æœ¬æ‰‹å†Œå¹¶ç»“åˆå®é™…ç¼–ç¨‹ç»ƒä¹ ï¼Œæ‚¨å°†æ·±å…¥ç†è§£ARMå¼‚å¸¸å¤„ç†æœºåˆ¶ï¼Œä¸ºå¼€å‘é«˜è´¨é‡çš„åµŒå…¥å¼ç³»ç»Ÿå’Œæ“ä½œç³»ç»Ÿå¥ å®šåšå®åŸºç¡€ã€‚ 