0.7
2020.2
Jun 10 2021
20:04:57
D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sim_1/new/tb_btn_debounce.v,1751437488,verilog,,,,tb_btn_debounce,,,,,,,,
D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/D_FF.v,1751424168,verilog,,D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/button_debounce.v,,D_FF,,,,,,,,
D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/button_debounce.v,1751433589,verilog,,D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/clock_8Hz.v,,button_debounce,,,,,,,,
D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/clock_8Hz.v,1751428218,verilog,,D:/project1/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sim_1/new/tb_btn_debounce.v,,clock_8Hz,,,,,,,,
