Start time: 14:53:24 on Jan 29,2020
qverilog -work work "+incdir+C:/questasim64_10.4e/verilog_src/uvm-1.1d/src" "+incdir+/home/Lenovo/uvm_example/mem_uvm" -timescale 1ns/1ns -mfcu "+acc=rmb" design.sv testbench.sv "+define+UVM_NO_DPI" "+define+UVM_NO_DPI" "+define+UVM_REGEX_NO_DPI" -R "+UVM_TESTNAME=mem_wr_rd_test" 
-- Compiling module memory
-- Compiling package uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface mem_if
-- Compiling package design_sv_unit
-- Importing package uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface mem_if
-- Compiling module tbench_top

Top level modules:
	tbench_top
# vsim -lib work "+UVM_TESTNAME=mem_wr_rd_test" design_sv_unit tbench_top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: (vopt-8637) mem_monitor.sv(50): A modport ('MONITOR') should not be used in a hierarchical path.
# 
# ** Warning: (vopt-8637) mem_monitor.sv(50): A modport ('MONITOR') should not be used in a hierarchical path.
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.design_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# 
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# 
# different random seeds from your non-debug simulations.
# 
# Loading work.tbench_top(fast)
# Loading work.mem_if(fast)
# ** Warning: (vsim-8637) mem_monitor.sv(50): A modport ('MONITOR') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit File: testbench.sv
# ** Warning: (vsim-3764) mem_sequencer.sv(19): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_sequencer File: testbench.sv
# ** Warning: (vsim-3764) mem_sequence.sv(120): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::wr_rd_sequence File: testbench.sv
# ** Warning: (vsim-3764) mem_sequence.sv(121): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::wr_rd_sequence File: testbench.sv
# ** Warning: (vsim-8637) mem_driver.sv(53): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-8637) mem_driver.sv(54): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-8637) mem_driver.sv(55): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-8637) mem_driver.sv(57): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-8637) mem_driver.sv(61): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-8637) mem_driver.sv(69): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-3764) mem_driver.sv(51): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# ** Warning: (vsim-3764) mem_driver.sv(71): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit::mem_driver File: testbench.sv
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO C:/questasim64_10.4e/verilog_src/uvm-1.1d/src/base/uvm_root.svh(370) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test mem_wr_rd_test...
#  from sequnecer count 12
# --------------------------------------------------------------------
# Name                             Type                    Size  Value
# --------------------------------------------------------------------
# uvm_test_top                     mem_wr_rd_test          -     @448 
#   env                            mem_model_env           -     @456 
#     mem_agnt                     mem_agent               -     @472 
#       driver                     mem_driver              -     @510 
#         drv_item_collected_port  uvm_analysis_port       -     @660 
#         rsp_port                 uvm_analysis_port       -     @527 
#         seq_item_port            uvm_seq_item_pull_port  -     @518 
#       monitor                    mem_monitor             -     @489 
#         item_collected_port      uvm_analysis_port       -     @501 
#       sequencer                  mem_sequencer           -     @536 
#         rsp_export               uvm_analysis_export     -     @544 
#         seq_item_export          uvm_seq_item_pull_imp   -     @650 
#         arbitration_queue        array                   0     -    
#         lock_queue               array                   0     -    
#         num_last_reqs            integral                32    'd1  
#         num_last_rsps            integral                32    'd1  
#     mem_scb                      mem_scoreboard          -     @480 
#       item_collected_export      uvm_analysis_imp        -     @676 
# --------------------------------------------------------------------
# from sequnece  12
#  test_cnt 12
#  frm drv 12
#  test_cnt 12
# UVM_INFO mem_scoreboard.sv(59) @ 25: uvm_test_top.env.mem_scb [mem_scoreboard] ------ :: WRITE DATA       :: ------
# UVM_INFO mem_scoreboard.sv(60) @ 25: uvm_test_top.env.mem_scb [mem_scoreboard] Addr: 3
# UVM_INFO mem_scoreboard.sv(61) @ 25: uvm_test_top.env.mem_scb [mem_scoreboard] Data: 85
# UVM_INFO mem_scoreboard.sv(62) @ 25: uvm_test_top.env.mem_scb [mem_scoreboard] ------------------------------------
#  frm drv 12
# UVM_INFO mem_scoreboard.sv(66) @ 55: uvm_test_top.env.mem_scb [mem_scoreboard] ------ :: READ DATA Match :: ------
# UVM_INFO mem_scoreboard.sv(67) @ 55: uvm_test_top.env.mem_scb [mem_scoreboard] Addr: 2
# UVM_INFO mem_scoreboard.sv(68) @ 55: uvm_test_top.env.mem_scb [mem_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO mem_scoreboard.sv(69) @ 55: uvm_test_top.env.mem_scb [mem_scoreboard] ------------------------------------
# UVM_INFO C:/questasim64_10.4e/verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 95: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO mem_base_test.sv(54) @ 95: uvm_test_top [mem_wr_rd_test] ---------------------------------------
# UVM_INFO mem_base_test.sv(55) @ 95: uvm_test_top [mem_wr_rd_test] ----           TEST PASS           ----
# UVM_INFO mem_base_test.sv(56) @ 95: uvm_test_top [mem_wr_rd_test] ---------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [RNTST]     1
# [TEST_DONE]     1
# [mem_scoreboard]     8
# [mem_wr_rd_test]     3
# ** Note: $finish    : C:/questasim64_10.4e/verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 95 ns  Iteration: 53  Instance: /tbench_top
# End time: 14:53:48 on Jan 29,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 14
