# UAMT

### Team members

* Mykyta Syskov (Coding, logic)
* Patrik Škeřík (Research, coding)
* Zdeněk Trtík (Research, logic)

### Table of contents

* [Project objectives](#objectives)
* [Hardware description](#hardware)
* [VHDL modules description and simulations](#modules)
* [TOP module description and simulations](#top)
* [Video](#video)
* [References](#references)

<a name="objectives"></a>

## Project objectives

Code UART for nexys A7 50T and be able to send a message from one device and be able to read it on another. 

<a name="hardware"></a>

## Hardware description

Write your text here.

<a name="modules"></a>

## VHDL modules description and simulations

driver_7seg_4digits <br>
clock_enable <br>
cnt_up_down <br>
hex_7seg <br>

RX (receiver)
<br>
![](images/receiver_tb.PNG)

TX (transmitter)
<br>
![](images/Transmitter_tb.PNG)

<a name="top"></a>

## TOP module description and simulations

![](images/top_tb.PNG)

<a name="video"></a>

## Video

Write your text here

<a name="references"></a>

## References

1. Write your text here.
