Coverage Report by instance with details

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE
=== Design Unit: work.control_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                     143       137         6    95.80%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PSEL
                     input/control_unit_svamod.sv(78)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PENABLE
                     input/control_unit_svamod.sv(79)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PWRITE
                     input/control_unit_svamod.sv(80)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PADDR
                     input/control_unit_svamod.sv(81)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PWDATA
                     input/control_unit_svamod.sv(82)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_req_in
                     input/control_unit_svamod.sv(83)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PRDATA
                     input/control_unit_svamod.sv(84)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PSLVERR
                     input/control_unit_svamod.sv(85)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PREADY
                     input/control_unit_svamod.sv(86)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_irq_out
                     input/control_unit_svamod.sv(87)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_cfg_reg_out
                     input/control_unit_svamod.sv(88)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_level_reg_out
                     input/control_unit_svamod.sv(89)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_dsp_regs_out
                     input/control_unit_svamod.sv(90)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_cfg_out
                     input/control_unit_svamod.sv(91)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_clr_out
                     input/control_unit_svamod.sv(92)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_level_out
                     input/control_unit_svamod.sv(93)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_tick_out
                     input/control_unit_svamod.sv(94)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_audio0_out
                     input/control_unit_svamod.sv(95)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_audio1_out
                     input/control_unit_svamod.sv(96)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_play_out
                     input/control_unit_svamod.sv(97)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rindex
                     input/control_unit_svamod.sv(99)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_apbwrite
                     input/control_unit_svamod.sv(100)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_apbread
                     input/control_unit_svamod.sv(101)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rbank_r
                     input/control_unit_svamod.sv(102)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_start
                     input/control_unit_svamod.sv(103)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_stop
                     input/control_unit_svamod.sv(104)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_clr
                     input/control_unit_svamod.sv(105)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_irqack
                     input/control_unit_svamod.sv(106)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_req_r
                     input/control_unit_svamod.sv(107)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_play_r
                     input/control_unit_svamod.sv(108)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_irq_r
                     input/control_unit_svamod.sv(109)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_ldata_r
                     input/control_unit_svamod.sv(110)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lhead_r
                     input/control_unit_svamod.sv(111)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_ltail_r
                     input/control_unit_svamod.sv(112)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_llooped_r
                     input/control_unit_svamod.sv(113)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lempty
                     input/control_unit_svamod.sv(114)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lfull
                     input/control_unit_svamod.sv(115)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lfifo
                     input/control_unit_svamod.sv(116)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rdata_r
                     input/control_unit_svamod.sv(117)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rhead_r
                     input/control_unit_svamod.sv(118)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rtail_r
                     input/control_unit_svamod.sv(119)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rlooped_r
                     input/control_unit_svamod.sv(120)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rempty
                     input/control_unit_svamod.sv(121)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rfull
                     input/control_unit_svamod.sv(122)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rfifo
                     input/control_unit_svamod.sv(123)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_reset
                     input/apb_assumes.svh(10)          0         42    4791282          0    4791324          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_psel_1
                     input/apb_assumes.svh(22)          0       6626    2389015         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_psel_0
                     input/apb_assumes.svh(35)          0    2389015       6626         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_psel_before_penable
                     input/apb_assumes.svh(47)          0       3313    2392328         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_penable_fall
                     input/apb_assumes.svh(58)          0       3312    2392328         21    2395661          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_penable_hold
                     input/apb_assumes.svh(69)          0          0    2395641         21    2395662          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_bus_hold
                     input/apb_assumes.svh(80)          0       3313    2392328         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0       3312    2392328         21    2395661          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0       6626    2389015         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_req_in_pulse
                     input/control_unit_svamod.sv(144)
                                                        0       1491    2394150         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_req_in_first
                     input/control_unit_svamod.sv(158)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_pready_on
                     input/control_unit_svamod.sv(168)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_pslverr_off
                     input/control_unit_svamod.sv(178)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_prdata_off
                     input/control_unit_svamod.sv(188)
                                                        0    2389015       6626         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_clr_out_pulse
                     input/control_unit_svamod.sv(199)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_clr_out_valid_high
                     input/control_unit_svamod.sv(209)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_cfg_out_pulse
                     input/control_unit_svamod.sv(220)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_cfg_out_valid_high
                     input/control_unit_svamod.sv(232)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_start_play
                     input/control_unit_svamod.sv(242)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_valid_start_play
                     input/control_unit_svamod.sv(252)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_stop_play
                     input/control_unit_svamod.sv(262)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_valid_stop_play
                     input/control_unit_svamod.sv(272)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_level_out_pulse
                     input/control_unit_svamod.sv(282)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_level_out_valid_high
                     input/control_unit_svamod.sv(292)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_tick_standby
                     input/control_unit_svamod.sv(302)
                                                        0      11787    2383854         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_tick_out_high
                     input/control_unit_svamod.sv(312)
                                                        0       1488    2394153         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_tick_out_low
                     input/control_unit_svamod.sv(322)
                                                        0    2394153       1488         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_fifo_drain
                     input/control_unit_svamod.sv(334)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_rise_first
                     input/control_unit_svamod.sv(350)
                                                        0          0    2395641         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_high
                     input/control_unit_svamod.sv(362)
                                                        0       8136    2387505         21    2395662          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_standby
                     input/control_unit_svamod.sv(372)
                                                        0      11787    2383854         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_down
                     input/control_unit_svamod.sv(382)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_cfg_reg_drv
                     input/control_unit_svamod.sv(392)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_level_reg_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2    2395639         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_dsp_regs_drv
                     input/control_unit_svamod.sv(419)
                                                        0        133    2395508         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_pslverr
                     input/control_unit_wba.svh(8)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_pready
                     input/control_unit_wba.svh(18)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rindex_on
                     input/control_unit_wba.svh(28)
                                                        0       6626    2389015         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rindex_off
                     input/control_unit_wba.svh(38)
                                                        0    2389015       6626         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_index_range
                     input/control_unit_wba.svh(48)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rbank_r_write
                     input/control_unit_wba.svh(58)
                                                        0        177    2395464         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_status_reg_play
                     input/control_unit_wba.svh(68)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_status_reg_standby
                     input/control_unit_wba.svh(78)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rbank_r_stable
                     input/control_unit_wba.svh(88)
                                                        0    2395463        177         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_cfg_reg_out
                     input/control_unit_wba.svh(98)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_level_reg_out
                     input/control_unit_wba.svh(108)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_dsp_regs_out
                     input/control_unit_wba.svh(118)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ldata_r_write
                     input/control_unit_wba.svh(128)
                                                        0       1568    2394073         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ldata_r_failed_write
                     input/control_unit_wba.svh(138)
                                                        0          0    2395641         21    2395662          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ldata_r_stable
                     input/control_unit_wba.svh(148)
                                                        0    2394069       1571         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lhead_r_inc
                     input/control_unit_wba.svh(158)
                                                        0       1540    2394101         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lhead_r_loop
                     input/control_unit_wba.svh(168)
                                                        0         28    2395613         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lhead_r_stable
                     input/control_unit_wba.svh(178)
                                                        0    2394069       1571         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_on
                     input/control_unit_wba.svh(188)
                                                        0         28    2395613         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_off_1
                     input/control_unit_wba.svh(198)
                                                        0          0    2395641         21    2395662          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_off_2
                     input/control_unit_wba.svh(208)
                                                        0         24    2395617         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_stable
                     input/control_unit_wba.svh(218)
                                                        0    2392581       3059         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_inc_1
                     input/control_unit_wba.svh(228)
                                                        0          0    2395641         21    2395662          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_inc_2
                     input/control_unit_wba.svh(238)
                                                        0       1464    2394177         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_loop_1
                     input/control_unit_wba.svh(248)
                                                        0          0    2395641         21    2395662          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_loop_2
                     input/control_unit_wba.svh(258)
                                                        0         24    2395617         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_stable
                     input/control_unit_wba.svh(269)
                                                        0    2394149       1491         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lempty_on
                     input/control_unit_wba.svh(279)
                                                        0       2841    2392800         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lempty_of
                     input/control_unit_wba.svh(289)
                                                        0    2392800       2841         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfull_on
                     input/control_unit_wba.svh(299)
                                                        0      31319    2364322         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfull_off
                     input/control_unit_wba.svh(309)
                                                        0    2364322      31319         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfifo_output_on
                     input/control_unit_wba.svh(319)
                                                        0    2392800       2841         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfifo_output_off
                     input/control_unit_wba.svh(329)
                                                        0       2841    2392800         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_rbank
                     input/control_unit_wba.svh(339)
                                                        0        354    2395287         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_lfifo
                     input/control_unit_wba.svh(349)
                                                        0       3136    2392505         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_rfifo
                     input/control_unit_wba.svh(359)
                                                        0       3136    2392505         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_off
                     input/control_unit_wba.svh(369)
                                                        0    2389015       6626         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_r_rise
                     input/control_unit_wba.svh(379)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_r_fall
                     input/control_unit_wba.svh(389)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_r_stable
                     input/control_unit_wba.svh(399)
                                                        0    2395634          6         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_out_state
                     input/control_unit_wba.svh(409)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_clr_on
                     input/control_unit_wba.svh(419)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_clr_off
                     input/control_unit_wba.svh(429)
                                                        0    2395638          3         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_clr_out
                     input/control_unit_wba.svh(439)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_cfg_out_on
                     input/control_unit_wba.svh(449)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_cfg_out_off
                     input/control_unit_wba.svh(459)
                                                        0    2395638          3         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_start_on
                     input/control_unit_wba.svh(469)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_start_off
                     input/control_unit_wba.svh(479)
                                                        0    2395638          3         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_stop_on
                     input/control_unit_wba.svh(489)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_stop_off
                     input/control_unit_wba.svh(499)
                                                        0    2395638          3         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_level_out_on
                     input/control_unit_wba.svh(509)
                                                        0          2    2395639         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_level_out_off
                     input/control_unit_wba.svh(519)
                                                        0    2395639          2         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irqack_on
                     input/control_unit_wba.svh(529)
                                                        0         24    2395617         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irqack_off
                     input/control_unit_wba.svh(539)
                                                        0    2395617         24         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_tick_out_on
                     input/control_unit_wba.svh(549)
                                                        0      11787    2383854         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_tick_out_of
                     input/control_unit_wba.svh(559)
                                                        0    2383854      11787         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_req_r_on
                     input/control_unit_wba.svh(569)
                                                        0    2383854      11787         21    2395662          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_req_r_off
                     input/control_unit_wba.svh(579)
                                                        0      11786    2383854         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_rise
                     input/control_unit_wba.svh(589)
                                                        0        120    2395521         21    2395662          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_fall_stop
                     input/control_unit_wba.svh(599)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_fall_irqack
                     input/control_unit_wba.svh(609)
                                                        0         24    2395617         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_stable
                     input/control_unit_wba.svh(619)
                                                        0    2395493        147         21    2395661          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_out
                     input/control_unit_wba.svh(629)
                                                        0    2395641          0         21    2395662          0           1 off

Covergroup Coverage:
    Covergroups                      2        na        na    94.08%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins        158       153         5    96.83%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_rbreads 
                                                       99.27%        100          -    Uncovered            
    covered/total bins:                                   137        138          -                      
    missing/total bins:                                     1        138          -                      
    % Hit:                                             99.27%        100          -                      
    Coverpoint #coverpoint__0#                         99.27%        100          -    Uncovered            
        covered/total bins:                               137        138          -                      
        missing/total bins:                                 1        138          -                      
        % Hit:                                         99.27%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_rbreads_inst  
                                                       99.27%        100          -    Uncovered            
    covered/total bins:                                   137        138          -                      
    missing/total bins:                                     1        138          -                      
    % Hit:                                             99.27%        100          -                      
    Coverpoint #coverpoint__0#                         99.27%        100          -    Uncovered            
        covered/total bins:                               137        138          -                      
        missing/total bins:                                 1        138          -                      
        % Hit:                                         99.27%        100          -                      
        bin reg_addresses[587202560]                       76          1          -    Covered              
        bin reg_addresses[587202561]                        0          1          -    ZERO                 
        bin reg_addresses[587202562]                        4          1          -    Covered              
        bin reg_addresses[587202563]                        6          1          -    Covered              
        bin reg_addresses[587202564]                        2          1          -    Covered              
        bin reg_addresses[587202565]                        2          1          -    Covered              
        bin reg_addresses[587202566]                        2          1          -    Covered              
        bin reg_addresses[587202567]                        2          1          -    Covered              
        bin reg_addresses[587202568]                        2          1          -    Covered              
        bin reg_addresses[587202569]                        2          1          -    Covered              
        bin reg_addresses[587202570]                        2          1          -    Covered              
        bin reg_addresses[587202571]                        2          1          -    Covered              
        bin reg_addresses[587202572]                        2          1          -    Covered              
        bin reg_addresses[587202573]                        2          1          -    Covered              
        bin reg_addresses[587202574]                        2          1          -    Covered              
        bin reg_addresses[587202575]                        2          1          -    Covered              
        bin reg_addresses[587202576]                        2          1          -    Covered              
        bin reg_addresses[587202577]                        2          1          -    Covered              
        bin reg_addresses[587202578]                        2          1          -    Covered              
        bin reg_addresses[587202579]                        2          1          -    Covered              
        bin reg_addresses[587202580]                        2          1          -    Covered              
        bin reg_addresses[587202581]                        2          1          -    Covered              
        bin reg_addresses[587202582]                        2          1          -    Covered              
        bin reg_addresses[587202583]                        2          1          -    Covered              
        bin reg_addresses[587202584]                        2          1          -    Covered              
        bin reg_addresses[587202585]                        2          1          -    Covered              
        bin reg_addresses[587202586]                        2          1          -    Covered              
        bin reg_addresses[587202587]                        2          1          -    Covered              
        bin reg_addresses[587202588]                        2          1          -    Covered              
        bin reg_addresses[587202589]                        2          1          -    Covered              
        bin reg_addresses[587202590]                        2          1          -    Covered              
        bin reg_addresses[587202591]                        2          1          -    Covered              
        bin reg_addresses[587202592]                        2          1          -    Covered              
        bin reg_addresses[587202593]                        2          1          -    Covered              
        bin reg_addresses[587202594]                        2          1          -    Covered              
        bin reg_addresses[587202595]                        2          1          -    Covered              
        bin reg_addresses[587202596]                        2          1          -    Covered              
        bin reg_addresses[587202597]                        2          1          -    Covered              
        bin reg_addresses[587202598]                        2          1          -    Covered              
        bin reg_addresses[587202599]                        2          1          -    Covered              
        bin reg_addresses[587202600]                        2          1          -    Covered              
        bin reg_addresses[587202601]                        2          1          -    Covered              
        bin reg_addresses[587202602]                        2          1          -    Covered              
        bin reg_addresses[587202603]                        2          1          -    Covered              
        bin reg_addresses[587202604]                        2          1          -    Covered              
        bin reg_addresses[587202605]                        2          1          -    Covered              
        bin reg_addresses[587202606]                        2          1          -    Covered              
        bin reg_addresses[587202607]                        2          1          -    Covered              
        bin reg_addresses[587202608]                        2          1          -    Covered              
        bin reg_addresses[587202609]                        2          1          -    Covered              
        bin reg_addresses[587202610]                        2          1          -    Covered              
        bin reg_addresses[587202611]                        2          1          -    Covered              
        bin reg_addresses[587202612]                        2          1          -    Covered              
        bin reg_addresses[587202613]                        2          1          -    Covered              
        bin reg_addresses[587202614]                        2          1          -    Covered              
        bin reg_addresses[587202615]                        2          1          -    Covered              
        bin reg_addresses[587202616]                        2          1          -    Covered              
        bin reg_addresses[587202617]                        2          1          -    Covered              
        bin reg_addresses[587202618]                        2          1          -    Covered              
        bin reg_addresses[587202619]                        2          1          -    Covered              
        bin reg_addresses[587202620]                        2          1          -    Covered              
        bin reg_addresses[587202621]                        2          1          -    Covered              
        bin reg_addresses[587202622]                        2          1          -    Covered              
        bin reg_addresses[587202623]                        2          1          -    Covered              
        bin reg_addresses[587202624]                        2          1          -    Covered              
        bin reg_addresses[587202625]                        2          1          -    Covered              
        bin reg_addresses[587202626]                        2          1          -    Covered              
        bin reg_addresses[587202627]                        2          1          -    Covered              
        bin reg_addresses[587202628]                        2          1          -    Covered              
        bin reg_addresses[587202629]                        2          1          -    Covered              
        bin reg_addresses[587202630]                        2          1          -    Covered              
        bin reg_addresses[587202631]                        2          1          -    Covered              
        bin reg_addresses[587202632]                        2          1          -    Covered              
        bin reg_addresses[587202633]                        2          1          -    Covered              
        bin reg_addresses[587202634]                        2          1          -    Covered              
        bin reg_addresses[587202635]                        2          1          -    Covered              
        bin reg_addresses[587202636]                        2          1          -    Covered              
        bin reg_addresses[587202637]                        2          1          -    Covered              
        bin reg_addresses[587202638]                        2          1          -    Covered              
        bin reg_addresses[587202639]                        2          1          -    Covered              
        bin reg_addresses[587202640]                        2          1          -    Covered              
        bin reg_addresses[587202641]                        2          1          -    Covered              
        bin reg_addresses[587202642]                        2          1          -    Covered              
        bin reg_addresses[587202643]                        2          1          -    Covered              
        bin reg_addresses[587202644]                        2          1          -    Covered              
        bin reg_addresses[587202645]                        2          1          -    Covered              
        bin reg_addresses[587202646]                        2          1          -    Covered              
        bin reg_addresses[587202647]                        2          1          -    Covered              
        bin reg_addresses[587202648]                        2          1          -    Covered              
        bin reg_addresses[587202649]                        2          1          -    Covered              
        bin reg_addresses[587202650]                        2          1          -    Covered              
        bin reg_addresses[587202651]                        2          1          -    Covered              
        bin reg_addresses[587202652]                        2          1          -    Covered              
        bin reg_addresses[587202653]                        2          1          -    Covered              
        bin reg_addresses[587202654]                        2          1          -    Covered              
        bin reg_addresses[587202655]                        2          1          -    Covered              
        bin reg_addresses[587202656]                        2          1          -    Covered              
        bin reg_addresses[587202657]                        2          1          -    Covered              
        bin reg_addresses[587202658]                        2          1          -    Covered              
        bin reg_addresses[587202659]                        2          1          -    Covered              
        bin reg_addresses[587202660]                        2          1          -    Covered              
        bin reg_addresses[587202661]                        2          1          -    Covered              
        bin reg_addresses[587202662]                        2          1          -    Covered              
        bin reg_addresses[587202663]                        2          1          -    Covered              
        bin reg_addresses[587202664]                        2          1          -    Covered              
        bin reg_addresses[587202665]                        2          1          -    Covered              
        bin reg_addresses[587202666]                        2          1          -    Covered              
        bin reg_addresses[587202667]                        2          1          -    Covered              
        bin reg_addresses[587202668]                        2          1          -    Covered              
        bin reg_addresses[587202669]                        2          1          -    Covered              
        bin reg_addresses[587202670]                        2          1          -    Covered              
        bin reg_addresses[587202671]                        2          1          -    Covered              
        bin reg_addresses[587202672]                        2          1          -    Covered              
        bin reg_addresses[587202673]                        2          1          -    Covered              
        bin reg_addresses[587202674]                        2          1          -    Covered              
        bin reg_addresses[587202675]                        2          1          -    Covered              
        bin reg_addresses[587202676]                        2          1          -    Covered              
        bin reg_addresses[587202677]                        2          1          -    Covered              
        bin reg_addresses[587202678]                        2          1          -    Covered              
        bin reg_addresses[587202679]                        2          1          -    Covered              
        bin reg_addresses[587202680]                        2          1          -    Covered              
        bin reg_addresses[587202681]                        2          1          -    Covered              
        bin reg_addresses[587202682]                        2          1          -    Covered              
        bin reg_addresses[587202683]                        2          1          -    Covered              
        bin reg_addresses[587202684]                        2          1          -    Covered              
        bin reg_addresses[587202685]                        2          1          -    Covered              
        bin reg_addresses[587202686]                        2          1          -    Covered              
        bin reg_addresses[587202687]                        2          1          -    Covered              
        bin reg_addresses[587202688]                        2          1          -    Covered              
        bin reg_addresses[587202689]                        2          1          -    Covered              
        bin reg_addresses[587202690]                        2          1          -    Covered              
        bin reg_addresses[587202691]                        2          1          -    Covered              
        bin reg_addresses[587202692]                        2          1          -    Covered              
        bin reg_addresses[587202693]                        2          1          -    Covered              
        bin reg_addresses[587202694]                        2          1          -    Covered              
        bin reg_addresses[587202695]                        2          1          -    Covered              
        bin reg_addresses[587202696]                        2          1          -    Covered              
        bin reg_addresses[587202697]                        2          1          -    Covered              
 TYPE /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_commands 
                                                       88.88%        100          -    Uncovered            
    covered/total bins:                                    16         20          -                      
    missing/total bins:                                     4         20          -                      
    % Hit:                                             80.00%        100          -                      
    Coverpoint PWDATA                                 100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint play_out                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                   66.66%        100          -    Uncovered            
        covered/total bins:                                 8         12          -                      
        missing/total bins:                                 4         12          -                      
        % Hit:                                         66.66%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_commands_inst  
                                                       88.88%        100          -    Uncovered            
    covered/total bins:                                    16         20          -                      
    missing/total bins:                                     4         20          -                      
    % Hit:                                             80.00%        100          -                      
    Coverpoint PWDATA                                 100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin cmd_clr                                      2319          1          -    Covered              
        bin cmd_cfg                                       315          1          -    Covered              
        bin cmd_level                                     312          1          -    Covered              
        bin cmd_start                                  264521          1          -    Covered              
        bin cmd_stop                                     6930          1          -    Covered              
        bin cmd_irqack                                2111269          1          -    Covered              
        default bin illegal                              9996                     -    Occurred             
    Coverpoint play_out                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin standby                                     11808          1          -    Covered              
        bin play                                      2383854          1          -    Covered              
    Cross #cross__0#                                   66.66%        100          -    Uncovered            
        covered/total bins:                                 8         12          -                      
        missing/total bins:                                 4         12          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <cmd_irqack,play>                     2111269          1          -    Covered              
            bin <cmd_stop,play>                             6          1          -    Covered              
            bin <cmd_start,play>                       264515          1          -    Covered              
            bin <cmd_stop,standby>                       6924          1          -    Covered              
            bin <cmd_start,standby>                         6          1          -    Covered              
            bin <cmd_level,standby>                       312          1          -    Covered              
            bin <cmd_cfg,standby>                         315          1          -    Covered              
            bin <cmd_clr,standby>                        2319          1          -    Covered              
            bin <cmd_level,play>                            0          1          1    ZERO                 
            bin <cmd_cfg,play>                              0          1          1    ZERO                 
            bin <cmd_clr,play>                              0          1          1    ZERO                 
            bin <cmd_irqack,standby>                        0          1          1    ZERO                 

Directive Coverage:
    Directives                      87        82         5    94.25%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(169)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(179)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(189)
                                                                              2389015 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(200)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(210)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(221)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(233)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(243)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(253)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(263)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(273)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(283)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(293)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(303)
                                                                              11787 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(313)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(323)
                                                                              2394153 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(335)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(351)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(363)
                                                                              8136 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(373)
                                                                              11787 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(383)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(393)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(420)
                                                                               133 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                              6626 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                              2389015 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                               177 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                              2395463 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                              1568 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                              2394069 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                              1540 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(169)
                                                                                28 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(179)
                                                                              2394069 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(189)
                                                                                28 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(199)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(209)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(219)
                                                                              2392581 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(229)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(239)
                                                                              1464 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(249)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(259)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                              2394149 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                              2841 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                              2392800 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                              31319 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(310)
                                                                              2364322 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(320)
                                                                              2392800 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(330)
                                                                              2841 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(340)
                                                                               354 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(350)
                                                                              3136 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(360)
                                                                              3136 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(370)
                                                                              2389015 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(380)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(390)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(400)
                                                                              2395634 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(410)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(420)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(430)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(440)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(450)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(460)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(470)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(480)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(490)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(500)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(510)
                                                                                 2 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(520)
                                                                              2395639 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(530)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(540)
                                                                              2395617 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(550)
                                                                              11787 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(560)
                                                                              2383854 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(570)
                                                                              2383854 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(580)
                                                                              11786 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(590)
                                                                               120 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(600)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(610)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(620)
                                                                              2395493 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(630)
                                                                              2395641 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit_svamod.sv
    449             1                          1     
    476             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1310       300      1010    22.90%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[10-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                            PWRITE           0           1           0           0           0           0           3       16.66 
                                           apbread           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-21]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-17]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[23]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_out[1-31]           0           0           0           0           0           0           3        0.00 
                               level_reg_out[0-12]           0           0           0           0           0           0           3        0.00 
                                 level_reg_out[13]           0           1           0           0           0           0           3       16.66 
                                 level_reg_out[14]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[16-29]           0           0           0           0           0           0           3        0.00 
                                 level_reg_out[30]           0           1           0           0           0           0           3       16.66 
                                       lfifo[0-21]           0           0           0           0           0           0           3        0.00 
                                       rfifo[0-17]           0           0           0           0           0           0           3        0.00 
                                         rfifo[23]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        317 
Toggled Node Count   =        148 
Untoggled Node Count =        169 

Toggle Coverage      =      22.90% (300 of 1310 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/control_unit_1
=== Design Unit: work.control_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        74        67         7    90.54%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
------------------------------------IF Branch------------------------------------
    49                                      6627     Count coming in to IF
    49              1                       3313     
    51              1                       3314     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                        15     Count coming in to IF
    62              1                          2     
    64              1                          3     
    66              1                          3     
                                               7     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                      4479     Count coming in to IF
    72              1                          2     
    74              1                       4467     
    76              1                         10     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                    11559     Count coming in to IF
    114             1                       3482     
                                            8077     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                     3482     Count coming in to IF
    116             1                        297     
    119             1                       1596     
    122             1                       1589     
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    134                                     2984     Count coming in to IF
    134             1                       2979     
    136             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    143                                     9941     Count coming in to IF
    143             1                          2     
    145             1                       9939     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                     9939     Count coming in to IF
    146             1                        177     
                                            9762     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    149                                     9939     Count coming in to IF
    149             1                          3     
                                            9936     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                     9939     Count coming in to IF
    152             1                          3     
                                            9936     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    174                                     6121     Count coming in to IF
    174             1                          2     
    180             1                       6119     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    198                                    17746     Count coming in to IF
    198             1                       3132     
                                           14614     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    200                                     3132     Count coming in to IF
    200             1                       3076     
    202             1                         56     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                    17746     Count coming in to IF
    209             1                    ***0***     
                                           17746     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                  ***0***     Count coming in to IF
    210             1                    ***0***     
    212             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    219                                    17746     Count coming in to IF
    219             1                       1488     
                                           16258     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    220                                     1488     Count coming in to IF
    220             1                       1464     
    222             1                         24     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    229                                    17746     Count coming in to IF
    229             1                          6     
                                           17740     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                     2425     Count coming in to IF
    241             1                       2397     
    243             1                         28     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    252                                     3061     Count coming in to IF
    252             1                         28     
    254             1                       3033     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                     3061     Count coming in to IF
    257             1                         28     
    259             1                       3033     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    281                                     6120     Count coming in to IF
    281             1                          2     
    287             1                       6118     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    305                                    17723     Count coming in to IF
    305             1                       3109     
                                           14614     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    307                                     3109     Count coming in to IF
    307             1                       3053     
    309             1                         56     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    316                                    17723     Count coming in to IF
    316             1                    ***0***     
                                           17723     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    317                                  ***0***     Count coming in to IF
    317             1                    ***0***     
    319             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    326                                    17723     Count coming in to IF
    326             1                       1488     
                                           16235     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    327                                     1488     Count coming in to IF
    327             1                       1464     
    329             1                         24     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                    17723     Count coming in to IF
    336             1                          6     
                                           17717     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    348                                     2995     Count coming in to IF
    348             1                       2967     
    350             1                         28     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    359                                     3061     Count coming in to IF
    359             1                         28     
    361             1                       3033     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    364                                     3061     Count coming in to IF
    364             1                         28     
    366             1                       3033     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                      167     Count coming in to IF
    374             1                          2     
    376             1                          3     
    378             1                         24     
    380             1                         48     
                                              90     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      42        28        14    66.66%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

  File input/control_unit.sv
----------------Focused Condition View-------------------
Line       116 Item    1  (rindex < 138)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       119 Item    1  (rindex == 138)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       122 Item    1  (rindex == 139)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rindex == 139)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rindex == 139)_0     -                             
  Row   2:          1  (rindex == 139)_1     -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (apbwrite && (rindex < 138))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       198 Item    1  ((apbwrite && (rindex == 138)) && ~lfull)
Condition totals: 3 of 3 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       200 Item    1  (lhead_r != (56 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       209 Item    1  ((apbread && (rindex == 138)) && ~lempty)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
          apbread         N  '_1' not hit             Hit '_1'
  (rindex == 138)         N  No hits                  Hit '_0' and '_1'
           lempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbread_0             -                             
  Row   2:    ***0***  apbread_1             (~lempty && (rindex == 138))  
  Row   3:    ***0***  (rindex == 138)_0     apbread                       
  Row   4:    ***0***  (rindex == 138)_1     (~lempty && apbread)          
  Row   5:    ***0***  lempty_0              (apbread && (rindex == 138))  
  Row   6:    ***0***  lempty_1              (apbread && (rindex == 138))  

----------------Focused Condition View-------------------
Line       210 Item    1  (ltail_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (ltail_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (ltail_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (ltail_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       219 Item    1  ((play_r && req_r) && ~lempty)
Condition totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      play_r         Y
       req_r         Y
      lempty         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              -                             
  Row   2:          1  play_r_1              (~lempty && req_r)            
  Row   3:          1  req_r_0               play_r                        
  Row   4:          1  req_r_1               (~lempty && play_r)           
  Row   5:          1  lempty_0              (play_r && req_r)             
  Row   6:    ***0***  lempty_1              (play_r && req_r)             

----------------Focused Condition View-------------------
Line       220 Item    1  (ltail_r != (56 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       252 Item    1  ((lhead_r == ltail_r) && ~llooped_r)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       257 Item    1  ((lhead_r == ltail_r) && llooped_r)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       305 Item    1  ((apbwrite && (rindex == 139)) && ~rfull)
Condition totals: 3 of 3 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       307 Item    1  (rhead_r != (56 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       316 Item    1  ((apbread && (rindex == 139)) && ~rempty)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
          apbread         N  '_1' not hit             Hit '_1'
  (rindex == 139)         N  No hits                  Hit '_0' and '_1'
           rempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbread_0             -                             
  Row   2:    ***0***  apbread_1             (~rempty && (rindex == 139))  
  Row   3:    ***0***  (rindex == 139)_0     apbread                       
  Row   4:    ***0***  (rindex == 139)_1     (~rempty && apbread)          
  Row   5:    ***0***  rempty_0              (apbread && (rindex == 139))  
  Row   6:    ***0***  rempty_1              (apbread && (rindex == 139))  

----------------Focused Condition View-------------------
Line       317 Item    1  (rtail_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rtail_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (rtail_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (rtail_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       326 Item    1  ((play_r && req_r) && ~rempty)
Condition totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      play_r         Y
       req_r         Y
      rempty         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              -                             
  Row   2:          1  play_r_1              (~rempty && req_r)            
  Row   3:          1  req_r_0               play_r                        
  Row   4:          1  req_r_1               (~rempty && play_r)           
  Row   5:          1  rempty_0              (play_r && req_r)             
  Row   6:    ***0***  rempty_1              (play_r && req_r)             

----------------Focused Condition View-------------------
Line       327 Item    1  (rtail_r != (56 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       359 Item    1  ((rhead_r == rtail_r) && ~rlooped_r)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       364 Item    1  ((rhead_r == rtail_r) && rlooped_r)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       380 Item    1  ((((stop ~| irqack) && play_r) && lempty) && rempty)
Condition totals: 2 of 5 input terms covered = 40.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        stop         N  '_1' not hit             Hit '_1'
      irqack         N  '_1' not hit             Hit '_1'
      play_r         Y
      lempty         Y
      rempty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  stop_0                (rempty && lempty && play_r && ~irqack)
  Row   2:    ***0***  stop_1                ~irqack                       
  Row   3:          1  irqack_0              (rempty && lempty && play_r && ~stop)
  Row   4:    ***0***  irqack_1              ~stop                         
  Row   5:          1  play_r_0              (stop ~| irqack)              
  Row   6:          1  play_r_1              (rempty && lempty && (stop ~| irqack))
  Row   7:          1  lempty_0              ((stop ~| irqack) && play_r)  
  Row   8:          1  lempty_1              (rempty && ((stop ~| irqack) && play_r))
  Row   9:    ***0***  rempty_0              (((stop ~| irqack) && play_r) && lempty)
 Row   10:          1  rempty_1              (((stop ~| irqack) && play_r) && lempty)


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     27        22         5    81.48%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

  File input/control_unit.sv
----------------Focused Expression View-----------------
Line       42 Item    1  (((PREADY && PWRITE) && PSEL) && PENABLE)
Expression totals: 3 of 4 input terms covered = 75.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PREADY         N  '_0' not hit             Hit '_0'
      PWRITE         Y
        PSEL         Y
     PENABLE         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PREADY_0              -                             
  Row   2:          1  PREADY_1              (PENABLE && PSEL && PWRITE)   
  Row   3:          1  PWRITE_0              PREADY                        
  Row   4:          1  PWRITE_1              (PENABLE && PSEL && PREADY)   
  Row   5:          1  PSEL_0                (PREADY && PWRITE)            
  Row   6:          1  PSEL_1                (PENABLE && (PREADY && PWRITE))
  Row   7:          1  PENABLE_0             ((PREADY && PWRITE) && PSEL)  
  Row   8:          1  PENABLE_1             ((PREADY && PWRITE) && PSEL)  

----------------Focused Expression View-----------------
Line       44 Item    1  (((~PWRITE && PSEL) && PENABLE) && PREADY)
Expression totals: 0 of 4 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PWRITE         N  '_0' not hit             Hit '_0'
        PSEL         N  '_1' not hit             Hit '_1'
     PENABLE         N  No hits                  Hit '_0' and '_1'
      PREADY         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PWRITE_0              (PREADY && PENABLE && PSEL)   
  Row   2:          1  PWRITE_1              -                             
  Row   3:          1  PSEL_0                ~PWRITE                       
  Row   4:    ***0***  PSEL_1                (PREADY && PENABLE && ~PWRITE)
  Row   5:    ***0***  PENABLE_0             (~PWRITE && PSEL)             
  Row   6:    ***0***  PENABLE_1             (PREADY && (~PWRITE && PSEL)) 
  Row   7:    ***0***  PREADY_0              ((~PWRITE && PSEL) && PENABLE)
  Row   8:    ***0***  PREADY_1              ((~PWRITE && PSEL) && PENABLE)

----------------Focused Expression View-----------------
Line       86 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 2))
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       88 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 4))
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       90 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 8))
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       92 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 16))
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       94 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 32))
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       101 Item    1  (((~play_r && apbwrite) && (rindex == 0)) && (PWDATA == 1))
Expression totals: 4 of 4 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     117       111         6    94.87%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
    40              1                       9941     
    42              1                       9941     
    44              1                       9941     
    48              1                       6627     
    50              1                       3313     
    52              1                       3314     
    61              1                         15     
    63              1                          2     
    65              1                          3     
    67              1                          3     
    71              1                       4479     
    73              1                          2     
    75              1                       4467     
    77              1                         10     
    83              1                      13119     
    86              1                      13119     
    88              1                      13119     
    90              1                      13119     
    92              1                      13119     
    94              1                      13119     
    100             1                      13124     
    101             1                      13124     
    109             1                      11559     
    110             1                      11559     
    111             1                      11559     
    112             1                      11559     
    117             1                        297     
    120             1                       1596     
    123             1                       1589     
    133             1                       2984     
    135             1                       2979     
    137             1                          5     
    142             1                       9941     
    144             1                          2     
    147             1                        177     
    150             1                          3     
    153             1                          3     
    173             1                       6121     
    175             1                          2     
    176             1                          2     
    177             1                          2     
    178             1                          2     
    181             1                       6119     
    182             1                       6119     
    183             1                       6119     
    184             1                       6119     
    189             1                      17746     
    191             1                      17746     
    192             1                      17746     
    193             1                      17746     
    194             1                      17746     
    199             1                       3132     
    201             1                       3076     
    203             1                         56     
    204             1                         56     
    211             1                    ***0***     
    213             1                    ***0***     
    214             1                    ***0***     
    221             1                       1464     
    223             1                         24     
    224             1                         24     
    230             1                          6     
    231             1                          6     
    232             1                          6     
    233             1                          6     
    240             1                       2425     
    242             1                       2397     
    244             1                         28     
    250             1                       3061     
    253             1                         28     
    255             1                       3033     
    258             1                         28     
    260             1                       3033     
    280             1                       6120     
    282             1                          2     
    283             1                          2     
    284             1                          2     
    285             1                          2     
    288             1                       6118     
    289             1                       6118     
    290             1                       6118     
    291             1                       6118     
    296             1                      17723     
    298             1                      17723     
    299             1                      17723     
    300             1                      17723     
    301             1                      17723     
    306             1                       3109     
    308             1                       3053     
    310             1                         56     
    311             1                         56     
    318             1                    ***0***     
    320             1                    ***0***     
    321             1                    ***0***     
    328             1                       1464     
    330             1                         24     
    331             1                         24     
    337             1                          6     
    338             1                          6     
    339             1                          6     
    340             1                          6     
    347             1                       2995     
    349             1                       2967     
    351             1                         28     
    357             1                       3061     
    360             1                         28     
    362             1                       3033     
    365             1                         28     
    367             1                       3033     
    373             1                        167     
    375             1                          2     
    377             1                          3     
    379             1                         24     
    381             1                         48     
    389             1                          4     
    390             1                          4     
    391             1                        119     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1362       352      1010    25.84%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[10-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                            PWRITE           0           1           0           0           0           0           3       16.66 
                                           apbread           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-21]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-17]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[23]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_out[1-31]           0           0           0           0           0           0           3        0.00 
                               level_reg_out[0-12]           0           0           0           0           0           0           3        0.00 
                                 level_reg_out[13]           0           1           0           0           0           0           3       16.66 
                                 level_reg_out[14]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[16-29]           0           0           0           0           0           0           3        0.00 
                                 level_reg_out[30]           0           1           0           0           0           0           3       16.66 
                                       lfifo[0-21]           0           0           0           0           0           0           3        0.00 
                                       rfifo[0-17]           0           0           0           0           0           0           3        0.00 
                                         rfifo[23]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        343 
Toggled Node Count   =        174 
Untoggled Node Count =        169 

Toggle Coverage      =      25.84% (352 of 1362 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/tick_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/tick_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/clr_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/clr_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/filter_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/filter_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level0_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        184         6       178     3.26%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-12]           0           0           0           0           0           0           3        0.00 
                                             d[13]           0           1           0           0           0           0           3       16.66 
                                             d[14]           0           0           0           0           0           0           3        0.00 
                                           z[0-12]           0           0           0           0           0           0           3        0.00 
                                             z[13]           0           1           0           0           0           0           3       16.66 
                                             z[14]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         32 
Toggled Node Count   =          2 
Untoggled Node Count =         30 

Toggle Coverage      =       3.26% (6 of 184 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level1_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        184         6       178     3.26%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-13]           0           0           0           0           0           0           3        0.00 
                                             d[14]           0           1           0           0           0           0           3       16.66 
                                           z[0-13]           0           0           0           0           0           0           3        0.00 
                                             z[14]           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         32 
Toggled Node Count   =          2 
Untoggled Node Count =         30 

Toggle Coverage      =       3.26% (6 of 184 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio0_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        272         8       264     2.94%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-21]           0           0           0           0           0           0           3        0.00 
                                           z[0-21]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          4 
Untoggled Node Count =         44 

Toggle Coverage      =       2.94% (8 of 272 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio1_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        248        20       228     8.06%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-17]           0           0           0           0           0           0           3        0.00 
                                             d[23]           0           0           0           0           0           0           3        0.00 
                                           z[0-17]           0           0           0           0           0           0           3        0.00 
                                             z[23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =         10 
Untoggled Node Count =         38 

Toggle Coverage      =       8.06% (20 of 248 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_start_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_start_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_done_synci
=== Design Unit: work.ccs_sync_out_vld_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_done_synci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst
=== Design Unit: work.dsp_unit_read_inputs_core
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    195                                     5969     Count coming in to IF
    195             1                          2     
    198             1                       5967     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         7         0   100.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       148 Item    1  (INPUT_LOOP_INPUT_LOOP_nor_tmp ~| ~io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       193 Item    1  (this_clr_in ~| this_tick_in)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       199 Item    1  (ccs_ccore_start_rsci_idat | (INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1))
Expression totals: 3 of 3 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    148             1                       5968     
    193             1                       2985     
    194             1                       5969     
    196             1                          2     
    199             1                       5967     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        920        67       853     7.28%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                audio0_rsc_z[0-21]           0           0           0           0           0           0           3        0.00 
                                audio1_rsc_z[0-17]           0           0           0           0           0           0           3        0.00 
                                  audio1_rsc_z[23]           0           0           0           0           0           0           3        0.00 
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                                level0_rsc_z[0-12]           0           0           0           0           0           0           3        0.00 
                                  level0_rsc_z[13]           0           1           0           0           0           0           3       16.66 
                                  level0_rsc_z[14]           0           0           0           0           0           0           3        0.00 
                                level1_rsc_z[0-13]           0           0           0           0           0           0           3        0.00 
                                  level1_rsc_z[14]           0           1           0           0           0           0           3       16.66 
                              this_audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                              this_audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                this_audio1_in[23]           0           0           0           0           0           0           3        0.00 
                               this_level0_r[0-12]           0           0           0           0           0           0           3        0.00 
                                 this_level0_r[13]           0           1           0           0           0           0           3       16.66 
                                 this_level0_r[14]           0           0           0           0           0           0           3        0.00 
                               this_level1_r[0-13]           0           0           0           0           0           0           3        0.00 
                                 this_level1_r[14]           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        174 
Toggled Node Count   =         31 
Untoggled Node Count =        143 

Toggle Coverage      =       7.28% (67 of 920 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi
=== Design Unit: work.dsp_unit_read_inputs
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        912        59       853     6.46%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                audio0_rsc_z[0-21]           0           0           0           0           0           0           3        0.00 
                                audio1_rsc_z[0-17]           0           0           0           0           0           0           3        0.00 
                                  audio1_rsc_z[23]           0           0           0           0           0           0           3        0.00 
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                                level0_rsc_z[0-12]           0           0           0           0           0           0           3        0.00 
                                  level0_rsc_z[13]           0           1           0           0           0           0           3       16.66 
                                  level0_rsc_z[14]           0           0           0           0           0           0           3        0.00 
                                level1_rsc_z[0-13]           0           0           0           0           0           0           3        0.00 
                                  level1_rsc_z[14]           0           1           0           0           0           0           3       16.66 
                              this_audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                              this_audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                this_audio1_in[23]           0           0           0           0           0           0           3        0.00 
                               this_level0_r[0-12]           0           0           0           0           0           0           3        0.00 
                                 this_level0_r[13]           0           1           0           0           0           0           3       16.66 
                                 this_level0_r[14]           0           0           0           0           0           0           3        0.00 
                               this_level1_r[0-13]           0           0           0           0           0           0           3        0.00 
                                 this_level1_r[14]           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        170 
Toggled Node Count   =         27 
Untoggled Node Count =        143 

Toggle Coverage      =       6.46% (59 of 912 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst
=== Design Unit: work.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1157 Item    1  (read_inputs_mioi_iswt0 & read_inputs_mioi_ccs_ccore_done_sync_vld)
Expression totals: 1 of 2 input terms covered = 50.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
                    read_inputs_mioi_iswt0         N  '_0' not hit             Hit '_0'
  read_inputs_mioi_ccs_ccore_done_sync_vld         Y

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:    ***0***  read_inputs_mioi_iswt0_0                    read_inputs_mioi_ccs_ccore_done_sync_vld
  Row   2:          1  read_inputs_mioi_iswt0_1                    read_inputs_mioi_ccs_ccore_done_sync_vld
  Row   3:          1  read_inputs_mioi_ccs_ccore_done_sync_vld_0  read_inputs_mioi_iswt0        
  Row   4:          1  read_inputs_mioi_ccs_ccore_done_sync_vld_1  read_inputs_mioi_iswt0        

----------------Focused Expression View-----------------
Line       1158 Item    1  (~dsp_proc_wten & read_inputs_mioi_iswt0_pff)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1157            1                       4476     
    1158            1                       5970     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst
=== Design Unit: work.dsp_unit_dsp_proc_read_inputs_mioi
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1275 Item    1  (~read_inputs_mioi_oswt | read_inputs_mioi_biwt)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1275            1                       5968     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        922        69       853     7.48%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                     audio1_in[23]           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-12]           0           0           0           0           0           0           3        0.00 
                                      level0_r[13]           0           1           0           0           0           0           3       16.66 
                                      level0_r[14]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-13]           0           0           0           0           0           0           3        0.00 
                                      level1_r[14]           0           1           0           0           0           0           3       16.66 
               read_inputs_mioi_audio0_rsc_z[0-21]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio1_rsc_z[0-17]           0           0           0           0           0           0           3        0.00 
                 read_inputs_mioi_audio1_rsc_z[23]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level0_rsc_z[0-12]           0           0           0           0           0           0           3        0.00 
                 read_inputs_mioi_level0_rsc_z[13]           0           1           0           0           0           0           3       16.66 
                 read_inputs_mioi_level0_rsc_z[14]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level1_rsc_z[0-13]           0           0           0           0           0           0           3        0.00 
                 read_inputs_mioi_level1_rsc_z[14]           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        175 
Toggled Node Count   =         32 
Untoggled Node Count =        143 

Toggle Coverage      =       7.48% (69 of 922 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp0_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         96        96         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =         48 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (96 of 96 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp1_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         96        96         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =         48 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (96 of 96 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/ccs_ccore_start_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/ccs_ccore_start_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst
=== Design Unit: work.dsp_unit_write_outputs_core
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    319                                     4476     Count coming in to IF
    319             1                          2     
    322             1                       4474     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    327                                   125579     Count coming in to IF
    327             1                          2     
    331             1                       1491     
                                          124086     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    318             1                       4476     
    320             1                          2     
    323             1                       4474     
    326             1                     125579     
    328             1                          2     
    329             1                          2     
    332             1                       1491     
    333             1                       1491     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        302       297         5    98.34%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        149 
Toggled Node Count   =        148 
Untoggled Node Count =          1 

Toggle Coverage      =      98.34% (297 of 302 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi
=== Design Unit: work.dsp_unit_write_outputs
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        204       199         5    97.54%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        100 
Toggled Node Count   =         99 
Untoggled Node Count =          1 

Toggle Coverage      =      97.54% (199 of 204 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst
=== Design Unit: work.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1135 Item    1  (~dsp_proc_wten & write_outputs_mioi_iswt0)
Expression totals: 1 of 2 input terms covered = 50.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
             dsp_proc_wten         N  '_1' not hit             Hit '_1'
  write_outputs_mioi_iswt0         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  dsp_proc_wten_0             write_outputs_mioi_iswt0      
  Row   2:    ***0***  dsp_proc_wten_1             write_outputs_mioi_iswt0      
  Row   3:          1  write_outputs_mioi_iswt0_0  ~dsp_proc_wten                
  Row   4:          1  write_outputs_mioi_iswt0_1  ~dsp_proc_wten                


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1135            1                       5968     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         6         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          3 
Toggled Node Count   =          3 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (6 of 6 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst
=== Design Unit: work.dsp_unit_dsp_proc_write_outputs_mioi
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        208       203         5    97.59%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        102 
Toggled Node Count   =        101 
Untoggled Node Count =          1 

Toggle Coverage      =      97.59% (203 of 208 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_staller_inst
=== Design Unit: work.dsp_unit_dsp_proc_staller
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_staller_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst
=== Design Unit: work.dsp_unit_dsp_proc_dsp_proc_fsm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17        17         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------CASE Branch------------------------------------
    1041                                   14896     Count coming in to CASE
    1042            1                       1492     
    1046            1                       2980     
    1055            1                       4464     
    1067            1                       1984     
    1076            1                       2483     
    1080            1                       1491     
    1085            1                          2     
Branch totals: 7 hits of 7 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1048                                    2980     Count coming in to IF
    1048            1                       1492     
    1051            1                       1488     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1057                                    4464     Count coming in to IF
    1057            1                        992     
    1060            1                        496     
    1063            1                       2976     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1069                                    1984     Count coming in to IF
    1069            1                        992     
    1072            1                        992     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1093                                   11428     Count coming in to IF
    1093            1                          2     
    1096            1                       9934     
                                            1492     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         7         0   100.00%
    FSM Transitions                101        29        72    28.71%

================================FSM Details================================

FSM Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst --

FSM_ID: state_var
    Current State Object : state_var
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
1042    PROCESS_LOOP_C_0                   1
1046    PROCESS_LOOP_C_1                   2
1055      SHIFT_LOOP_C_0                   3
1076    PROCESS_LOOP_C_2                   5
1067     FILTER_LOOP_C_0                   4
1080    PROCESS_LOOP_C_3                   6
1087    dsp_proc_rlp_C_0                   0
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
        PROCESS_LOOP_C_0                1492          
        PROCESS_LOOP_C_1                1492          
          SHIFT_LOOP_C_0                2976          
        PROCESS_LOOP_C_2                1491          
         FILTER_LOOP_C_0                 992          
        PROCESS_LOOP_C_3                1491          
        dsp_proc_rlp_C_0                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
1044                   0                1492          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1052                   2                1488          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
1049                   3                   3          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2          
1061                   5                 496          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0          
1058                   6                 992          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2          
1078                   8                1491          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3          
1070                  10                 496          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2          
1082                  12                1491          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0          
1087                  14                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0          
1052                  15                1488          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
1078                  18                   3          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3          
1078                  21                 992          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3          
1082                  23                1491          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0          
1078                  25                 496          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3          
1044                  27                1491          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1044                  29                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1082                  33                   3          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0          
1082                  36                 992          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0          
1044                  38                1491          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1082                  40                 496          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0          
1052                  42                1487          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
1052                  44                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
1044                  48                   3          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1044                  51                 992          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1052                  54                1487          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
1049                  55                   3          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2          
1044                  58                 496          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1052                  67                 990          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
1052                  74                 495          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0          
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
1094                   1          PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1094                   4          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1094                   7          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
1094                   9          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
1094                  11          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
1094                  13          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0
1087                  16          PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1061                  17          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1087                  19          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1070                  20          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1087                  22          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1087                  24          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1087                  26          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1087                  28          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1094                  30          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1061                  31          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1070                  32          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1044                  34          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1078                  35          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1044                  37          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1044                  39          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1044                  41          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1044                  43          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1094                  45          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1070                  46          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1078                  47          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                  49          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1082                  50          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1052                  52          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1049                  53          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
1052                  56          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1049                  57          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
1052                  59          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1061                  60          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1052                  61          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1061                  62          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1094                  63          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
1078                  64          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1082                  65          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1044                  66          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1094                  68          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1078                  69          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1061                  70          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                  71          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  72          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                  73          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  75          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                  76          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1070                  77          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  78          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1070                  79          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1094                  80          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
1082                  81          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1094                  82          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0
1044                  83          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1094                  84          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1052                  85          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1094                  86          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1070                  87          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1094                  88          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
1070                  89          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  90          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1094                  91          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
1078                  92          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1078                  93          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                  94          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
1070                  95          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1078                  96          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                  97          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
1087                  98          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1078                  99          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                 100          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   7         7         0   100.00%
        FSM Transitions            101        29        72    28.71%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1039            1                      14896     
    1043            1                       1492     
    1044            1                       1492     
    1047            1                       2980     
    1049            1                       1492     
    1052            1                       1488     
    1056            1                       4464     
    1058            1                        992     
    1061            1                        496     
    1064            1                       2976     
    1068            1                       1984     
    1070            1                        992     
    1073            1                        992     
    1077            1                       2483     
    1078            1                       2483     
    1081            1                       1491     
    1082            1                       1491     
    1086            1                          2     
    1087            1                          2     
    1092            1                      11428     
    1094            1                          2     
    1097            1                       9934     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         48        38        10    79.16%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                     fsm_output[0]           1           0           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         20 
Toggled Node Count   =         18 
Untoggled Node Count =          2 

Toggle Coverage      =      79.16% (38 of 48 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst
=== Design Unit: work.dsp_unit_dsp_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       354       354         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    3306                                  138899     Count coming in to IF
    3306            1                          2     
    3312            1                     137405     
                                            1492     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3323                                  125909     Count coming in to IF
    3323            1                          2     
    3327            1                       2979     
                                          122928     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3335                                  124423     Count coming in to IF
    3335            1                          2     
    3339            1                       2979     
                                          121442     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3347                                  124498     Count coming in to IF
    3347            1                          2     
    3351            1                       4467     
                                          120029     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3359                                  124490     Count coming in to IF
    3359            1                          2     
    3363            1                       4467     
                                          120021     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3371                                  124506     Count coming in to IF
    3371            1                          2     
    3375            1                       4467     
                                          120037     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3383                                  124514     Count coming in to IF
    3383            1                          2     
    3387            1                       4467     
                                          120045     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3395                                  124522     Count coming in to IF
    3395            1                          2     
    3399            1                       4467     
                                          120053     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3407                                  124530     Count coming in to IF
    3407            1                          2     
    3411            1                       4467     
                                          120061     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3419                                  124538     Count coming in to IF
    3419            1                          2     
    3423            1                       4467     
                                          120069     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3431                                  124546     Count coming in to IF
    3431            1                          2     
    3435            1                       4467     
                                          120077     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3443                                  124554     Count coming in to IF
    3443            1                          2     
    3447            1                       4467     
                                          120085     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3455                                  124562     Count coming in to IF
    3455            1                          2     
    3459            1                       4467     
                                          120093     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3467                                  124570     Count coming in to IF
    3467            1                          2     
    3471            1                       4467     
                                          120101     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3479                                  124431     Count coming in to IF
    3479            1                          2     
    3483            1                       4467     
                                          119962     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3491                                  124578     Count coming in to IF
    3491            1                          2     
    3495            1                       4467     
                                          120109     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3503                                  124586     Count coming in to IF
    3503            1                          2     
    3507            1                       4467     
                                          120117     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3515                                  124594     Count coming in to IF
    3515            1                          2     
    3519            1                       4467     
                                          120125     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3527                                  124665     Count coming in to IF
    3527            1                          2     
    3531            1                       4467     
                                          120196     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3539                                  124610     Count coming in to IF
    3539            1                          2     
    3543            1                       4467     
                                          120141     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3551                                  124618     Count coming in to IF
    3551            1                          2     
    3555            1                       4467     
                                          120149     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3563                                  124626     Count coming in to IF
    3563            1                          2     
    3567            1                       4467     
                                          120157     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3575                                  124634     Count coming in to IF
    3575            1                          2     
    3579            1                       4467     
                                          120165     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3587                                  124642     Count coming in to IF
    3587            1                          2     
    3591            1                       4467     
                                          120173     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3599                                  124650     Count coming in to IF
    3599            1                          2     
    3603            1                       4467     
                                          120181     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3611                                  124442     Count coming in to IF
    3611            1                          2     
    3615            1                       4467     
                                          119973     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3623                                  124658     Count coming in to IF
    3623            1                          2     
    3627            1                       4467     
                                          120189     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3635                                  124666     Count coming in to IF
    3635            1                          2     
    3639            1                       4467     
                                          120197     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3647                                  124674     Count coming in to IF
    3647            1                          2     
    3651            1                       4467     
                                          120205     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3659                                  124682     Count coming in to IF
    3659            1                          2     
    3663            1                       4467     
                                          120213     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3671                                  124690     Count coming in to IF
    3671            1                          2     
    3675            1                       4467     
                                          120221     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3683                                  124698     Count coming in to IF
    3683            1                          2     
    3687            1                       4467     
                                          120229     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3695                                  124706     Count coming in to IF
    3695            1                          2     
    3699            1                       4467     
                                          120237     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3707                                  124714     Count coming in to IF
    3707            1                          2     
    3711            1                       4467     
                                          120245     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3719                                  124722     Count coming in to IF
    3719            1                          2     
    3723            1                       4467     
                                          120253     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3731                                  124841     Count coming in to IF
    3731            1                          2     
    3735            1                       4467     
                                          120372     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3743                                  124450     Count coming in to IF
    3743            1                          2     
    3747            1                       4467     
                                          119981     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3755                                  124738     Count coming in to IF
    3755            1                          2     
    3759            1                       4467     
                                          120269     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3767                                  124746     Count coming in to IF
    3767            1                          2     
    3771            1                       4467     
                                          120277     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3779                                  124754     Count coming in to IF
    3779            1                          2     
    3783            1                       4467     
                                          120285     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3791                                  124762     Count coming in to IF
    3791            1                          2     
    3795            1                       4467     
                                          120293     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3803                                  124770     Count coming in to IF
    3803            1                          2     
    3807            1                       4467     
                                          120301     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3815                                  124778     Count coming in to IF
    3815            1                          2     
    3819            1                       4467     
                                          120309     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3827                                  124786     Count coming in to IF
    3827            1                          2     
    3831            1                       4467     
                                          120317     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3839                                  124794     Count coming in to IF
    3839            1                          2     
    3843            1                       4467     
                                          120325     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3851                                  124802     Count coming in to IF
    3851            1                          2     
    3855            1                       4467     
                                          120333     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3863                                  124810     Count coming in to IF
    3863            1                          2     
    3867            1                       4467     
                                          120341     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3875                                  124458     Count coming in to IF
    3875            1                          2     
    3879            1                       4467     
                                          119989     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3887                                  124818     Count coming in to IF
    3887            1                          2     
    3891            1                       4467     
                                          120349     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3899                                  124826     Count coming in to IF
    3899            1                          2     
    3903            1                       4467     
                                          120357     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3911                                  124834     Count coming in to IF
    3911            1                          2     
    3915            1                       4467     
                                          120365     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3923                                  124842     Count coming in to IF
    3923            1                          2     
    3927            1                       4467     
                                          120373     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3935                                  124850     Count coming in to IF
    3935            1                          2     
    3939            1                       4467     
                                          120381     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3947                                  125017     Count coming in to IF
    3947            1                          2     
    3951            1                       4467     
                                          120548     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3959                                  124866     Count coming in to IF
    3959            1                          2     
    3963            1                       4467     
                                          120397     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3971                                  124874     Count coming in to IF
    3971            1                          2     
    3975            1                       4467     
                                          120405     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3983                                  124882     Count coming in to IF
    3983            1                          2     
    3987            1                       4467     
                                          120413     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3995                                  124830     Count coming in to IF
    3995            1                          2     
    3999            1                       4467     
                                          120361     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4007                                  124466     Count coming in to IF
    4007            1                          2     
    4011            1                       4467     
                                          119997     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4019                                  124777     Count coming in to IF
    4019            1                          2     
    4023            1                       4467     
                                          120308     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4031                                  124783     Count coming in to IF
    4031            1                          2     
    4035            1                       4467     
                                          120314     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4043                                  124820     Count coming in to IF
    4043            1                          2     
    4047            1                       4467     
                                          120351     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4055                                  124795     Count coming in to IF
    4055            1                          2     
    4059            1                       4467     
                                          120326     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4067                                  124801     Count coming in to IF
    4067            1                          2     
    4071            1                       4467     
                                          120332     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4079                                  125238     Count coming in to IF
    4079            1                          2     
    4083            1                       4467     
                                          120769     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4091                                  124489     Count coming in to IF
    4091            1                          2     
    4095            1                       4467     
                                          120020     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4103                                  124482     Count coming in to IF
    4103            1                          2     
    4107            1                       4467     
                                          120013     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4115                                    3035     Count coming in to IF
    4115            1                          2     
    4122            1                       1488     
                                            1545     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4131                                    2985     Count coming in to IF
    4131            1                          2     
    4135            1                       1491     
                                            1492     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    4141                                  125909     Count coming in to IF
    4141            1                          2     
    4145            1                       1920     
                                          123987     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5084                                 1259316     Count coming in to CASE
    5085            1                     752483     
    5088            1                     506833     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5103                                  310047     Count coming in to CASE
    5104            1                     267370     
    5107            1                      42677     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5187                                  265866     Count coming in to CASE
    5188            1                       2980     
    5191            1                       3968     
    5194            1                       3968     
    5197            1                       3968     
    5200            1                       3968     
    5203            1                       3968     
    5206            1                       3968     
    5209            1                       3968     
    5212            1                       3968     
    5215            1                       3968     
    5218            1                       3968     
    5221            1                       3968     
    5224            1                       3968     
    5227            1                       3968     
    5230            1                       3968     
    5233            1                       3968     
    5236            1                       3968     
    5239            1                       3968     
    5242            1                       3968     
    5245            1                       3968     
    5248            1                       3968     
    5251            1                       3968     
    5254            1                       3968     
    5257            1                       3968     
    5260            1                       3968     
    5263            1                       3968     
    5266            1                       3968     
    5269            1                       3968     
    5272            1                       3968     
    5275            1                       3968     
    5278            1                       3968     
    5281            1                       3968     
    5284            1                       3968     
    5287            1                       3968     
    5290            1                       3968     
    5293            1                       3968     
    5296            1                       3968     
    5299            1                       3968     
    5302            1                       3968     
    5305            1                       3968     
    5308            1                       3968     
    5311            1                       3968     
    5314            1                       3968     
    5317            1                       3968     
    5320            1                       3968     
    5323            1                       3968     
    5326            1                       3968     
    5329            1                       3968     
    5332            1                       3968     
    5335            1                       3968     
    5338            1                       3968     
    5341            1                       3968     
    5344            1                       3968     
    5347            1                       3968     
    5350            1                       3968     
    5353            1                       3968     
    5356            1                       3968     
    5359            1                       3968     
    5362            1                       3968     
    5365            1                       3968     
    5368            1                       3968     
    5371            1                       3968     
    5374            1                       3968     
    5377            1                       3968     
    5380            1                       3968     
    5383            1                       3968     
    5386            1                       4966     
Branch totals: 67 hits of 67 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5401                                  285147     Count coming in to CASE
    5402            1                        780     
    5405            1                     284367     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5485                                  267450     Count coming in to CASE
    5486            1                       2978     
    5489            1                       3968     
    5492            1                       3968     
    5495            1                       3968     
    5498            1                       3968     
    5501            1                       3968     
    5504            1                       3968     
    5507            1                       3968     
    5510            1                       3968     
    5513            1                       3968     
    5516            1                       3968     
    5519            1                       3968     
    5522            1                       3968     
    5525            1                       3968     
    5528            1                       3968     
    5531            1                       3968     
    5534            1                       3968     
    5537            1                       3968     
    5540            1                       3968     
    5543            1                       3968     
    5546            1                       3968     
    5549            1                       3968     
    5552            1                       3968     
    5555            1                       3968     
    5558            1                       3968     
    5561            1                       3968     
    5564            1                       3968     
    5567            1                       3968     
    5570            1                       3968     
    5573            1                       3968     
    5576            1                       3968     
    5579            1                       3968     
    5582            1                       3968     
    5585            1                       3968     
    5588            1                       3968     
    5591            1                       3968     
    5594            1                       3968     
    5597            1                       3968     
    5600            1                       3968     
    5603            1                       3968     
    5606            1                       3968     
    5609            1                       3968     
    5612            1                       3968     
    5615            1                       3968     
    5618            1                       3968     
    5621            1                       3968     
    5624            1                       3968     
    5627            1                       3968     
    5630            1                       3968     
    5633            1                       3968     
    5636            1                       3968     
    5639            1                       3968     
    5642            1                       3968     
    5645            1                       3968     
    5648            1                       3968     
    5651            1                       3968     
    5654            1                       3968     
    5657            1                       3968     
    5660            1                       3968     
    5663            1                       3968     
    5666            1                       3968     
    5669            1                       3968     
    5672            1                       3968     
    5675            1                       3968     
    5678            1                       3968     
    5681            1                       3968     
    5684            1                       6552     
Branch totals: 67 hits of 67 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5699                                  274810     Count coming in to CASE
    5700            1                     208346     
    5703            1                      66464     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5718                                  271814     Count coming in to CASE
    5719            1                      72421     
    5722            1                     199393     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                   1059       893       166    84.32%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       2570 Item    1  (read_inputs_mioi_clr_rsc_z | ~read_inputs_mioi_tick_rsc_z)
Expression totals: 1 of 2 input terms covered = 50.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
   read_inputs_mioi_clr_rsc_z         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_tick_rsc_z         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  read_inputs_mioi_clr_rsc_z_0   read_inputs_mioi_tick_rsc_z   
  Row   2:    ***0***  read_inputs_mioi_clr_rsc_z_1   read_inputs_mioi_tick_rsc_z   
  Row   3:          1  read_inputs_mioi_tick_rsc_z_0  ~read_inputs_mioi_clr_rsc_z   
  Row   4:          1  read_inputs_mioi_tick_rsc_z_1  ~read_inputs_mioi_clr_rsc_z   

----------------Focused Expression View-----------------
Line       2573 Item    1  (filter_cfg_v_sva ~| z_out_4[7])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2576 Item    1  (filter_cfg_v_sva & ~z_out_4[7])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2632 Item    1  (and_dcpl_22 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2633 Item    1  (and_dcpl_22 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2635 Item    1  (fsm_output[5] | not_tmp)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2637 Item    1  (mux_73_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_73_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_73_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_73_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_73_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_73_nl                     

----------------Focused Expression View-----------------
Line       2638 Item    1  (and_dcpl_27 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2639 Item    1  (and_dcpl_27 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2642 Item    1  (fsm_output[3] & mux_76_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2644 Item    1  (mux_77_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_77_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_77_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_77_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_77_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_77_nl                     

----------------Focused Expression View-----------------
Line       2645 Item    1  (and_dcpl_33 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2646 Item    1  (and_dcpl_33 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2649 Item    1  (fsm_output[3] & mux_78_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2651 Item    1  (mux_79_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_79_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_79_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_79_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_79_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_79_nl                     

----------------Focused Expression View-----------------
Line       2652 Item    1  (and_dcpl_37 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2653 Item    1  (and_dcpl_37 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2656 Item    1  (fsm_output[3] & mux_80_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2658 Item    1  (mux_81_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_81_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_81_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_81_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_81_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_81_nl                     

----------------Focused Expression View-----------------
Line       2659 Item    1  (and_dcpl_41 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2660 Item    1  (and_dcpl_41 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2663 Item    1  (fsm_output[3] & mux_82_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2665 Item    1  (mux_83_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_83_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_83_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_83_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_83_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_83_nl                     

----------------Focused Expression View-----------------
Line       2666 Item    1  (and_dcpl_47 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2667 Item    1  (and_dcpl_47 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2670 Item    1  (fsm_output[3] & mux_84_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2672 Item    1  (mux_85_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_85_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_85_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_85_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_85_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_85_nl                     

----------------Focused Expression View-----------------
Line       2673 Item    1  (and_dcpl_51 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2674 Item    1  (and_dcpl_51 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2677 Item    1  (fsm_output[3] & mux_86_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2679 Item    1  (mux_87_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_87_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_87_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_87_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_87_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_87_nl                     

----------------Focused Expression View-----------------
Line       2680 Item    1  (and_dcpl_53 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2681 Item    1  (and_dcpl_53 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2684 Item    1  (fsm_output[3] & mux_88_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2686 Item    1  (mux_89_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_89_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_89_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_89_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_89_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_89_nl                     

----------------Focused Expression View-----------------
Line       2687 Item    1  (and_dcpl_56 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2688 Item    1  (and_dcpl_56 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2691 Item    1  (fsm_output[3] & mux_90_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2693 Item    1  (mux_91_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_91_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_91_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_91_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_91_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_91_nl                     

----------------Focused Expression View-----------------
Line       2694 Item    1  (and_dcpl_61 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2695 Item    1  (and_dcpl_61 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2698 Item    1  (fsm_output[3] & mux_92_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2700 Item    1  (mux_93_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_93_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_93_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_93_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_93_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_93_nl                     

----------------Focused Expression View-----------------
Line       2701 Item    1  (and_dcpl_64 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2702 Item    1  (and_dcpl_64 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2705 Item    1  (fsm_output[3] & mux_94_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2707 Item    1  (mux_95_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_95_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_95_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_95_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_95_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_95_nl                     

----------------Focused Expression View-----------------
Line       2708 Item    1  (and_dcpl_68 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2709 Item    1  (and_dcpl_68 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2712 Item    1  (fsm_output[3] & mux_96_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2714 Item    1  (mux_97_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_97_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_97_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_97_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_97_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_97_nl                     

----------------Focused Expression View-----------------
Line       2715 Item    1  (and_dcpl_72 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2716 Item    1  (and_dcpl_72 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2719 Item    1  (fsm_output[3] & mux_98_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2721 Item    1  (mux_99_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_99_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_99_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:          1  mux_99_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_99_nl                     
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_99_nl                     

----------------Focused Expression View-----------------
Line       2722 Item    1  (and_dcpl_75 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2723 Item    1  (and_dcpl_75 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2726 Item    1  (fsm_output[3] & mux_100_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2728 Item    1  (mux_101_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_101_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_101_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_101_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_101_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_101_nl                    

----------------Focused Expression View-----------------
Line       2729 Item    1  (and_dcpl_77 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2730 Item    1  (and_dcpl_77 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2733 Item    1  (fsm_output[3] & mux_102_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2735 Item    1  (mux_103_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_103_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_103_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_103_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_103_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_103_nl                    

----------------Focused Expression View-----------------
Line       2736 Item    1  (and_dcpl_81 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2737 Item    1  (and_dcpl_81 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2740 Item    1  (fsm_output[3] & mux_104_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2742 Item    1  (mux_105_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_105_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_105_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_105_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_105_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_105_nl                    

----------------Focused Expression View-----------------
Line       2743 Item    1  (and_dcpl_83 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2744 Item    1  (and_dcpl_83 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2747 Item    1  (fsm_output[3] & mux_106_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2749 Item    1  (mux_107_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_107_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_107_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_107_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_107_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_107_nl                    

----------------Focused Expression View-----------------
Line       2750 Item    1  (and_dcpl_87 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2751 Item    1  (and_dcpl_87 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2753 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[4]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[5]         Y
  FILTER_LOOP_i_6_0_sva[3]         Y
                  nand_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
 Row   11:          1  nand_cse_0                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:          1  nand_cse_1                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       2757 Item    1  (fsm_output[3] & mux_108_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2759 Item    1  (mux_109_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_109_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_109_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_109_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_109_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_109_nl                    

----------------Focused Expression View-----------------
Line       2760 Item    1  (and_dcpl_90 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2761 Item    1  (and_dcpl_90 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2763 Item    1  (((((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 6 of 6 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2767 Item    1  (fsm_output[3] & mux_110_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2769 Item    1  (mux_111_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_111_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_111_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_111_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_111_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_111_nl                    

----------------Focused Expression View-----------------
Line       2770 Item    1  (and_dcpl_93 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2771 Item    1  (and_dcpl_93 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2772 Item    1  (((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[5]         Y
              nand_145_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[2])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[2])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   11:          1  nand_145_cse_0              ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2776 Item    1  (fsm_output[3] & mux_112_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2778 Item    1  (mux_113_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_113_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_113_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_113_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_113_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_113_nl                    

----------------Focused Expression View-----------------
Line       2779 Item    1  (and_dcpl_96 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2780 Item    1  (and_dcpl_96 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2781 Item    1  (((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[5]         Y
              nand_145_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   11:          1  nand_145_cse_0              ~((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2785 Item    1  (fsm_output[3] & mux_114_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2787 Item    1  (mux_115_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_115_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_115_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_115_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_115_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_115_nl                    

----------------Focused Expression View-----------------
Line       2788 Item    1  (and_dcpl_99 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2789 Item    1  (and_dcpl_99 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2790 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[5]         Y
              nand_145_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   11:          1  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2794 Item    1  (fsm_output[3] & mux_116_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2796 Item    1  (mux_117_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_117_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_117_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_117_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_117_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_117_nl                    

----------------Focused Expression View-----------------
Line       2797 Item    1  (and_dcpl_101 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2798 Item    1  (and_dcpl_101 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2799 Item    1  (((((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[5]         Y
              nand_145_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]))
  Row   6:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   11:          1  nand_145_cse_0              ~((((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2803 Item    1  (fsm_output[3] & mux_118_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2805 Item    1  (mux_119_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_119_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_119_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_119_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_119_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_119_nl                    

----------------Focused Expression View-----------------
Line       2806 Item    1  (and_dcpl_104 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2807 Item    1  (and_dcpl_104 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2808 Item    1  (((((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[5]         Y
              nand_145_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[2])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[2])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   11:          1  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2812 Item    1  (fsm_output[3] & mux_120_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2814 Item    1  (mux_121_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_121_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_121_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_121_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_121_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_121_nl                    

----------------Focused Expression View-----------------
Line       2815 Item    1  (and_dcpl_107 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2816 Item    1  (and_dcpl_107 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2819 Item    1  (fsm_output[3] & mux_122_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2821 Item    1  (mux_123_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_123_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_123_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_123_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_123_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_123_nl                    

----------------Focused Expression View-----------------
Line       2822 Item    1  (and_dcpl_109 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2823 Item    1  (and_dcpl_109 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2824 Item    1  (((((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[5]         Y
              nand_145_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]))
  Row   6:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   11:          1  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2828 Item    1  (fsm_output[3] & mux_124_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2830 Item    1  (mux_125_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_125_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_125_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_125_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_125_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_125_nl                    

----------------Focused Expression View-----------------
Line       2831 Item    1  (and_dcpl_111 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2832 Item    1  (and_dcpl_111 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2833 Item    1  (z_out_4[7] & (FILTER_LOOP_i_6_0_sva == 31))
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2834 Item    1  (z_out_4[7] ~& ~(FILTER_LOOP_i_6_0_sva == 31))
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2836 Item    1  (fsm_output[3] & mux_126_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2838 Item    1  (mux_127_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_127_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_127_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_127_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_127_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_127_nl                    

----------------Focused Expression View-----------------
Line       2839 Item    1  (and_dcpl_115 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2840 Item    1  (and_dcpl_115 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2843 Item    1  (fsm_output[3] & mux_128_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2845 Item    1  (mux_129_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_129_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_129_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_129_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_129_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_129_nl                    

----------------Focused Expression View-----------------
Line       2846 Item    1  (and_dcpl_118 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2847 Item    1  (and_dcpl_118 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2850 Item    1  (fsm_output[3] & mux_130_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2852 Item    1  (mux_131_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_131_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_131_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_131_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_131_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_131_nl                    

----------------Focused Expression View-----------------
Line       2853 Item    1  (and_dcpl_121 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2854 Item    1  (and_dcpl_121 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2857 Item    1  (fsm_output[3] & mux_132_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2859 Item    1  (mux_133_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_133_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_133_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_133_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_133_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_133_nl                    

----------------Focused Expression View-----------------
Line       2860 Item    1  (and_dcpl_124 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2861 Item    1  (and_dcpl_124 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2864 Item    1  (fsm_output[3] & mux_134_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2866 Item    1  (mux_135_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_135_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_135_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_135_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_135_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_135_nl                    

----------------Focused Expression View-----------------
Line       2867 Item    1  (and_dcpl_126 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2868 Item    1  (and_dcpl_126 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2871 Item    1  (fsm_output[3] & mux_136_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2873 Item    1  (mux_137_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_137_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_137_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_137_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_137_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_137_nl                    

----------------Focused Expression View-----------------
Line       2874 Item    1  (and_dcpl_129 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2875 Item    1  (and_dcpl_129 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2878 Item    1  (fsm_output[3] & mux_138_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2880 Item    1  (mux_139_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_139_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_139_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_139_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_139_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_139_nl                    

----------------Focused Expression View-----------------
Line       2881 Item    1  (and_dcpl_131 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2882 Item    1  (and_dcpl_131 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2885 Item    1  (fsm_output[3] & mux_140_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2887 Item    1  (mux_141_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_141_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_141_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_141_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_141_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_141_nl                    

----------------Focused Expression View-----------------
Line       2888 Item    1  (and_dcpl_135 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2889 Item    1  (and_dcpl_135 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2890 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[5]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[4]         Y
  FILTER_LOOP_i_6_0_sva[3]         Y
                  nand_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[5])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[5])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   11:          1  nand_cse_0                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:          1  nand_cse_1                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       2894 Item    1  (fsm_output[3] & mux_142_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2896 Item    1  (mux_143_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_143_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_143_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_143_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_143_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_143_nl                    

----------------Focused Expression View-----------------
Line       2897 Item    1  (and_dcpl_138 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2898 Item    1  (and_dcpl_138 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2901 Item    1  (fsm_output[3] & mux_144_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2903 Item    1  (mux_145_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_145_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_145_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_145_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_145_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_145_nl                    

----------------Focused Expression View-----------------
Line       2904 Item    1  (and_dcpl_141 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2905 Item    1  (and_dcpl_141 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2908 Item    1  (fsm_output[3] & mux_146_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2910 Item    1  (mux_147_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_147_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_147_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_147_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_147_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_147_nl                    

----------------Focused Expression View-----------------
Line       2911 Item    1  (and_dcpl_144 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2912 Item    1  (and_dcpl_144 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2915 Item    1  (fsm_output[3] & mux_148_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2917 Item    1  (mux_149_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_149_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_149_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_149_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_149_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_149_nl                    

----------------Focused Expression View-----------------
Line       2918 Item    1  (and_dcpl_147 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2919 Item    1  (and_dcpl_147 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2922 Item    1  (fsm_output[3] & mux_150_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2924 Item    1  (mux_151_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_151_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_151_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_151_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_151_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_151_nl                    

----------------Focused Expression View-----------------
Line       2925 Item    1  (and_dcpl_150 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2926 Item    1  (and_dcpl_150 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2929 Item    1  (fsm_output[3] & mux_152_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2931 Item    1  (mux_153_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_153_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_153_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_153_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_153_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_153_nl                    

----------------Focused Expression View-----------------
Line       2932 Item    1  (and_dcpl_152 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2933 Item    1  (and_dcpl_152 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2936 Item    1  (fsm_output[3] & mux_154_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2938 Item    1  (mux_155_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_155_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_155_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_155_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_155_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_155_nl                    

----------------Focused Expression View-----------------
Line       2939 Item    1  (and_dcpl_155 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2940 Item    1  (and_dcpl_155 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2943 Item    1  (fsm_output[3] & mux_156_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2945 Item    1  (mux_157_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_157_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_157_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_157_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_157_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_157_nl                    

----------------Focused Expression View-----------------
Line       2946 Item    1  (and_dcpl_157 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2947 Item    1  (and_dcpl_157 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2950 Item    1  (fsm_output[3] & mux_158_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2952 Item    1  (mux_159_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_159_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_159_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_159_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_159_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_159_nl                    

----------------Focused Expression View-----------------
Line       2953 Item    1  (and_dcpl_160 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2954 Item    1  (and_dcpl_160 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2955 Item    1  (FILTER_LOOP_i_6_0_sva == 47)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       2957 Item    1  (fsm_output[3] & mux_160_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2959 Item    1  (mux_161_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_161_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_161_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_161_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_161_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_161_nl                    

----------------Focused Expression View-----------------
Line       2960 Item    1  (and_dcpl_164 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2961 Item    1  (and_dcpl_164 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2964 Item    1  (fsm_output[3] & mux_162_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2966 Item    1  (mux_163_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_163_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_163_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_163_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_163_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_163_nl                    

----------------Focused Expression View-----------------
Line       2967 Item    1  (and_dcpl_167 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2968 Item    1  (and_dcpl_167 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2971 Item    1  (fsm_output[3] & mux_164_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2973 Item    1  (mux_165_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_165_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_165_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_165_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_165_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_165_nl                    

----------------Focused Expression View-----------------
Line       2974 Item    1  (and_dcpl_170 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2975 Item    1  (and_dcpl_170 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2978 Item    1  (fsm_output[3] & mux_166_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2980 Item    1  (mux_167_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_167_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_167_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_167_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_167_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_167_nl                    

----------------Focused Expression View-----------------
Line       2981 Item    1  (and_dcpl_173 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2982 Item    1  (and_dcpl_173 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2985 Item    1  (fsm_output[3] & mux_168_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2987 Item    1  (mux_169_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_169_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_169_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_169_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_169_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_169_nl                    

----------------Focused Expression View-----------------
Line       2988 Item    1  (and_dcpl_176 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2989 Item    1  (and_dcpl_176 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2992 Item    1  (fsm_output[3] & mux_170_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2994 Item    1  (mux_171_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_171_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_171_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_171_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_171_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_171_nl                    

----------------Focused Expression View-----------------
Line       2995 Item    1  (and_dcpl_178 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2996 Item    1  (and_dcpl_178 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       2999 Item    1  (fsm_output[3] & mux_172_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3001 Item    1  (mux_173_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_173_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_173_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_173_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_173_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_173_nl                    

----------------Focused Expression View-----------------
Line       3002 Item    1  (and_dcpl_181 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3003 Item    1  (and_dcpl_181 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3006 Item    1  (fsm_output[3] & mux_174_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3008 Item    1  (mux_175_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_175_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_175_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_175_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_175_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_175_nl                    

----------------Focused Expression View-----------------
Line       3009 Item    1  (and_dcpl_183 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3010 Item    1  (and_dcpl_183 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3013 Item    1  (fsm_output[3] & mux_176_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3015 Item    1  (mux_177_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_177_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_177_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_177_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_177_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_177_nl                    

----------------Focused Expression View-----------------
Line       3016 Item    1  (and_dcpl_186 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3017 Item    1  (and_dcpl_186 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3018 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[5]         Y
  FILTER_LOOP_i_6_0_sva[4]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[3]         Y
                  nand_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[5])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[5])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && (FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]))
  Row   6:          1  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && (FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   11:          1  nand_cse_0                  ~((((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:          1  nand_cse_1                  ~((((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       3022 Item    1  (fsm_output[3] & mux_178_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3024 Item    1  (mux_179_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_179_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_179_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_179_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_179_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_179_nl                    

----------------Focused Expression View-----------------
Line       3025 Item    1  (and_dcpl_189 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3026 Item    1  (and_dcpl_189 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3028 Item    1  ((((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) ~| nand_159_cse)
Expression totals: 5 of 5 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3031 Item    1  (fsm_output[3] & mux_180_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3033 Item    1  (mux_181_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_181_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_181_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_181_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_181_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_181_nl                    

----------------Focused Expression View-----------------
Line       3034 Item    1  (and_dcpl_192 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3035 Item    1  (and_dcpl_192 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3036 Item    1  (((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) & FILTER_LOOP_i_6_0_sva[3]) ~& FILTER_LOOP_i_6_0_sva[4])
Expression totals: 4 of 4 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3038 Item    1  (((FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) ~| nand_160_cse)
Expression totals: 4 of 4 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3041 Item    1  (fsm_output[3] & mux_182_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3043 Item    1  (mux_183_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_183_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_183_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_183_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_183_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_183_nl                    

----------------Focused Expression View-----------------
Line       3044 Item    1  (and_dcpl_195 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3045 Item    1  (and_dcpl_195 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3046 Item    1  ((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) ~| nand_159_cse)
Expression totals: 4 of 5 input terms covered = 80.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[2]         Y
              nand_159_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_159_cse && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_159_cse && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  nand_159_cse_0              ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])
 Row   10:          1  nand_159_cse_1              ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])

----------------Focused Expression View-----------------
Line       3049 Item    1  (fsm_output[3] & mux_184_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3051 Item    1  (mux_185_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_185_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_185_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_185_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_185_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_185_nl                    

----------------Focused Expression View-----------------
Line       3052 Item    1  (and_dcpl_198 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3053 Item    1  (and_dcpl_198 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3054 Item    1  ((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) ~| nand_159_cse)
Expression totals: 4 of 5 input terms covered = 80.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[2]         Y
              nand_159_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_159_cse && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_159_cse && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:          1  nand_159_cse_0              ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])
 Row   10:          1  nand_159_cse_1              ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])

----------------Focused Expression View-----------------
Line       3057 Item    1  (fsm_output[3] & mux_186_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3059 Item    1  (mux_187_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_187_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_187_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_187_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_187_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_187_nl                    

----------------Focused Expression View-----------------
Line       3060 Item    1  (and_dcpl_200 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3061 Item    1  (and_dcpl_200 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3064 Item    1  (fsm_output[3] & mux_188_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3066 Item    1  (mux_189_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_189_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_189_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_189_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_189_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_189_nl                    

----------------Focused Expression View-----------------
Line       3067 Item    1  (and_dcpl_202 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3068 Item    1  (and_dcpl_202 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3070 Item    1  (((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) ~| nand_163_cse)
Expression totals: 4 of 4 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3073 Item    1  (fsm_output[3] & mux_190_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3075 Item    1  (mux_191_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_191_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_191_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_191_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_191_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_191_nl                    

----------------Focused Expression View-----------------
Line       3076 Item    1  (and_dcpl_205 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3077 Item    1  (and_dcpl_205 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3078 Item    1  (((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) ~| nand_160_cse)
Expression totals: 3 of 4 input terms covered = 75.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[1]         Y
              nand_160_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && FILTER_LOOP_i_6_0_sva[2])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && FILTER_LOOP_i_6_0_sva[2])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_160_cse && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]))
  Row   6:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_160_cse && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]))
  Row   7:          1  nand_160_cse_0              ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1])
  Row   8:          1  nand_160_cse_1              ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1])

----------------Focused Expression View-----------------
Line       3081 Item    1  (fsm_output[3] & mux_192_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3083 Item    1  (mux_193_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_193_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_193_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_193_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_193_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_193_nl                    

----------------Focused Expression View-----------------
Line       3084 Item    1  (and_dcpl_207 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3085 Item    1  (and_dcpl_207 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3086 Item    1  (((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) ~| nand_163_cse)
Expression totals: 3 of 4 input terms covered = 75.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         Y
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
              nand_163_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_163_cse && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_163_cse && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:          1  nand_163_cse_0              ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6])
  Row   8:          1  nand_163_cse_1              ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6])

----------------Focused Expression View-----------------
Line       3089 Item    1  (fsm_output[3] & mux_194_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3091 Item    1  (mux_195_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_195_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_195_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_195_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_195_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_195_nl                    

----------------Focused Expression View-----------------
Line       3092 Item    1  (and_dcpl_208 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3093 Item    1  (and_dcpl_208 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3094 Item    1  (z_out_4[7] & (FILTER_LOOP_i_6_0_sva == 63))
Expression totals: 1 of 2 input terms covered = 50.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                     z_out_4[7]         N  '_0' not hit             Hit '_0'
  (FILTER_LOOP_i_6_0_sva == 63)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  z_out_4[7]_0                     (FILTER_LOOP_i_6_0_sva == 63) 
  Row   2:          1  z_out_4[7]_1                     (FILTER_LOOP_i_6_0_sva == 63) 
  Row   3:          1  (FILTER_LOOP_i_6_0_sva == 63)_0  z_out_4[7]                    
  Row   4:          1  (FILTER_LOOP_i_6_0_sva == 63)_1  z_out_4[7]                    

----------------Focused Expression View-----------------
Line       3095 Item    1  (z_out_4[7] ~& ~(FILTER_LOOP_i_6_0_sva == 63))
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3097 Item    1  (fsm_output[3] & mux_196_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3099 Item    1  (mux_197_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_197_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_197_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_197_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_197_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_197_nl                    

----------------Focused Expression View-----------------
Line       3100 Item    1  (and_dcpl_212 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3101 Item    1  (and_dcpl_212 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3104 Item    1  (fsm_output[3] & mux_198_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3106 Item    1  (mux_199_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_199_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_199_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_199_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_199_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_199_nl                    

----------------Focused Expression View-----------------
Line       3107 Item    1  (and_dcpl_215 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3108 Item    1  (and_dcpl_215 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3111 Item    1  (fsm_output[3] & mux_200_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3113 Item    1  (mux_201_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_201_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_201_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_201_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_201_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_201_nl                    

----------------Focused Expression View-----------------
Line       3114 Item    1  (and_dcpl_218 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3115 Item    1  (and_dcpl_218 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3116 Item    1  (((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 5 of 6 input terms covered = 83.33%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         Y
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[5]         Y
  FILTER_LOOP_i_6_0_sva[4]         Y
  FILTER_LOOP_i_6_0_sva[3]         Y
                  nand_cse         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   2:          1  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   3:          1  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:          1  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]))
  Row   6:          1  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]))
  Row   7:          1  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
  Row   8:          1  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
  Row   9:          1  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   10:          1  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   11:          1  nand_cse_0                  ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:          1  nand_cse_1                  ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       3120 Item    1  (fsm_output[3] & mux_202_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3122 Item    1  (mux_203_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_203_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_203_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_203_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_203_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_203_nl                    

----------------Focused Expression View-----------------
Line       3123 Item    1  (and_dcpl_220 ~| fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3124 Item    1  (and_dcpl_220 & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3127 Item    1  (fsm_output[3] & mux_204_nl)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3129 Item    1  (mux_205_nl & read_inputs_mioi_wen_comp)
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_205_nl         Y
  read_inputs_mioi_wen_comp         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_205_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:          1  mux_205_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_205_nl                    
  Row   4:          1  read_inputs_mioi_wen_comp_1  mux_205_nl                    

----------------Focused Expression View-----------------
Line       3130 Item    1  (((~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp) & (fsm_output[4:3] == 0)) & read_inputs_mioi_tick_rsc_z)
Expression totals: 3 of 4 input terms covered = 75.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
   read_inputs_mioi_clr_rsc_z         N  '_1' not hit             Hit '_1'
    read_inputs_mioi_wen_comp         Y
       (fsm_output[4:3] == 0)         Y
  read_inputs_mioi_tick_rsc_z         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  read_inputs_mioi_clr_rsc_z_0   (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && read_inputs_mioi_wen_comp)
  Row   2:    ***0***  read_inputs_mioi_clr_rsc_z_1   (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && read_inputs_mioi_wen_comp)
  Row   3:          1  read_inputs_mioi_wen_comp_0    (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && ~read_inputs_mioi_clr_rsc_z)
  Row   4:          1  read_inputs_mioi_wen_comp_1    (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && ~read_inputs_mioi_clr_rsc_z)
  Row   5:          1  (fsm_output[4:3] == 0)_0       (read_inputs_mioi_tick_rsc_z && (~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp))
  Row   6:          1  (fsm_output[4:3] == 0)_1       (read_inputs_mioi_tick_rsc_z && (~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp))
  Row   7:          1  read_inputs_mioi_tick_rsc_z_0  ((~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp) & (fsm_output[4:3] == 0))
  Row   8:          1  read_inputs_mioi_tick_rsc_z_1  ((~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp) & (fsm_output[4:3] == 0))

----------------Focused Expression View-----------------
Line       3132 Item    1  (read_inputs_mioi_wen_comp & fsm_output[2])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3133 Item    1  ((((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva) & filter_cfg_v_sva) & z_out_4[7])
Expression totals: 3 of 7 input terms covered = 42.85%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                or_dcpl_110         Y
               clr_in_v_sva         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         Y
            (z_out_5 != 66)         N  '_0' not hit             Hit '_0'
              tick_in_v_sva         N  '_0' not hit             Hit '_0'
           filter_cfg_v_sva         Y
                 z_out_4[7]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  or_dcpl_110_0                (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~clr_in_v_sva)
  Row   2:          1  or_dcpl_110_1                (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~clr_in_v_sva)
  Row   3:          1  clr_in_v_sva_0               (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~or_dcpl_110)
  Row   4:    ***0***  clr_in_v_sva_1               (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~or_dcpl_110)
  Row   5:          1  read_inputs_mioi_wen_comp_0  (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && (or_dcpl_110 ~| clr_in_v_sva))
  Row   6:          1  read_inputs_mioi_wen_comp_1  (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && (or_dcpl_110 ~| clr_in_v_sva))
  Row   7:    ***0***  (z_out_5 != 66)_0            (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && ((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp))
  Row   8:          1  (z_out_5 != 66)_1            (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && ((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp))
  Row   9:    ***0***  tick_in_v_sva_0              (z_out_4[7] && filter_cfg_v_sva && (((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)))
 Row   10:          1  tick_in_v_sva_1              (z_out_4[7] && filter_cfg_v_sva && (((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)))
 Row   11:          1  filter_cfg_v_sva_0           (z_out_4[7] && ((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva))
 Row   12:          1  filter_cfg_v_sva_1           (z_out_4[7] && ((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva))
 Row   13:    ***0***  z_out_4[7]_0                 (((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva) & filter_cfg_v_sva)
 Row   14:          1  z_out_4[7]_1                 (((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva) & filter_cfg_v_sva)

----------------Focused Expression View-----------------
Line       3135 Item    1  ((z_out_4[7] & fsm_output[3]) | fsm_output[4])
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3136 Item    1  (tick_in_v_sva & ~z_out_4[7])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3137 Item    1  (FILTER_LOOP_i_6_0_sva[4:3] != 0)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3138 Item    1  (or_dcpl_16 | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3139 Item    1  (FILTER_LOOP_i_6_0_sva[1:0] != 1)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3140 Item    1  (FILTER_LOOP_i_6_0_sva[6] | FILTER_LOOP_i_6_0_sva[2])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3141 Item    1  (or_dcpl_19 | or_dcpl_18)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3142 Item    1  ((or_dcpl_20 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3143 Item    1  (FILTER_LOOP_i_6_0_sva[1:0] != 2)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3144 Item    1  (or_dcpl_19 | or_dcpl_23)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3145 Item    1  ((or_dcpl_24 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3146 Item    1  (FILTER_LOOP_i_6_0_sva[4:3] != 1)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3147 Item    1  (or_dcpl_26 | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3149 Item    1  (or_dcpl_19 | or_dcpl_28)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3150 Item    1  ((or_dcpl_29 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3151 Item    1  ((or_dcpl_24 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3152 Item    1  (FILTER_LOOP_i_6_0_sva[1:0] != 0)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3153 Item    1  (FILTER_LOOP_i_6_0_sva[6] | ~FILTER_LOOP_i_6_0_sva[2])
Expression totals: 1 of 2 input terms covered = 50.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[6]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[2]         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[6]_0  FILTER_LOOP_i_6_0_sva[2]      
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  FILTER_LOOP_i_6_0_sva[2]      
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  ~FILTER_LOOP_i_6_0_sva[6]     
  Row   4:          1  FILTER_LOOP_i_6_0_sva[2]_1  ~FILTER_LOOP_i_6_0_sva[6]     

----------------Focused Expression View-----------------
Line       3154 Item    1  (or_dcpl_33 | or_dcpl_32)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3155 Item    1  ((or_dcpl_34 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3156 Item    1  (or_dcpl_33 | or_dcpl_18)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3157 Item    1  ((or_dcpl_36 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3158 Item    1  (or_dcpl_33 | or_dcpl_23)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3159 Item    1  ((or_dcpl_38 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3160 Item    1  (or_dcpl_33 | or_dcpl_28)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3161 Item    1  ((or_dcpl_40 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3162 Item    1  (FILTER_LOOP_i_6_0_sva[4:3] != 2)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3163 Item    1  (or_dcpl_42 | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3164 Item    1  (or_dcpl_19 | or_dcpl_32)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3165 Item    1  ((or_dcpl_44 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3166 Item    1  ((or_dcpl_20 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3167 Item    1  ((or_dcpl_24 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3168 Item    1  ((or_dcpl_29 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3169 Item    1  ((or_dcpl_34 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3170 Item    1  ((or_dcpl_29 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3171 Item    1  ((or_dcpl_36 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3172 Item    1  ((or_dcpl_38 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3173 Item    1  ((or_dcpl_40 | or_dcpl_43) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3174 Item    1  (nand_145_cse | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3175 Item    1  ((or_dcpl_44 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3176 Item    1  ((or_dcpl_20 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3177 Item    1  ((or_dcpl_24 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3178 Item    1  ((or_dcpl_29 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3179 Item    1  ((or_dcpl_34 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3180 Item    1  ((or_dcpl_36 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3181 Item    1  ((or_dcpl_38 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3182 Item    1  ((or_dcpl_34 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3183 Item    1  ((or_dcpl_40 | or_dcpl_55) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3184 Item    1  (or_dcpl_16 | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3185 Item    1  ((or_dcpl_44 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3186 Item    1  ((or_dcpl_20 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3187 Item    1  ((or_dcpl_24 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3188 Item    1  ((or_dcpl_29 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3189 Item    1  ((or_dcpl_34 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3190 Item    1  ((or_dcpl_36 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3191 Item    1  ((or_dcpl_38 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3192 Item    1  ((or_dcpl_40 | or_dcpl_65) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3193 Item    1  (or_dcpl_26 | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3194 Item    1  ((or_dcpl_44 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3195 Item    1  ((or_dcpl_36 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3196 Item    1  ((or_dcpl_20 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3197 Item    1  ((or_dcpl_24 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3198 Item    1  ((or_dcpl_29 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3199 Item    1  ((or_dcpl_34 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3200 Item    1  ((or_dcpl_36 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3201 Item    1  ((or_dcpl_38 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3202 Item    1  ((or_dcpl_40 | or_dcpl_74) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3203 Item    1  (or_dcpl_42 | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3204 Item    1  ((or_dcpl_44 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3205 Item    1  ((or_dcpl_20 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3206 Item    1  ((or_dcpl_24 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3207 Item    1  ((or_dcpl_38 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3208 Item    1  ((or_dcpl_29 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3209 Item    1  ((or_dcpl_34 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3210 Item    1  ((or_dcpl_36 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3211 Item    1  ((or_dcpl_38 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3212 Item    1  ((or_dcpl_40 | or_dcpl_84) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3213 Item    1  (nand_145_cse | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3214 Item    1  ((or_dcpl_44 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3215 Item    1  ((or_dcpl_20 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3216 Item    1  ((or_dcpl_24 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3217 Item    1  ((or_dcpl_29 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3218 Item    1  ((or_dcpl_34 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3219 Item    1  ((or_dcpl_40 | or_dcpl_17) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3220 Item    1  ((or_dcpl_36 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3221 Item    1  ((or_dcpl_38 | or_dcpl_94) & and_dcpl_18)
Expression totals: 1 of 3 input terms covered = 33.33%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  '_0' not hit             Hit '_0'
   or_dcpl_94         N  '_0' not hit             Hit '_0'
  and_dcpl_18         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:          1  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:          1  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_94)     
  Row   6:          1  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3222 Item    1  ((or_dcpl_40 | or_dcpl_94) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3223 Item    1  (~FILTER_LOOP_i_6_0_sva[6] | FILTER_LOOP_i_6_0_sva[2])
Expression totals: 1 of 2 input terms covered = 50.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[6]         Y
  FILTER_LOOP_i_6_0_sva[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[6]_0  ~FILTER_LOOP_i_6_0_sva[2]     
  Row   2:          1  FILTER_LOOP_i_6_0_sva[6]_1  ~FILTER_LOOP_i_6_0_sva[2]     
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  FILTER_LOOP_i_6_0_sva[6]      
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  FILTER_LOOP_i_6_0_sva[6]      

----------------Focused Expression View-----------------
Line       3224 Item    1  (((or_dcpl_104 | or_dcpl_32) | or_dcpl_17) & and_dcpl_18)
Expression totals: 1 of 4 input terms covered = 25.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_104         N  '_0' not hit             Hit '_0'
   or_dcpl_32         N  '_0' not hit             Hit '_0'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_104_0         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_32)
  Row   2:          1  or_dcpl_104_1         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_32)
  Row   3:    ***0***  or_dcpl_32_0          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   4:          1  or_dcpl_32_1          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   5:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_32))
  Row   6:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_32))
  Row   7:          1  and_dcpl_18_0         ((or_dcpl_104 | or_dcpl_32) | or_dcpl_17)
  Row   8:          1  and_dcpl_18_1         ((or_dcpl_104 | or_dcpl_32) | or_dcpl_17)

----------------Focused Expression View-----------------
Line       3225 Item    1  (((or_dcpl_104 | or_dcpl_18) | or_dcpl_17) & and_dcpl_18)
Expression totals: 1 of 4 input terms covered = 25.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_104         N  '_0' not hit             Hit '_0'
   or_dcpl_18         N  '_0' not hit             Hit '_0'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_104_0         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_18)
  Row   2:          1  or_dcpl_104_1         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_18)
  Row   3:    ***0***  or_dcpl_18_0          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   4:          1  or_dcpl_18_1          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   5:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_18))
  Row   6:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_18))
  Row   7:          1  and_dcpl_18_0         ((or_dcpl_104 | or_dcpl_18) | or_dcpl_17)
  Row   8:          1  and_dcpl_18_1         ((or_dcpl_104 | or_dcpl_18) | or_dcpl_17)

----------------Focused Expression View-----------------
Line       3226 Item    1  ((or_dcpl_104 | or_dcpl_23) | or_dcpl_17)
Expression totals: 2 of 3 input terms covered = 66.66%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_104         Y
   or_dcpl_23         Y
   or_dcpl_17         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  or_dcpl_104_0         (~or_dcpl_17 && ~or_dcpl_23)  
  Row   2:          1  or_dcpl_104_1         (~or_dcpl_17 && ~or_dcpl_23)  
  Row   3:          1  or_dcpl_23_0          (~or_dcpl_17 && ~or_dcpl_104) 
  Row   4:          1  or_dcpl_23_1          (~or_dcpl_17 && ~or_dcpl_104) 
  Row   5:          1  or_dcpl_17_0          ~(or_dcpl_104 | or_dcpl_23)   
  Row   6:    ***0***  or_dcpl_17_1          ~(or_dcpl_104 | or_dcpl_23)   

----------------Focused Expression View-----------------
Line       3227 Item    1  (or_dcpl_110 & and_dcpl_18)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3228 Item    1  ((or_dcpl_44 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3229 Item    1  ((or_dcpl_20 | or_dcpl_27) & and_dcpl_18)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3230 Item    1  (~filter_cfg_v_sva & fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3231 Item    1  (filter_cfg_v_sva & fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3232 Item    1  ((fsm_output[3] ~& tick_in_v_sva) ~| z_out_4[7])
Expression totals: 2 of 3 input terms covered = 66.66%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         Y
  tick_in_v_sva         N  '_0' not hit             Hit '_0'
     z_out_4[7]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fsm_output[3]_0       (~z_out_4[7] && tick_in_v_sva)
  Row   2:          1  fsm_output[3]_1       (~z_out_4[7] && tick_in_v_sva)
  Row   3:    ***0***  tick_in_v_sva_0       (~z_out_4[7] && fsm_output[3])
  Row   4:          1  tick_in_v_sva_1       (~z_out_4[7] && fsm_output[3])
  Row   5:          1  z_out_4[7]_0          ~(fsm_output[3] ~& tick_in_v_sva)
  Row   6:          1  z_out_4[7]_1          ~(fsm_output[3] ~& tick_in_v_sva)

----------------Focused Expression View-----------------
Line       3233 Item    1  (clr_in_v_sva | tick_in_v_sva)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3234 Item    1  ((z_out_4 == 67) & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3235 Item    1  ((z_out_4 == 68) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 68)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 68)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 68)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 68)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 68)               

----------------Focused Expression View-----------------
Line       3236 Item    1  ((z_out_4 == 69) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 69)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 69)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 69)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 69)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 69)               

----------------Focused Expression View-----------------
Line       3237 Item    1  ((z_out_4 == 70) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 70)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 70)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 70)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 70)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 70)               

----------------Focused Expression View-----------------
Line       3238 Item    1  ((z_out_4 == 71) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 71)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 71)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 71)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 71)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 71)               

----------------Focused Expression View-----------------
Line       3239 Item    1  ((z_out_4 == 72) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 72)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 72)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 72)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 72)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 72)               

----------------Focused Expression View-----------------
Line       3240 Item    1  ((z_out_4 == 73) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 73)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 73)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 73)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 73)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 73)               

----------------Focused Expression View-----------------
Line       3241 Item    1  ((z_out_4 == 74) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 74)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 74)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 74)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 74)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 74)               

----------------Focused Expression View-----------------
Line       3242 Item    1  ((z_out_4 == 75) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 75)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 75)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 75)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 75)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 75)               

----------------Focused Expression View-----------------
Line       3243 Item    1  ((z_out_4 == 76) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 76)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 76)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 76)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 76)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 76)               

----------------Focused Expression View-----------------
Line       3244 Item    1  ((z_out_4 == 77) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 77)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 77)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 77)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 77)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 77)               

----------------Focused Expression View-----------------
Line       3245 Item    1  ((z_out_4 == 78) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 78)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 78)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 78)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 78)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 78)               

----------------Focused Expression View-----------------
Line       3246 Item    1  ((z_out_4 == 79) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 79)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 79)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 79)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 79)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 79)               

----------------Focused Expression View-----------------
Line       3247 Item    1  ((z_out_4 == 80) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 80)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 80)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 80)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 80)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 80)               

----------------Focused Expression View-----------------
Line       3248 Item    1  ((z_out_4 == 81) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 81)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 81)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 81)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 81)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 81)               

----------------Focused Expression View-----------------
Line       3249 Item    1  ((z_out_4 == 82) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 82)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 82)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 82)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 82)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 82)               

----------------Focused Expression View-----------------
Line       3250 Item    1  ((z_out_4 == 83) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 83)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 83)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 83)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 83)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 83)               

----------------Focused Expression View-----------------
Line       3251 Item    1  ((z_out_4 == 84) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 84)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 84)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 84)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 84)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 84)               

----------------Focused Expression View-----------------
Line       3252 Item    1  ((z_out_4 == 85) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 85)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 85)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 85)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 85)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 85)               

----------------Focused Expression View-----------------
Line       3253 Item    1  ((z_out_4 == 86) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 86)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 86)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 86)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 86)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 86)               

----------------Focused Expression View-----------------
Line       3254 Item    1  ((z_out_4 == 87) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 87)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 87)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 87)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 87)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 87)               

----------------Focused Expression View-----------------
Line       3255 Item    1  ((z_out_4 == 88) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 88)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 88)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 88)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 88)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 88)               

----------------Focused Expression View-----------------
Line       3256 Item    1  ((z_out_4 == 89) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 89)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 89)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 89)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 89)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 89)               

----------------Focused Expression View-----------------
Line       3257 Item    1  ((z_out_4 == 90) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 90)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 90)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 90)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 90)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 90)               

----------------Focused Expression View-----------------
Line       3258 Item    1  ((z_out_4 == 91) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 91)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 91)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 91)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 91)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 91)               

----------------Focused Expression View-----------------
Line       3259 Item    1  ((z_out_4 == 92) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 92)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 92)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 92)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 92)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 92)               

----------------Focused Expression View-----------------
Line       3260 Item    1  ((z_out_4 == 93) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 93)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 93)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 93)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 93)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 93)               

----------------Focused Expression View-----------------
Line       3261 Item    1  ((z_out_4 == 94) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 94)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 94)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 94)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 94)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 94)               

----------------Focused Expression View-----------------
Line       3262 Item    1  ((z_out_4 == 95) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 95)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 95)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 95)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 95)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 95)               

----------------Focused Expression View-----------------
Line       3263 Item    1  ((z_out_4 == 96) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 96)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 96)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 96)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 96)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 96)               

----------------Focused Expression View-----------------
Line       3264 Item    1  ((z_out_4 == 97) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 97)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 97)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 97)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 97)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 97)               

----------------Focused Expression View-----------------
Line       3265 Item    1  ((z_out_4 == 98) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 98)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 98)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 98)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 98)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 98)               

----------------Focused Expression View-----------------
Line       3266 Item    1  ((z_out_4 == 99) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 99)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 99)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 99)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 99)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 99)               

----------------Focused Expression View-----------------
Line       3267 Item    1  ((z_out_4 == 100) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 100)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 100)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 100)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 100)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 100)              

----------------Focused Expression View-----------------
Line       3268 Item    1  ((z_out_4 == 101) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 101)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 101)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 101)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 101)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 101)              

----------------Focused Expression View-----------------
Line       3269 Item    1  ((z_out_4 == 102) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 102)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 102)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 102)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 102)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 102)              

----------------Focused Expression View-----------------
Line       3270 Item    1  ((z_out_4 == 103) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 103)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 103)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 103)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 103)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 103)              

----------------Focused Expression View-----------------
Line       3271 Item    1  ((z_out_4 == 104) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 104)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 104)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 104)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 104)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 104)              

----------------Focused Expression View-----------------
Line       3272 Item    1  ((z_out_4 == 105) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 105)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 105)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 105)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 105)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 105)              

----------------Focused Expression View-----------------
Line       3273 Item    1  ((z_out_4 == 106) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 106)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 106)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 106)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 106)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 106)              

----------------Focused Expression View-----------------
Line       3274 Item    1  ((z_out_4 == 107) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 107)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 107)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 107)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 107)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 107)              

----------------Focused Expression View-----------------
Line       3275 Item    1  ((z_out_4 == 108) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 108)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 108)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 108)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 108)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 108)              

----------------Focused Expression View-----------------
Line       3276 Item    1  ((z_out_4 == 109) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 109)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 109)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 109)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 109)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 109)              

----------------Focused Expression View-----------------
Line       3277 Item    1  ((z_out_4 == 110) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 110)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 110)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 110)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 110)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 110)              

----------------Focused Expression View-----------------
Line       3278 Item    1  ((z_out_4 == 111) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 111)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 111)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 111)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 111)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 111)              

----------------Focused Expression View-----------------
Line       3279 Item    1  ((z_out_4 == 112) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 112)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 112)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 112)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 112)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 112)              

----------------Focused Expression View-----------------
Line       3280 Item    1  ((z_out_4 == 113) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 113)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 113)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 113)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 113)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 113)              

----------------Focused Expression View-----------------
Line       3281 Item    1  ((z_out_4 == 114) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 114)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 114)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 114)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 114)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 114)              

----------------Focused Expression View-----------------
Line       3282 Item    1  ((z_out_4 == 115) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 115)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 115)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 115)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 115)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 115)              

----------------Focused Expression View-----------------
Line       3283 Item    1  ((z_out_4 == 116) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 116)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 116)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 116)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 116)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 116)              

----------------Focused Expression View-----------------
Line       3284 Item    1  ((z_out_4 == 117) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 117)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 117)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 117)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 117)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 117)              

----------------Focused Expression View-----------------
Line       3285 Item    1  ((z_out_4 == 118) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 118)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 118)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 118)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 118)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 118)              

----------------Focused Expression View-----------------
Line       3286 Item    1  ((z_out_4 == 119) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 119)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 119)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 119)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 119)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 119)              

----------------Focused Expression View-----------------
Line       3287 Item    1  ((z_out_4 == 120) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 120)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 120)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 120)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 120)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 120)              

----------------Focused Expression View-----------------
Line       3288 Item    1  ((z_out_4 == 121) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 121)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 121)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 121)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 121)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 121)              

----------------Focused Expression View-----------------
Line       3289 Item    1  ((z_out_4 == 122) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 122)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 122)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 122)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 122)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 122)              

----------------Focused Expression View-----------------
Line       3290 Item    1  ((z_out_4 == 123) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 123)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 123)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 123)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 123)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 123)              

----------------Focused Expression View-----------------
Line       3291 Item    1  ((z_out_4 == 124) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 124)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 124)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 124)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 124)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 124)              

----------------Focused Expression View-----------------
Line       3292 Item    1  ((z_out_4 == 125) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 125)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 125)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 125)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 125)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 125)              

----------------Focused Expression View-----------------
Line       3293 Item    1  ((z_out_4 == 126) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 126)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 126)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 126)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 126)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 126)              

----------------Focused Expression View-----------------
Line       3294 Item    1  ((z_out_4 == 127) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 127)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 127)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 127)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 127)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 127)              

----------------Focused Expression View-----------------
Line       3295 Item    1  ((z_out_4 == 128) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 128)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 128)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 128)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 128)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 128)              

----------------Focused Expression View-----------------
Line       3296 Item    1  ((z_out_4 == 129) & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       3297 Item    1  ((z_out_4 == 130) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 130)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 130)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 130)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 130)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 130)              

----------------Focused Expression View-----------------
Line       3298 Item    1  ((z_out_4 == 131) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 131)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 131)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 131)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 131)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 131)              

----------------Focused Expression View-----------------
Line       3299 Item    1  ((z_out_4 == 132) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 132)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 132)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 132)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 132)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 132)              

----------------Focused Expression View-----------------
Line       3300 Item    1  ((z_out_4 == 133) & ~fsm_output[5])
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       4150 Item    1  (fsm_output[3] ~| or_tmp)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       4151 Item    1  (fsm_output[3] & ~or_tmp)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       4664 Item    1  (~scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp & fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

                                                             Input Term   Covered  Reason for no coverage   Hint
                                                            -----------  --------  -----------------------  --------------
  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp         N  '_1' not hit             Hit '_1'
                                                          fsm_output[5]         Y

     Rows:       Hits  FEC Target                                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                                     -------------------------     
  Row   1:          1  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_0  fsm_output[5]                 
  Row   2:    ***0***  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_1  fsm_output[5]                 
  Row   3:          1  fsm_output[5]_0                                                          ~scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp
  Row   4:          1  fsm_output[5]_1                                                          ~scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp

----------------Focused Expression View-----------------
Line       4666 Item    1  (scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                                                             Input Term   Covered  Reason for no coverage   Hint
                                                            -----------  --------  -----------------------  --------------
  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp         N  '_1' not hit             Hit '_1'
                                                          fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                                     -------------------------     
  Row   1:          1  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_0  fsm_output[5]                 
  Row   2:    ***0***  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_1  fsm_output[5]                 
  Row   3:    ***0***  fsm_output[5]_0                                                          scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp
  Row   4:    ***0***  fsm_output[5]_1                                                          scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                    1468      1468         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    2562            1                      86736     
    2566            1                     128081     
    2570            1                       2985     
    2573            1                       5957     
    2576            1                       5957     
    2581            1                     135907     
    2583            1                     135907     
    2632            1                       9929     
    2633            1                       9929     
    2634            1                       5968     
    2635            1                       5961     
    2636            1                       5966     
    2637            1                       8944     
    2638            1                       9929     
    2639            1                       9929     
    2640            1                     132931     
    2641            1                       9931     
    2642            1                       8931     
    2643            1                       5963     
    2644            1                       8944     
    2645            1                       9929     
    2646            1                       9929     
    2647            1                     132931     
    2648            1                       9931     
    2649            1                      11907     
    2650            1                       8939     
    2651            1                      11920     
    2652            1                       9929     
    2653            1                       9929     
    2654            1                     132931     
    2655            1                       9931     
    2656            1                      11907     
    2657            1                       8939     
    2658            1                      11920     
    2659            1                       9929     
    2660            1                       9929     
    2661            1                     132931     
    2662            1                       9931     
    2663            1                      11907     
    2664            1                       8939     
    2665            1                      11920     
    2666            1                       9929     
    2667            1                       9929     
    2668            1                     132931     
    2669            1                       9931     
    2670            1                      11907     
    2671            1                       8939     
    2672            1                      11920     
    2673            1                       9929     
    2674            1                       9929     
    2675            1                     132931     
    2676            1                       9931     
    2677            1                      11907     
    2678            1                       8939     
    2679            1                      11920     
    2680            1                       9929     
    2681            1                       9929     
    2682            1                     132931     
    2683            1                       9931     
    2684            1                      11907     
    2685            1                       8939     
    2686            1                      11920     
    2687            1                       9929     
    2688            1                       9929     
    2689            1                     132931     
    2690            1                       9931     
    2691            1                      11907     
    2692            1                       8939     
    2693            1                      11920     
    2694            1                       9929     
    2695            1                       9929     
    2696            1                     132931     
    2697            1                       9931     
    2698            1                      11907     
    2699            1                       8939     
    2700            1                      11920     
    2701            1                       9929     
    2702            1                       9929     
    2703            1                     132931     
    2704            1                       9931     
    2705            1                      11907     
    2706            1                       8939     
    2707            1                      11920     
    2708            1                       9929     
    2709            1                       9929     
    2710            1                     132931     
    2711            1                       9931     
    2712            1                      11907     
    2713            1                       8939     
    2714            1                      11920     
    2715            1                       9929     
    2716            1                       9929     
    2717            1                     132931     
    2718            1                       9931     
    2719            1                      11907     
    2720            1                       8939     
    2721            1                      11920     
    2722            1                       9929     
    2723            1                       9929     
    2724            1                     132931     
    2725            1                       9931     
    2726            1                      11907     
    2727            1                       8939     
    2728            1                      11920     
    2729            1                       9929     
    2730            1                       9929     
    2731            1                     132931     
    2732            1                       9931     
    2733            1                      11907     
    2734            1                       8939     
    2735            1                      11920     
    2736            1                       9929     
    2737            1                       9929     
    2738            1                     132931     
    2739            1                       9931     
    2740            1                      11907     
    2741            1                       8939     
    2742            1                      11920     
    2743            1                       9929     
    2744            1                       9929     
    2745            1                     132931     
    2746            1                       9931     
    2747            1                      11907     
    2748            1                       8939     
    2749            1                      11920     
    2750            1                       9929     
    2751            1                       9929     
    2752            1                      66467     
    2753            1                     164676     
    2756            1                      12907     
    2757            1                      14883     
    2758            1                      11915     
    2759            1                      14896     
    2760            1                       9929     
    2761            1                       9929     
    2762            1                      15874     
    2763            1                     140868     
    2766            1                       9931     
    2767            1                      11907     
    2768            1                       8939     
    2769            1                      11920     
    2770            1                       9929     
    2771            1                       9929     
    2772            1                     140868     
    2775            1                       9931     
    2776            1                      11907     
    2777            1                       8939     
    2778            1                      11920     
    2779            1                       9929     
    2780            1                       9929     
    2781            1                     140868     
    2784            1                       9931     
    2785            1                      11907     
    2786            1                       8939     
    2787            1                      11920     
    2788            1                       9929     
    2789            1                       9929     
    2790            1                     140868     
    2793            1                       9931     
    2794            1                      11907     
    2795            1                       8939     
    2796            1                      11920     
    2797            1                       9929     
    2798            1                       9929     
    2799            1                     140868     
    2802            1                       9931     
    2803            1                      11907     
    2804            1                       8939     
    2805            1                      11920     
    2806            1                       9929     
    2807            1                       9929     
    2808            1                     140868     
    2811            1                       9931     
    2812            1                      11907     
    2813            1                       8939     
    2814            1                      11920     
    2815            1                       9929     
    2816            1                       9929     
    2817            1                     132931     
    2818            1                       9931     
    2819            1                      11907     
    2820            1                       8939     
    2821            1                      11920     
    2822            1                       9929     
    2823            1                       9929     
    2824            1                     140868     
    2827            1                       9931     
    2828            1                      11907     
    2829            1                       8939     
    2830            1                      11920     
    2831            1                       9929     
    2832            1                       9929     
    2833            1                     138885     
    2834            1                     138885     
    2835            1                       8939     
    2836            1                      11907     
    2837            1                       8939     
    2838            1                      11920     
    2839            1                       9929     
    2840            1                       9929     
    2841            1                     132931     
    2842            1                       9931     
    2843            1                      11907     
    2844            1                       8939     
    2845            1                      11920     
    2846            1                       9929     
    2847            1                       9929     
    2848            1                     132931     
    2849            1                       9931     
    2850            1                      11907     
    2851            1                       8939     
    2852            1                      11920     
    2853            1                       9929     
    2854            1                       9929     
    2855            1                     132931     
    2856            1                       9931     
    2857            1                      11907     
    2858            1                       8939     
    2859            1                      11920     
    2860            1                       9929     
    2861            1                       9929     
    2862            1                     132931     
    2863            1                       9931     
    2864            1                      11907     
    2865            1                       8939     
    2866            1                      11920     
    2867            1                       9929     
    2868            1                       9929     
    2869            1                     132931     
    2870            1                       9931     
    2871            1                      11907     
    2872            1                       8939     
    2873            1                      11920     
    2874            1                       9929     
    2875            1                       9929     
    2876            1                     132931     
    2877            1                       9931     
    2878            1                      11907     
    2879            1                       8939     
    2880            1                      11920     
    2881            1                       9929     
    2882            1                       9929     
    2883            1                     132931     
    2884            1                       9931     
    2885            1                      11907     
    2886            1                       8939     
    2887            1                      11920     
    2888            1                       9929     
    2889            1                       9929     
    2890            1                     164676     
    2893            1                      12907     
    2894            1                      14883     
    2895            1                      11915     
    2896            1                      14896     
    2897            1                       9929     
    2898            1                       9929     
    2899            1                     132931     
    2900            1                       9931     
    2901            1                      11907     
    2902            1                       8939     
    2903            1                      11920     
    2904            1                       9929     
    2905            1                       9929     
    2906            1                     132931     
    2907            1                       9931     
    2908            1                      11907     
    2909            1                       8939     
    2910            1                      11920     
    2911            1                       9929     
    2912            1                       9929     
    2913            1                     132931     
    2914            1                       9931     
    2915            1                      11907     
    2916            1                       8939     
    2917            1                      11920     
    2918            1                       9929     
    2919            1                       9929     
    2920            1                     132931     
    2921            1                       9931     
    2922            1                      11907     
    2923            1                       8939     
    2924            1                      11920     
    2925            1                       9929     
    2926            1                       9929     
    2927            1                     132931     
    2928            1                       9931     
    2929            1                      11907     
    2930            1                       8939     
    2931            1                      11920     
    2932            1                       9929     
    2933            1                       9929     
    2934            1                     132931     
    2935            1                       9931     
    2936            1                      11907     
    2937            1                       8939     
    2938            1                      11920     
    2939            1                       9929     
    2940            1                       9929     
    2941            1                     132931     
    2942            1                       9931     
    2943            1                      11907     
    2944            1                       8939     
    2945            1                      11920     
    2946            1                       9929     
    2947            1                       9929     
    2948            1                     132931     
    2949            1                       9931     
    2950            1                      11907     
    2951            1                       8939     
    2952            1                      11920     
    2953            1                       9929     
    2954            1                       9929     
    2955            1                     132931     
    2956            1                       9931     
    2957            1                      11907     
    2958            1                       8939     
    2959            1                      11920     
    2960            1                       9929     
    2961            1                       9929     
    2962            1                     132931     
    2963            1                       9931     
    2964            1                      11907     
    2965            1                       8939     
    2966            1                      11920     
    2967            1                       9929     
    2968            1                       9929     
    2969            1                     132931     
    2970            1                       9931     
    2971            1                      11907     
    2972            1                       8939     
    2973            1                      11920     
    2974            1                       9929     
    2975            1                       9929     
    2976            1                     132931     
    2977            1                       9931     
    2978            1                      11907     
    2979            1                       8939     
    2980            1                      11920     
    2981            1                       9929     
    2982            1                       9929     
    2983            1                     132931     
    2984            1                       9931     
    2985            1                      11907     
    2986            1                       8939     
    2987            1                      11920     
    2988            1                       9929     
    2989            1                       9929     
    2990            1                     132931     
    2991            1                       9931     
    2992            1                      11907     
    2993            1                       8939     
    2994            1                      11920     
    2995            1                       9929     
    2996            1                       9929     
    2997            1                     132931     
    2998            1                       9931     
    2999            1                      11907     
    3000            1                       8939     
    3001            1                      11920     
    3002            1                       9929     
    3003            1                       9929     
    3004            1                     132931     
    3005            1                       9931     
    3006            1                      11907     
    3007            1                       8939     
    3008            1                      11920     
    3009            1                       9929     
    3010            1                       9929     
    3011            1                     132931     
    3012            1                       9931     
    3013            1                      11907     
    3014            1                       8939     
    3015            1                      11920     
    3016            1                       9929     
    3017            1                       9929     
    3018            1                     164676     
    3021            1                      12907     
    3022            1                      14883     
    3023            1                      11915     
    3024            1                      14896     
    3025            1                       9929     
    3026            1                       9929     
    3027            1                     132931     
    3028            1                     136900     
    3030            1                       9931     
    3031            1                      11907     
    3032            1                       8939     
    3033            1                      11920     
    3034            1                       9929     
    3035            1                       9929     
    3036            1                     132931     
    3038            1                     148804     
    3040            1                       9931     
    3041            1                      11907     
    3042            1                       8939     
    3043            1                      11920     
    3044            1                       9929     
    3045            1                       9929     
    3046            1                     136900     
    3048            1                       9931     
    3049            1                      11907     
    3050            1                       8939     
    3051            1                      11920     
    3052            1                       9929     
    3053            1                       9929     
    3054            1                     136900     
    3056            1                       9931     
    3057            1                      11907     
    3058            1                       8939     
    3059            1                      11920     
    3060            1                       9929     
    3061            1                       9929     
    3062            1                     132931     
    3063            1                       9931     
    3064            1                      11907     
    3065            1                       8939     
    3066            1                      11920     
    3067            1                       8937     
    3068            1                       8937     
    3069            1                     132931     
    3070            1                     136900     
    3072            1                       9931     
    3073            1                      11907     
    3074            1                       8939     
    3075            1                      11920     
    3076            1                       8937     
    3077            1                       8937     
    3078            1                     148804     
    3080            1                      10923     
    3081            1                      11907     
    3082            1                       8939     
    3083            1                      11920     
    3084            1                       9929     
    3085            1                       9929     
    3086            1                     136900     
    3088            1                       9931     
    3089            1                      12899     
    3090            1                       8939     
    3091            1                      11920     
    3092            1                       8937     
    3093            1                       8937     
    3094            1                     138885     
    3095            1                     138885     
    3096            1                       9931     
    3097            1                      12899     
    3098            1                       8939     
    3099            1                      11920     
    3100            1                       8937     
    3101            1                       8937     
    3102            1                     132931     
    3103            1                       9931     
    3104            1                      12899     
    3105            1                       8939     
    3106            1                      11920     
    3107            1                       8937     
    3108            1                       8937     
    3109            1                     132931     
    3110            1                       9931     
    3111            1                      12899     
    3112            1                       8939     
    3113            1                      11920     
    3114            1                       9929     
    3115            1                       9929     
    3116            1                     164676     
    3119            1                      12907     
    3120            1                      14883     
    3121            1                      11915     
    3122            1                      14896     
    3123            1                       9929     
    3124            1                       9929     
    3125            1                     132931     
    3126            1                       9931     
    3127            1                      11907     
    3128            1                       8939     
    3129            1                      11920     
    3130            1                       9442     
    3132            1                       5969     
    3133            1                     143363     
    3135            1                       9428     
    3136            1                       5962     
    3137            1                      15874     
    3138            1                      11907     
    3139            1                     132931     
    3140            1                      32739     
    3141            1                      98211     
    3142            1                      44643     
    3143            1                     132931     
    3144            1                      97219     
    3145            1                      44643     
    3146            1                      15874     
    3147            1                      11907     
    3148            1                     132931     
    3149            1                      65475     
    3150            1                      41667     
    3151            1                      41667     
    3152            1                     132931     
    3153            1                      32739     
    3154            1                      66467     
    3155            1                      41667     
    3156            1                      99202     
    3157            1                      41667     
    3158            1                      99203     
    3159            1                      41667     
    3160            1                      64482     
    3161            1                      37699     
    3162            1                      15874     
    3163            1                      11907     
    3164            1                      66467     
    3165            1                      36708     
    3166            1                      41667     
    3167            1                      41667     
    3168            1                      41667     
    3169            1                      41667     
    3170            1                      44643     
    3171            1                      41667     
    3172            1                      41667     
    3173            1                      37699     
    3174            1                      11907     
    3175            1                      38196     
    3176            1                      42659     
    3177            1                      42659     
    3178            1                      42659     
    3179            1                      42659     
    3180            1                      42659     
    3181            1                      42659     
    3182            1                      44643     
    3183            1                      38691     
    3184            1                      11907     
    3185            1                      41172     
    3186            1                      44643     
    3187            1                      44643     
    3188            1                      44643     
    3189            1                      44643     
    3190            1                      44643     
    3191            1                      44643     
    3192            1                      40675     
    3193            1                      11907     
    3194            1                      36708     
    3195            1                      44643     
    3196            1                      41667     
    3197            1                      41667     
    3198            1                      41667     
    3199            1                      41667     
    3200            1                      41667     
    3201            1                      41667     
    3202            1                      37699     
    3203            1                      11907     
    3204            1                      36708     
    3205            1                      41667     
    3206            1                      41667     
    3207            1                      44643     
    3208            1                      41667     
    3209            1                      41667     
    3210            1                      41667     
    3211            1                      41667     
    3212            1                      37699     
    3213            1                      11907     
    3214            1                      39188     
    3215            1                      42659     
    3216            1                      42659     
    3217            1                      42659     
    3218            1                      42659     
    3219            1                      40675     
    3220            1                      42659     
    3221            1                      42659     
    3222            1                      38691     
    3223            1                      32739     
    3224            1                      76388     
    3225            1                      81844     
    3226            1                      74900     
    3227            1                       9924     
    3228            1                      36708     
    3229            1                      41667     
    3230            1                       2987     
    3231            1                       2987     
    3232            1                       8939     
    3233            1                          8     
    3234            1                     141866     
    3235            1                     141866     
    3236            1                     141866     
    3237            1                     141866     
    3238            1                     141866     
    3239            1                     141866     
    3240            1                     141866     
    3241            1                     141866     
    3242            1                     141866     
    3243            1                     141866     
    3244            1                     141866     
    3245            1                     141866     
    3246            1                     141866     
    3247            1                     141866     
    3248            1                     141866     
    3249            1                     141866     
    3250            1                     141866     
    3251            1                     141866     
    3252            1                     141866     
    3253            1                     141866     
    3254            1                     141866     
    3255            1                     141866     
    3256            1                     141866     
    3257            1                     141866     
    3258            1                     141866     
    3259            1                     141866     
    3260            1                     141866     
    3261            1                     141866     
    3262            1                     141866     
    3263            1                     141866     
    3264            1                     141866     
    3265            1                     141866     
    3266            1                     141866     
    3267            1                     141866     
    3268            1                     141866     
    3269            1                     141866     
    3270            1                     141866     
    3271            1                     141866     
    3272            1                     141866     
    3273            1                     141866     
    3274            1                     141866     
    3275            1                     141866     
    3276            1                     141866     
    3277            1                     141866     
    3278            1                     141866     
    3279            1                     141866     
    3280            1                     141866     
    3281            1                     141866     
    3282            1                     141866     
    3283            1                     141866     
    3284            1                     141866     
    3285            1                     141866     
    3286            1                     141866     
    3287            1                     141866     
    3288            1                     141866     
    3289            1                     141866     
    3290            1                     141866     
    3291            1                     141866     
    3292            1                     141866     
    3293            1                     141866     
    3294            1                     141866     
    3295            1                     141866     
    3296            1                     141866     
    3297            1                     141866     
    3298            1                     141866     
    3299            1                     141866     
    3300            1                     141866     
    3301            1                          4     
    3303            1                          4     
    3305            1                     138899     
    3307            1                          2     
    3308            1                          2     
    3309            1                          2     
    3310            1                          2     
    3313            1                     137405     
    3314            1                     137405     
    3316            1                     137405     
    3318            1                     137405     
    3322            1                     125909     
    3324            1                          2     
    3325            1                          2     
    3328            1                       2979     
    3330            1                       2979     
    3334            1                     124423     
    3336            1                          2     
    3337            1                          2     
    3340            1                       2979     
    3342            1                       2979     
    3346            1                     124498     
    3348            1                          2     
    3349            1                          2     
    3352            1                       4467     
    3354            1                       4467     
    3358            1                     124490     
    3360            1                          2     
    3361            1                          2     
    3364            1                       4467     
    3366            1                       4467     
    3370            1                     124506     
    3372            1                          2     
    3373            1                          2     
    3376            1                       4467     
    3378            1                       4467     
    3382            1                     124514     
    3384            1                          2     
    3385            1                          2     
    3388            1                       4467     
    3390            1                       4467     
    3394            1                     124522     
    3396            1                          2     
    3397            1                          2     
    3400            1                       4467     
    3402            1                       4467     
    3406            1                     124530     
    3408            1                          2     
    3409            1                          2     
    3412            1                       4467     
    3414            1                       4467     
    3418            1                     124538     
    3420            1                          2     
    3421            1                          2     
    3424            1                       4467     
    3426            1                       4467     
    3430            1                     124546     
    3432            1                          2     
    3433            1                          2     
    3436            1                       4467     
    3438            1                       4467     
    3442            1                     124554     
    3444            1                          2     
    3445            1                          2     
    3448            1                       4467     
    3450            1                       4467     
    3454            1                     124562     
    3456            1                          2     
    3457            1                          2     
    3460            1                       4467     
    3462            1                       4467     
    3466            1                     124570     
    3468            1                          2     
    3469            1                          2     
    3472            1                       4467     
    3474            1                       4467     
    3478            1                     124431     
    3480            1                          2     
    3481            1                          2     
    3484            1                       4467     
    3486            1                       4467     
    3490            1                     124578     
    3492            1                          2     
    3493            1                          2     
    3496            1                       4467     
    3498            1                       4467     
    3502            1                     124586     
    3504            1                          2     
    3505            1                          2     
    3508            1                       4467     
    3510            1                       4467     
    3514            1                     124594     
    3516            1                          2     
    3517            1                          2     
    3520            1                       4467     
    3522            1                       4467     
    3526            1                     124665     
    3528            1                          2     
    3529            1                          2     
    3532            1                       4467     
    3534            1                       4467     
    3538            1                     124610     
    3540            1                          2     
    3541            1                          2     
    3544            1                       4467     
    3546            1                       4467     
    3550            1                     124618     
    3552            1                          2     
    3553            1                          2     
    3556            1                       4467     
    3558            1                       4467     
    3562            1                     124626     
    3564            1                          2     
    3565            1                          2     
    3568            1                       4467     
    3570            1                       4467     
    3574            1                     124634     
    3576            1                          2     
    3577            1                          2     
    3580            1                       4467     
    3582            1                       4467     
    3586            1                     124642     
    3588            1                          2     
    3589            1                          2     
    3592            1                       4467     
    3594            1                       4467     
    3598            1                     124650     
    3600            1                          2     
    3601            1                          2     
    3604            1                       4467     
    3606            1                       4467     
    3610            1                     124442     
    3612            1                          2     
    3613            1                          2     
    3616            1                       4467     
    3618            1                       4467     
    3622            1                     124658     
    3624            1                          2     
    3625            1                          2     
    3628            1                       4467     
    3630            1                       4467     
    3634            1                     124666     
    3636            1                          2     
    3637            1                          2     
    3640            1                       4467     
    3642            1                       4467     
    3646            1                     124674     
    3648            1                          2     
    3649            1                          2     
    3652            1                       4467     
    3654            1                       4467     
    3658            1                     124682     
    3660            1                          2     
    3661            1                          2     
    3664            1                       4467     
    3666            1                       4467     
    3670            1                     124690     
    3672            1                          2     
    3673            1                          2     
    3676            1                       4467     
    3678            1                       4467     
    3682            1                     124698     
    3684            1                          2     
    3685            1                          2     
    3688            1                       4467     
    3690            1                       4467     
    3694            1                     124706     
    3696            1                          2     
    3697            1                          2     
    3700            1                       4467     
    3702            1                       4467     
    3706            1                     124714     
    3708            1                          2     
    3709            1                          2     
    3712            1                       4467     
    3714            1                       4467     
    3718            1                     124722     
    3720            1                          2     
    3721            1                          2     
    3724            1                       4467     
    3726            1                       4467     
    3730            1                     124841     
    3732            1                          2     
    3733            1                          2     
    3736            1                       4467     
    3738            1                       4467     
    3742            1                     124450     
    3744            1                          2     
    3745            1                          2     
    3748            1                       4467     
    3750            1                       4467     
    3754            1                     124738     
    3756            1                          2     
    3757            1                          2     
    3760            1                       4467     
    3762            1                       4467     
    3766            1                     124746     
    3768            1                          2     
    3769            1                          2     
    3772            1                       4467     
    3774            1                       4467     
    3778            1                     124754     
    3780            1                          2     
    3781            1                          2     
    3784            1                       4467     
    3786            1                       4467     
    3790            1                     124762     
    3792            1                          2     
    3793            1                          2     
    3796            1                       4467     
    3798            1                       4467     
    3802            1                     124770     
    3804            1                          2     
    3805            1                          2     
    3808            1                       4467     
    3810            1                       4467     
    3814            1                     124778     
    3816            1                          2     
    3817            1                          2     
    3820            1                       4467     
    3822            1                       4467     
    3826            1                     124786     
    3828            1                          2     
    3829            1                          2     
    3832            1                       4467     
    3834            1                       4467     
    3838            1                     124794     
    3840            1                          2     
    3841            1                          2     
    3844            1                       4467     
    3846            1                       4467     
    3850            1                     124802     
    3852            1                          2     
    3853            1                          2     
    3856            1                       4467     
    3858            1                       4467     
    3862            1                     124810     
    3864            1                          2     
    3865            1                          2     
    3868            1                       4467     
    3870            1                       4467     
    3874            1                     124458     
    3876            1                          2     
    3877            1                          2     
    3880            1                       4467     
    3882            1                       4467     
    3886            1                     124818     
    3888            1                          2     
    3889            1                          2     
    3892            1                       4467     
    3894            1                       4467     
    3898            1                     124826     
    3900            1                          2     
    3901            1                          2     
    3904            1                       4467     
    3906            1                       4467     
    3910            1                     124834     
    3912            1                          2     
    3913            1                          2     
    3916            1                       4467     
    3918            1                       4467     
    3922            1                     124842     
    3924            1                          2     
    3925            1                          2     
    3928            1                       4467     
    3930            1                       4467     
    3934            1                     124850     
    3936            1                          2     
    3937            1                          2     
    3940            1                       4467     
    3942            1                       4467     
    3946            1                     125017     
    3948            1                          2     
    3949            1                          2     
    3952            1                       4467     
    3954            1                       4467     
    3958            1                     124866     
    3960            1                          2     
    3961            1                          2     
    3964            1                       4467     
    3966            1                       4467     
    3970            1                     124874     
    3972            1                          2     
    3973            1                          2     
    3976            1                       4467     
    3978            1                       4467     
    3982            1                     124882     
    3984            1                          2     
    3985            1                          2     
    3988            1                       4467     
    3990            1                       4467     
    3994            1                     124830     
    3996            1                          2     
    3997            1                          2     
    4000            1                       4467     
    4002            1                       4467     
    4006            1                     124466     
    4008            1                          2     
    4009            1                          2     
    4012            1                       4467     
    4014            1                       4467     
    4018            1                     124777     
    4020            1                          2     
    4021            1                          2     
    4024            1                       4467     
    4026            1                       4467     
    4030            1                     124783     
    4032            1                          2     
    4033            1                          2     
    4036            1                       4467     
    4038            1                       4467     
    4042            1                     124820     
    4044            1                          2     
    4045            1                          2     
    4048            1                       4467     
    4050            1                       4467     
    4054            1                     124795     
    4056            1                          2     
    4057            1                          2     
    4060            1                       4467     
    4062            1                       4467     
    4066            1                     124801     
    4068            1                          2     
    4069            1                          2     
    4072            1                       4467     
    4074            1                       4467     
    4078            1                     125238     
    4080            1                          2     
    4081            1                          2     
    4084            1                       4467     
    4086            1                       4467     
    4090            1                     124489     
    4092            1                          2     
    4093            1                          2     
    4096            1                       4467     
    4098            1                       4467     
    4102            1                     124482     
    4104            1                          2     
    4105            1                          2     
    4108            1                       4467     
    4110            1                       4467     
    4114            1                       3035     
    4116            1                          2     
    4117            1                          2     
    4118            1                          2     
    4119            1                          2     
    4120            1                          2     
    4123            1                       1488     
    4124            1                       1488     
    4125            1                       1488     
    4126            1                       1488     
    4127            1                       1488     
    4130            1                       2985     
    4132            1                          2     
    4133            1                          2     
    4136            1                       1491     
    4137            1                       1491     
    4140            1                     125909     
    4142            1                          2     
    4143            1                          2     
    4146            1                       1920     
    4147            1                       1920     
    4150            1                       8931     
    4151            1                       8931     
    4152            1                     156818     
    4155            1                     105142     
    4159            1                       1493     
    4162            1                         99     
    4165            1                        104     
    4168            1                       1497     
    4171            1                        289     
    4174            1                       4390     
    4177            1                        289     
    4180            1                       4399     
    4183            1                        289     
    4186            1                       4381     
    4189            1                        289     
    4192            1                       4372     
    4195            1                        289     
    4198            1                       4363     
    4201            1                        289     
    4204            1                       4354     
    4207            1                        289     
    4210            1                       4345     
    4213            1                        289     
    4216            1                       4335     
    4219            1                        283     
    4222            1                       4327     
    4225            1                        283     
    4228            1                       4318     
    4231            1                        283     
    4234            1                       4309     
    4237            1                        104     
    4240            1                       1494     
    4243            1                        283     
    4246            1                       4300     
    4249            1                        283     
    4252            1                       4291     
    4255            1                        283     
    4258            1                       4282     
    4261            1                        283     
    4264            1                       4273     
    4267            1                        283     
    4270            1                       4263     
    4273            1                        280     
    4276            1                       4255     
    4279            1                        280     
    4282            1                       4246     
    4285            1                        280     
    4288            1                       4237     
    4291            1                        280     
    4294            1                       4228     
    4297            1                        280     
    4300            1                       4219     
    4303            1                        292     
    4306            1                       4453     
    4309            1                        280     
    4312            1                       4210     
    4315            1                        280     
    4318            1                       4201     
    4321            1                        280     
    4324            1                       4191     
    4327            1                        274     
    4330            1                       4183     
    4333            1                        274     
    4336            1                       4174     
    4339            1                        274     
    4342            1                       4165     
    4345            1                        274     
    4348            1                       4156     
    4351            1                        274     
    4354            1                       4147     
    4357            1                        274     
    4360            1                       4138     
    4363            1                        274     
    4366            1                       4129     
    4369            1                        292     
    4372            1                       4444     
    4375            1                        274     
    4378            1                       4120     
    4381            1                        271     
    4384            1                       4111     
    4387            1                        271     
    4390            1                       4102     
    4393            1                        271     
    4396            1                       4093     
    4399            1                        271     
    4402            1                       4084     
    4405            1                        271     
    4408            1                       4075     
    4411            1                        271     
    4414            1                       4066     
    4417            1                        271     
    4420            1                       4057     
    4423            1                        271     
    4426            1                       4047     
    4429            1                        265     
    4432            1                       4039     
    4435            1                        292     
    4438            1                       4435     
    4441            1                        265     
    4444            1                       4030     
    4447            1                        265     
    4450            1                       4021     
    4453            1                        265     
    4456            1                       4012     
    4459            1                        265     
    4462            1                       4003     
    4465            1                        265     
    4468            1                       3994     
    4471            1                        265     
    4474            1                       3985     
    4477            1                        265     
    4480            1                       3975     
    4483            1                        262     
    4486            1                       3967     
    4489            1                        262     
    4492            1                       3958     
    4495            1                        262     
    4498            1                       3949     
    4501            1                        292     
    4504            1                       4426     
    4507            1                        262     
    4510            1                       3940     
    4513            1                        262     
    4516            1                       3931     
    4519            1                        262     
    4522            1                       3922     
    4525            1                        262     
    4528            1                       3913     
    4531            1                        262     
    4534            1                       3903     
    4537            1                        256     
    4540            1                       3895     
    4543            1                        292     
    4546            1                       4417     
    4549            1                        292     
    4552            1                       4408     
    4554            1                      31669     
    4557            1                     132933     
    4575            1                     133930     
    4577            1                     132933     
    4595            1                          4     
    4597            1                          7     
    4599            1                     133934     
    4601            1                     136824     
    4604            1                     158521     
    4607            1                      39195     
    4662            1                      42176     
    4664            1                       2985     
    4666            1                       2985     
    4668            1                      39695     
    4720            1                     203318     
    4723            1                     271814     
    4724            1                     138884     
    4727            1                     135908     
    4729            1                     133028     
    4743            1                     134422     
    4829            1                      39195     
    4830            1                      39195     
    4831            1                      39195     
    4832            1                      39195     
    4833            1                      39195     
    4834            1                      39195     
    4835            1                      39195     
    4836            1                      39195     
    4837            1                      39195     
    4838            1                      39195     
    4839            1                      39195     
    4840            1                      39195     
    4841            1                      39195     
    4842            1                      39195     
    4843            1                      39195     
    4844            1                      39195     
    4845            1                      39195     
    4846            1                      39195     
    4847            1                      39195     
    4848            1                      39195     
    4849            1                      39195     
    4850            1                      39195     
    4851            1                      39195     
    4852            1                      39195     
    4853            1                      39195     
    4854            1                      39195     
    4855            1                      39195     
    4856            1                      39195     
    4857            1                      39195     
    4858            1                      39195     
    4859            1                      39195     
    4860            1                      39195     
    4861            1                      39195     
    4862            1                      39195     
    4863            1                      39195     
    4864            1                      39195     
    4865            1                      39195     
    4866            1                      39195     
    4867            1                      39195     
    4868            1                      39195     
    4869            1                      39195     
    4870            1                      39195     
    4871            1                      39195     
    4872            1                      39195     
    4873            1                      39195     
    4874            1                      39195     
    4875            1                      39195     
    4876            1                      39195     
    4877            1                      39195     
    4878            1                      39195     
    4879            1                      39195     
    4880            1                      39195     
    4881            1                      39195     
    4882            1                      39195     
    4883            1                      39195     
    4884            1                      39195     
    4885            1                      39195     
    4886            1                      39195     
    4887            1                      39195     
    4888            1                      39195     
    4889            1                      39195     
    4890            1                      39195     
    4891            1                      39195     
    4892            1                      39195     
    4893            1                      39195     
    4894            1                      39195     
    4895            1                      39195     
    4896            1                      39195     
    4974            1                      39695     
    4975            1                      39695     
    4976            1                      39695     
    4977            1                      39695     
    4978            1                      39695     
    4979            1                      39695     
    4980            1                      39695     
    4981            1                      39695     
    4982            1                      39695     
    4983            1                      39695     
    4984            1                      39695     
    4985            1                      39695     
    4986            1                      39695     
    4987            1                      39695     
    4988            1                      39695     
    4989            1                      39695     
    4990            1                      39695     
    4991            1                      39695     
    4992            1                      39695     
    4993            1                      39695     
    4994            1                      39695     
    4995            1                      39695     
    4996            1                      39695     
    4997            1                      39695     
    4998            1                      39695     
    4999            1                      39695     
    5000            1                      39695     
    5001            1                      39695     
    5002            1                      39695     
    5003            1                      39695     
    5004            1                      39695     
    5005            1                      39695     
    5006            1                      39695     
    5007            1                      39695     
    5008            1                      39695     
    5009            1                      39695     
    5010            1                      39695     
    5011            1                      39695     
    5012            1                      39695     
    5013            1                      39695     
    5014            1                      39695     
    5015            1                      39695     
    5016            1                      39695     
    5017            1                      39695     
    5018            1                      39695     
    5019            1                      39695     
    5020            1                      39695     
    5021            1                      39695     
    5022            1                      39695     
    5023            1                      39695     
    5024            1                      39695     
    5025            1                      39695     
    5026            1                      39695     
    5027            1                      39695     
    5028            1                      39695     
    5029            1                      39695     
    5030            1                      39695     
    5031            1                      39695     
    5032            1                      39695     
    5033            1                      39695     
    5034            1                      39695     
    5035            1                      39695     
    5036            1                      39695     
    5037            1                      39695     
    5038            1                      39695     
    5039            1                      39695     
    5040            1                      39695     
    5041            1                      39695     
    5042            1                      39695     
    5043            1                      39695     
    5055            1                     773882     
    5056            1                     773882     
    5057            1                     773882     
    5058            1                     773882     
    5070            1                     137405     
    5071            1                     137405     
    5072            1                     137405     
    5073            1                     137405     
    5086            1                     752483     
    5089            1                     506833     
    5092            1                    1259316     
    5105            1                     267370     
    5108            1                      42677     
    5111            1                     310047     
    5189            1                       2980     
    5192            1                       3968     
    5195            1                       3968     
    5198            1                       3968     
    5201            1                       3968     
    5204            1                       3968     
    5207            1                       3968     
    5210            1                       3968     
    5213            1                       3968     
    5216            1                       3968     
    5219            1                       3968     
    5222            1                       3968     
    5225            1                       3968     
    5228            1                       3968     
    5231            1                       3968     
    5234            1                       3968     
    5237            1                       3968     
    5240            1                       3968     
    5243            1                       3968     
    5246            1                       3968     
    5249            1                       3968     
    5252            1                       3968     
    5255            1                       3968     
    5258            1                       3968     
    5261            1                       3968     
    5264            1                       3968     
    5267            1                       3968     
    5270            1                       3968     
    5273            1                       3968     
    5276            1                       3968     
    5279            1                       3968     
    5282            1                       3968     
    5285            1                       3968     
    5288            1                       3968     
    5291            1                       3968     
    5294            1                       3968     
    5297            1                       3968     
    5300            1                       3968     
    5303            1                       3968     
    5306            1                       3968     
    5309            1                       3968     
    5312            1                       3968     
    5315            1                       3968     
    5318            1                       3968     
    5321            1                       3968     
    5324            1                       3968     
    5327            1                       3968     
    5330            1                       3968     
    5333            1                       3968     
    5336            1                       3968     
    5339            1                       3968     
    5342            1                       3968     
    5345            1                       3968     
    5348            1                       3968     
    5351            1                       3968     
    5354            1                       3968     
    5357            1                       3968     
    5360            1                       3968     
    5363            1                       3968     
    5366            1                       3968     
    5369            1                       3968     
    5372            1                       3968     
    5375            1                       3968     
    5378            1                       3968     
    5381            1                       3968     
    5384            1                       3968     
    5387            1                       4966     
    5390            1                     265866     
    5403            1                        780     
    5406            1                     284367     
    5409            1                     285147     
    5487            1                       2978     
    5490            1                       3968     
    5493            1                       3968     
    5496            1                       3968     
    5499            1                       3968     
    5502            1                       3968     
    5505            1                       3968     
    5508            1                       3968     
    5511            1                       3968     
    5514            1                       3968     
    5517            1                       3968     
    5520            1                       3968     
    5523            1                       3968     
    5526            1                       3968     
    5529            1                       3968     
    5532            1                       3968     
    5535            1                       3968     
    5538            1                       3968     
    5541            1                       3968     
    5544            1                       3968     
    5547            1                       3968     
    5550            1                       3968     
    5553            1                       3968     
    5556            1                       3968     
    5559            1                       3968     
    5562            1                       3968     
    5565            1                       3968     
    5568            1                       3968     
    5571            1                       3968     
    5574            1                       3968     
    5577            1                       3968     
    5580            1                       3968     
    5583            1                       3968     
    5586            1                       3968     
    5589            1                       3968     
    5592            1                       3968     
    5595            1                       3968     
    5598            1                       3968     
    5601            1                       3968     
    5604            1                       3968     
    5607            1                       3968     
    5610            1                       3968     
    5613            1                       3968     
    5616            1                       3968     
    5619            1                       3968     
    5622            1                       3968     
    5625            1                       3968     
    5628            1                       3968     
    5631            1                       3968     
    5634            1                       3968     
    5637            1                       3968     
    5640            1                       3968     
    5643            1                       3968     
    5646            1                       3968     
    5649            1                       3968     
    5652            1                       3968     
    5655            1                       3968     
    5658            1                       3968     
    5661            1                       3968     
    5664            1                       3968     
    5667            1                       3968     
    5670            1                       3968     
    5673            1                       3968     
    5676            1                       3968     
    5679            1                       3968     
    5682            1                       3968     
    5685            1                       6552     
    5688            1                     267450     
    5701            1                     208346     
    5704            1                      66464     
    5707            1                     274810     
    5720            1                      72421     
    5723            1                     199393     
    5726            1                     271814     
    5735            1                         11     
    5736            1                         11     
    5745            1                     135907     
    5746            1                     135907     
    5754            1                     214817     
    5762            1                     137405     
    5770            1                     135908     
    5778            1                     135907     
    5786            1                     138884     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      66432      6414     60018     9.65%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                        FILTER_LOOP_acc_1_nl[0-14]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_acc_4_nl[0-14]           0           0           0           0           0           0           3        0.00 
                              FILTER_LOOP_and_6_nl           0           0           0           0           0           0           3        0.00 
                                   audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                             audio0_in_v_sva[0-21]           0           0           0           0           0           0           3        0.00 
                               audio0_in_v_sva[22]           0           1           0           0           0           0           3       16.66 
                                   audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                     audio1_in[23]           0           0           0           0           0           0           3        0.00 
                             audio1_in_v_sva[0-17]           0           0           0           0           0           0           3        0.00 
                               audio1_in_v_sva[23]           0           0           0           0           0           0           3        0.00 
                               data0_r_0_sva[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_1_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_2_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_3_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_4_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_5_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_6_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_7_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                             data0_r_8_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_10_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_10_sva_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_11_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_12_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_13_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_14_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_15_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_16_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_17_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_18_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_19_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_20_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_21_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_22_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_23_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_24_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_25_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_26_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_27_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_28_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_29_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_30_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_31_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_32_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_33_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_34_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_35_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_36_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_37_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_38_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_39_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_40_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_41_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_42_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_43_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_44_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_45_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_46_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_47_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_48_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_49_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_50_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_51_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_52_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_53_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_54_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_55_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_56_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_57_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_58_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_59_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_60_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_61_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_62_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_63_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_64_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_65_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                            data0_r_66_lpi_2[0-21]           0           0           0           0           0           0           3        0.00 
                              data0_r_66_lpi_2[22]           0           1           0           0           0           0           3       16.66 
                               data1_r_0_sva[0-17]           0           0           0           0           0           0           3        0.00 
                                 data1_r_0_sva[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_1_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_1_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_2_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_2_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_3_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_3_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_4_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_4_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_5_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_5_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_6_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_6_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_7_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_7_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                             data1_r_8_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                               data1_r_8_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_10_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_10_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_10_sva_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_10_sva_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_11_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_11_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_12_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_12_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_13_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_13_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_14_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_14_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_15_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_15_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_16_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_16_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_17_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_17_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_18_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_18_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_19_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_19_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_20_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_20_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_21_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_21_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_22_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_22_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_23_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_23_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_24_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_24_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_25_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_25_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_26_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_26_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_27_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_27_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_28_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_28_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_29_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_29_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_30_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_30_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_31_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_31_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_32_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_32_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_33_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_33_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_34_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_34_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_35_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_35_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_36_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_36_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_37_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_37_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_38_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_38_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_39_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_39_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_40_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_40_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_41_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_41_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_42_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_42_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_43_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_43_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_44_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_44_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_45_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_45_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_46_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_46_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_47_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_47_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_48_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_48_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_49_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_49_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_50_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_50_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_51_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_51_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_52_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_52_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_53_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_53_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_54_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_54_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_55_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_55_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_56_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_56_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_57_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_57_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_58_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_58_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_59_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_59_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_60_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_60_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_61_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_61_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_62_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_62_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_63_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_63_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_64_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_64_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_65_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_65_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                            data1_r_66_lpi_2[0-17]           0           0           0           0           0           0           3        0.00 
                              data1_r_66_lpi_2[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_0[0-2]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_0[3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_0[4-8]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_0[9]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_0[10]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_0[11]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_0[12]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_0[13]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_0[14-15]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_0[16-19]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_0[20-21]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_0[22-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_1[0-1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_1[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_1[3-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[7-15]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_1[16]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_1[17]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_1[18]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_1[19-20]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_1[21-22]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_1[23]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_1[24-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_2[0-1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_2[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_2[3-5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_2[6-8]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_2[9]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_2[10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_2[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[13-18]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_2[19]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[20-22]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_2[23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[0]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_4[1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_4[3-4]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_4[6-7]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[8]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_4[9]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_4[10-14]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_4[15]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[16]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[17-19]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[20]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[21-22]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[23]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[24-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_5[0-1]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_5[2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_5[3-9]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[10]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[11-12]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[13]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[14-15]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[16]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[17-19]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_5[20-21]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_5[22]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[24-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_6[0-3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_6[4-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_6[6-11]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[12-13]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_6[14]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[15-17]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_6[18]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[19-21]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_6[22-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_7[0-1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_7[2-6]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_7[7]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_7[8]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[9-10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_7[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_7[13-16]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_7[17]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_7[18]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_7[19]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_7[20-22]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_7[23-31]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_8[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_8[1-2]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_8[3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_8[4-6]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_8[7-9]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_8[10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_8[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[13-14]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_8[15]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[16-19]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_8[20]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_8[21]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_8[22-23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[24-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_9[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_9[3-5]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_9[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_9[7-8]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_9[9-10]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_9[11-13]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_9[14]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_9[15-22]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_9[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_10[5-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_10[9-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_10[12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[13-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_10[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[19-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_10[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_11[0-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_11[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_11[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_11[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_11[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_11[7-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_11[12-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_11[15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_11[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_11[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_12[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_12[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_12[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_12[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_12[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_12[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_12[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_12[13-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[16-18]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_12[19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_12[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_14[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_14[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_14[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_14[12-16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_14[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_14[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_14[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_14[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_15[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_15[6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_15[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_15[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[12-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_15[15-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_15[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_15[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[3-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_16[7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[8-9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[10-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_16[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_16[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_16[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_16[22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_16[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_17[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_17[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_17[5-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_17[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_17[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_17[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_17[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_17[13-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_17[15-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_17[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_17[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_17[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_18[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_18[3-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_18[5-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[19-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_18[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_19[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_19[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_19[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_19[6-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_19[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_19[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_19[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[12-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_19[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_19[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_20[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_20[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_20[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_20[6-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_20[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_20[12-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_20[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_20[19-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_20[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_21[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_21[2-3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_21[4-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_21[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_21[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_21[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_21[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_22[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_22[1-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_22[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_22[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_22[12-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_22[15-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_22[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_22[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_22[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_24[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_24[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_24[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_24[6-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[12-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[14-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[16-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_24[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_24[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_24[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_24[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[22-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_25[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_25[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_25[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_25[5-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_25[9-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_25[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_25[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_25[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_25[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_25[23-24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_25[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_25[26-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_26[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_26[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_26[5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_26[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_26[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[11-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[14-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[19-20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[21-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[24-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_27[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_27[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_27[2-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_27[5-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_27[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_27[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_27[13-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_27[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_27[17-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_27[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_28[0-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_28[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_28[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_28[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_28[7-8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[9-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[12-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_28[16-17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[21-25]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[27-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_29[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_29[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_29[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_29[7-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_29[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_29[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_29[15-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_29[17-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_29[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_29[26-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_30[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_30[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_30[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_30[9-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_30[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_30[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[17-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_30[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[21-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_30[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[26-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_31[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_31[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_31[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_31[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_31[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[7-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_31[11-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_31[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_31[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_31[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_31[23-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_31[25-26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_31[27]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_31[28-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_32[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_32[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_32[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_32[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_32[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_32[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[16-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_32[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[19-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[23-27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_32[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[29-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-29]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_33[30]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_33[31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_34[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_34[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_34[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_34[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_34[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_34[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[16-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_34[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[19-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[23-27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_34[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[29-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_35[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_35[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_35[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_35[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_35[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[7-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_35[11-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_35[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_35[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_35[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_35[23-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_35[25-26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_35[27]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_35[28-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_36[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_36[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_36[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_36[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_36[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_36[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_36[9-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_36[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_36[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[17-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_36[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[21-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_36[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[26-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_37[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_37[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_37[7-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_37[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_37[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_37[15-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_37[17-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_37[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_37[26-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_38[0-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_38[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_38[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_38[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_38[7-8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[9-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[12-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_38[16-17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[21-25]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[27-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_39[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_39[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_39[2-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_39[5-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_39[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_39[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_39[13-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_39[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_39[17-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_39[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_40[5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_40[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[11-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[14-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[19-20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[21-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[24-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_41[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_41[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_41[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_41[5-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_41[9-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_41[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_41[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_41[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_41[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_41[23-24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_41[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_41[26-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_42[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[6-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[12-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[14-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[16-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_42[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_42[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_42[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_42[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[22-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_44[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_44[1-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_44[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_44[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_44[12-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_44[15-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_44[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_44[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_44[25-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_45[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_45[2-3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_45[4-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_45[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_45[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_45[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_45[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_46[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_46[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_46[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_46[6-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_46[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_46[12-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_46[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_46[19-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_46[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_47[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_47[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_47[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_47[6-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_47[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_47[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_47[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[12-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_47[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_47[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_48[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_48[3-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_48[5-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[19-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_48[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_49[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_49[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_49[5-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_49[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_49[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_49[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_49[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_49[13-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_49[15-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_49[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_49[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_49[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_50[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_50[3-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_50[7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_50[8-9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[10-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_50[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_50[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_50[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_50[22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_50[23-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_51[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_51[6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_51[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_51[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[12-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_51[15-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_51[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_51[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_52[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_52[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_52[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_52[12-16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_52[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_52[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_52[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_52[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_54[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_54[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_54[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_54[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_54[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_54[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_54[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_54[13-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[16-18]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_54[19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_54[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[24-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_55[0-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_55[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_55[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_55[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_55[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_55[7-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_55[12-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_55[15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_55[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_55[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_56[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_56[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_56[5-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_56[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_56[9-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_56[12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[13-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_56[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[19-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_56[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_57[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_57[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_57[11-13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_57[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_57[15-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_57[23-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_58[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_58[1-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_58[3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_58[4-6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_58[7-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_58[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_58[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[13-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_58[15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[16-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_58[20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_58[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_58[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_59[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_59[2-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_59[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_59[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_59[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_59[13-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_59[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_59[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_59[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_59[20-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_59[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_60[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_60[4-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_60[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[12-13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_60[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_60[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[19-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_60[22-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_61[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_61[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_61[3-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[17-19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_61[20-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_61[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_62[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_62[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_62[10-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_62[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[17-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_64[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_64[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_64[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_64[6-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_64[9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_64[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_64[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[13-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_64[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[20-22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_64[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_65[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_65[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_65[3-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[7-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_65[16]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_65[17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_65[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_65[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_65[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_65[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_65[24-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_66[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_66[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_66[4-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_66[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_66[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_66[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_66[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_66[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_66[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_66[16-19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_66[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_66[22-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_67[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_67[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_67[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_67[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_67[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_67[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_67[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_67[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[12-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_67[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_67[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_69[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_69[6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[7]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_69[8-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_69[11-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_69[14-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_69[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_71[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_71[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_71[4-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_71[7-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_71[9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_71[14-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_71[18-19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_71[20-21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_71[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_73[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_73[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_73[4-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_73[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_73[7-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_73[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_73[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[17-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_73[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_75[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_75[4-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_75[7-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_75[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_75[11-12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[13-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_75[15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[16-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_75[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_75[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_75[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_77[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[7]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_77[8-13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_77[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_77[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_77[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_77[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_77[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_77[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_77[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_79[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_79[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_79[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_79[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_79[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[7-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_79[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_79[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_79[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_79[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_79[15-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_79[19-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_79[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_81[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_81[4-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_81[6-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_81[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_81[11-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[15-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[21-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_83[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_83[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_83[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_83[5-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_83[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_83[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[11-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_83[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_83[16]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_83[17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[18-19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_83[20-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[22-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_83[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_85[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_85[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_85[3-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_85[5-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_85[9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[10-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[15-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_85[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_87[5-7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[8-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_87[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_87[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[17-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_87[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_89[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_89[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_89[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_89[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_89[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_89[7-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_89[13-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_89[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[22-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_89[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_91[1-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_91[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_91[6-7]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[8-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_91[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_91[12-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_91[15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_91[16-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[18-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_91[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[23-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_91[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[26-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_93[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_93[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_93[5-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_93[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[11-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[17-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_93[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_93[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_93[24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[26-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[4-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_95[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_95[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[12-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_95[16-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[21-25]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[26]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[27-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_97[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_97[3-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_97[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[11-12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[13-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[15-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_97[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[20-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[22-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_97[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[25-26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[27-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_99[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_99[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_99[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_99[5-6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_99[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_99[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_99[16-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_99[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[23-25]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_99[27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[29-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-29]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_100[30]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_100[31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_101[0]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_101[1-3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_101[4]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_101[5-6]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_101[7-11]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_101[12-13]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[14-15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_101[16-20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_101[21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[22]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[23-25]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[26]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_101[27]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[28]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[29-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[0]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_103[1-2]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_103[3-6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[7]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_103[8]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[11-12]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[13-14]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[15-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_103[18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[20-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[22-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_103[24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[25-26]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[27-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[0-3]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[4-5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_105[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[7-8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_105[9-10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[11]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[12-15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_105[16-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[18-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[21-25]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[26]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[27-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_106[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_107[1]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_107[3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_107[5-7]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_107[9-10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[11-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[17-18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_107[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_107[21-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_107[24]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[25]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[26-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_108[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[0]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_109[1-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_109[4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_109[6-7]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_109[8-10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_109[11]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_109[12-14]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_109[15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_109[16-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[18-21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_109[22]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[23-24]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_109[25]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[26-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_110[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_111[0-1]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_111[2-3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_111[4]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_111[5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_111[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_111[7-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[11-12]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_111[13-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_111[17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[18]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[19-20]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[22-24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_111[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_112[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[0-1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[2-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_113[5-7]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[8-9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_113[10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[11]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_113[12]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[13]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[14-15]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[16]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[17-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[21-22]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_113[23-24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[25-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_114[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_115[0-1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_115[2]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_115[3-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_115[5-8]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_115[9]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[10-11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[14]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[15-17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[18]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[19-20]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[21]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[23]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_115[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_116[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_117[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_117[1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_117[2-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_117[5-6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_117[7]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_117[8]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_117[9-10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[11-13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_117[14-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_117[16]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_117[17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[18-19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_117[20-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[22-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_117[24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[25-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_118[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_119[0-3]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_119[4-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_119[6-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_119[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_119[11-14]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[15-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[17]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[18-19]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[20]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[21-23]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_120[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_121[0-1]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_121[2]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_121[3-4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_121[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_121[6]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_121[7-10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_121[11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_121[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_121[13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_121[14]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_121[15-18]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_121[19-23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_121[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_122[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_123[2-3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[7]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_123[8-13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_123[14]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_123[15]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_123[16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_123[17]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_123[18-20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_123[21-23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_123[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_124[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_125[2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_125[4-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_125[7-9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_125[10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_125[11-12]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[13-14]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_125[15]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[16-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_125[20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_125[21]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_125[22-23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_126[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_127[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_127[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_127[4-5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_127[6]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_127[7-10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[11-12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_127[13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[14-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_127[16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[17-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_127[22-23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_128[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_129[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_129[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_129[4-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_129[7-8]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_129[9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_129[14-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_129[18-19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_129[20-21]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_129[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_130[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[1]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_131[2-4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_131[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[7]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_131[8-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_131[11-13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_131[14-18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[22]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_131[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_132[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_133[2]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_133[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_133[6-7]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_133[9-10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_133[11]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[12-16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_133[17-20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[21-22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_133[23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[24-31]           0           0           0           0           0           0           3        0.00 
                                     fsm_output[0]           1           0           0           0           0           0           3       16.66 
                                    level0_r[0-12]           0           0           0           0           0           0           3        0.00 
                                      level0_r[13]           0           1           0           0           0           0           3       16.66 
                                      level0_r[14]           0           0           0           0           0           0           3        0.00 
                                level0_v_sva[0-12]           0           0           0           0           0           0           3        0.00 
                                  level0_v_sva[13]           0           1           0           0           0           0           3       16.66 
                                  level0_v_sva[14]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-13]           0           0           0           0           0           0           3        0.00 
                                      level1_r[14]           0           1           0           0           0           0           3       16.66 
                                level1_v_sva[0-13]           0           0           0           0           0           0           3        0.00 
                                  level1_v_sva[14]           0           1           0           0           0           0           3       16.66 
                     nl_FILTER_LOOP_acc_1_nl[0-14]           0           0           0           0           0           0           3        0.00 
                     nl_FILTER_LOOP_acc_4_nl[0-14]           0           0           0           0           0           0           3        0.00 
        nl_scheduled_region_else_if_acc_1_nl[0-13]           0           0           0           0           0           0           3        0.00 
          nl_scheduled_region_else_if_acc_1_nl[14]           0           1           0           0           0           0           3       16.66 
          nl_scheduled_region_else_if_acc_1_nl[15]           1           0           0           0           0           0           3       16.66 
       nl_scheduled_region_else_if_acc_1_nl[16-17]           0           0           0           0           0           0           3        0.00 
          nl_scheduled_region_else_if_acc_nl[0-12]           0           0           0           0           0           0           3        0.00 
         nl_scheduled_region_else_if_acc_nl[13-14]           0           1           0           0           0           0           3       16.66 
            nl_scheduled_region_else_if_acc_nl[15]           1           0           0           0           0           0           3       16.66 
         nl_scheduled_region_else_if_acc_nl[16-17]           0           0           0           0           0           0           3        0.00 
                                  nl_z_out_2[0-14]           0           0           0           0           0           0           3        0.00 
                                  nl_z_out_3[0-14]           0           0           0           0           0           0           3        0.00 
                                        or_tmp_635           0           1           0           0           0           0           3       16.66 
               read_inputs_mioi_audio0_rsc_z[0-21]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio1_rsc_z[0-17]           0           0           0           0           0           0           3        0.00 
                 read_inputs_mioi_audio1_rsc_z[23]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level0_rsc_z[0-12]           0           0           0           0           0           0           3        0.00 
                 read_inputs_mioi_level0_rsc_z[13]           0           1           0           0           0           0           3       16.66 
                 read_inputs_mioi_level0_rsc_z[14]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level1_rsc_z[0-13]           0           0           0           0           0           0           3        0.00 
                 read_inputs_mioi_level1_rsc_z[14]           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
           scheduled_region_else_if_acc_1_nl[0-13]           0           0           0           0           0           0           3        0.00 
             scheduled_region_else_if_acc_1_nl[14]           0           1           0           0           0           0           3       16.66 
             scheduled_region_else_if_acc_1_nl[15]           1           0           0           0           0           0           3       16.66 
             scheduled_region_else_if_acc_1_nl[16]           0           0           0           0           0           0           3        0.00 
             scheduled_region_else_if_acc_nl[0-12]           0           0           0           0           0           0           3        0.00 
            scheduled_region_else_if_acc_nl[13-14]           0           1           0           0           0           0           3       16.66 
               scheduled_region_else_if_acc_nl[15]           1           0           0           0           0           0           3       16.66 
               scheduled_region_else_if_acc_nl[16]           0           0           0           0           0           0           3        0.00 
 scheduled_region_else_if_else_acc0_54_0_sva[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_else_if_else_acc1_54_0_sva[0-17]           0           0           0           0           0           0           3        0.00 
scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp 
                                                             0           0           0           0           0           0           3        0.00 
           scheduled_region_else_if_mux_8_nl[0-13]           0           0           0           0           0           0           3        0.00 
             scheduled_region_else_if_mux_8_nl[14]           0           1           0           0           0           0           3       16.66 
  scheduled_region_scheduled_region_and_1_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_2_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_3_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_4_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_5_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_6_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_7_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_8_nl[0-21]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_9_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_10_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_11_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_12_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_13_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_14_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_15_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_16_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_17_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_18_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_19_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_20_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_21_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_22_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_23_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_24_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_25_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_26_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_27_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_28_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_29_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_30_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_31_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_32_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_33_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_34_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_35_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_36_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_37_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_38_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_39_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_40_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_41_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_42_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_43_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_44_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_45_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_46_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_47_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_48_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_49_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_50_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_51_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_52_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_53_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_54_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_55_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_56_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_57_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_58_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_59_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_60_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_61_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_62_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_63_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_64_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_65_nl[0-21]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_67_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_67_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_68_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_68_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_69_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_69_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_70_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_70_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_71_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_71_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_72_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_72_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_73_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_73_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_74_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_74_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_75_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_75_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_76_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_76_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_77_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_77_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_78_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_78_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_79_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_79_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_80_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_80_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_81_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_81_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_82_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_82_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_83_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_83_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_84_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_84_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_85_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_85_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_86_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_86_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_87_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_87_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_88_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_88_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_89_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_89_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_90_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_90_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_91_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_91_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_92_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_92_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_93_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_93_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_94_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_94_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_95_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_95_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_96_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_96_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_97_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_97_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_98_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_98_nl[23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_99_nl[0-17]           0           0           0           0           0           0           3        0.00 
   scheduled_region_scheduled_region_and_99_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_100_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_100_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_101_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_101_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_102_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_102_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_103_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_103_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_104_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_104_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_105_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_105_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_106_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_106_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_107_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_107_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_108_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_108_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_109_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_109_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_110_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_110_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_111_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_111_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_112_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_112_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_113_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_113_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_114_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_114_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_115_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_115_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_116_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_116_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_117_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_117_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_118_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_118_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_119_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_119_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_120_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_120_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_121_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_121_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_122_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_122_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_123_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_123_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_124_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_124_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_125_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_125_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_126_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_126_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_127_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_127_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_128_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_128_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_129_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_129_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_130_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_130_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_131_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_131_nl[23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_132_nl[0-17]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_132_nl[23]           0           0           0           0           0           0           3        0.00 
    scheduled_region_scheduled_region_and_nl[0-21]           0           0           0           0           0           0           3        0.00 
                                       z_out[0-21]           0           0           0           0           0           0           3        0.00 
                                     z_out_1[0-17]           0           0           0           0           0           0           3        0.00 
                                       z_out_1[23]           0           0           0           0           0           0           3        0.00 
                                     z_out_2[0-14]           0           0           0           0           0           0           3        0.00 
                                     z_out_3[0-14]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =      12722 
Toggled Node Count   =       2475 
Untoggled Node Count =      10247 

Toggle Coverage      =       9.65% (6414 of 66432 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst
=== Design Unit: work.dsp_unit_regs_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         9         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    710                                      107     Count coming in to IF
    710             1                          2     
    847             1                          3     
                                             102     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    986                                        9     Count coming in to IF
    986             1                          2     
    989             1                          2     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    994                                        9     Count coming in to IF
    994             1                          2     
    997             1                          2     
                                               5     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       708 Item    1  (cfg_in | ~level_in)
Expression totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      cfg_in         N  '_1' not hit             Hit '_1'
    level_in         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  cfg_in_0              level_in                      
  Row   2:    ***0***  cfg_in_1              level_in                      
  Row   3:          1  level_in_0            ~cfg_in                       
  Row   4:          1  level_in_1            ~cfg_in                       


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     278       278         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    708             1                         12     
    709             1                        107     
    711             1                          2     
    712             1                          2     
    713             1                          2     
    714             1                          2     
    715             1                          2     
    716             1                          2     
    717             1                          2     
    718             1                          2     
    719             1                          2     
    720             1                          2     
    721             1                          2     
    722             1                          2     
    723             1                          2     
    724             1                          2     
    725             1                          2     
    726             1                          2     
    727             1                          2     
    728             1                          2     
    729             1                          2     
    730             1                          2     
    731             1                          2     
    732             1                          2     
    733             1                          2     
    734             1                          2     
    735             1                          2     
    736             1                          2     
    737             1                          2     
    738             1                          2     
    739             1                          2     
    740             1                          2     
    741             1                          2     
    742             1                          2     
    743             1                          2     
    744             1                          2     
    745             1                          2     
    746             1                          2     
    747             1                          2     
    748             1                          2     
    749             1                          2     
    750             1                          2     
    751             1                          2     
    752             1                          2     
    753             1                          2     
    754             1                          2     
    755             1                          2     
    756             1                          2     
    757             1                          2     
    758             1                          2     
    759             1                          2     
    760             1                          2     
    761             1                          2     
    762             1                          2     
    763             1                          2     
    764             1                          2     
    765             1                          2     
    766             1                          2     
    767             1                          2     
    768             1                          2     
    769             1                          2     
    770             1                          2     
    771             1                          2     
    772             1                          2     
    773             1                          2     
    774             1                          2     
    775             1                          2     
    776             1                          2     
    777             1                          2     
    778             1                          2     
    779             1                          2     
    780             1                          2     
    781             1                          2     
    782             1                          2     
    783             1                          2     
    784             1                          2     
    785             1                          2     
    786             1                          2     
    787             1                          2     
    788             1                          2     
    789             1                          2     
    790             1                          2     
    791             1                          2     
    792             1                          2     
    793             1                          2     
    794             1                          2     
    795             1                          2     
    796             1                          2     
    797             1                          2     
    798             1                          2     
    799             1                          2     
    800             1                          2     
    801             1                          2     
    802             1                          2     
    803             1                          2     
    804             1                          2     
    805             1                          2     
    806             1                          2     
    807             1                          2     
    808             1                          2     
    809             1                          2     
    810             1                          2     
    811             1                          2     
    812             1                          2     
    813             1                          2     
    814             1                          2     
    815             1                          2     
    816             1                          2     
    817             1                          2     
    818             1                          2     
    819             1                          2     
    820             1                          2     
    821             1                          2     
    822             1                          2     
    823             1                          2     
    824             1                          2     
    825             1                          2     
    826             1                          2     
    827             1                          2     
    828             1                          2     
    829             1                          2     
    830             1                          2     
    831             1                          2     
    832             1                          2     
    833             1                          2     
    834             1                          2     
    835             1                          2     
    836             1                          2     
    837             1                          2     
    838             1                          2     
    839             1                          2     
    840             1                          2     
    841             1                          2     
    842             1                          2     
    843             1                          2     
    844             1                          2     
    845             1                          2     
    848             1                          3     
    849             1                          3     
    850             1                          3     
    851             1                          3     
    852             1                          3     
    853             1                          3     
    854             1                          3     
    855             1                          3     
    856             1                          3     
    857             1                          3     
    858             1                          3     
    859             1                          3     
    860             1                          3     
    861             1                          3     
    862             1                          3     
    863             1                          3     
    864             1                          3     
    865             1                          3     
    866             1                          3     
    867             1                          3     
    868             1                          3     
    869             1                          3     
    870             1                          3     
    871             1                          3     
    872             1                          3     
    873             1                          3     
    874             1                          3     
    875             1                          3     
    876             1                          3     
    877             1                          3     
    878             1                          3     
    879             1                          3     
    880             1                          3     
    881             1                          3     
    882             1                          3     
    883             1                          3     
    884             1                          3     
    885             1                          3     
    886             1                          3     
    887             1                          3     
    888             1                          3     
    889             1                          3     
    890             1                          3     
    891             1                          3     
    892             1                          3     
    893             1                          3     
    894             1                          3     
    895             1                          3     
    896             1                          3     
    897             1                          3     
    898             1                          3     
    899             1                          3     
    900             1                          3     
    901             1                          3     
    902             1                          3     
    903             1                          3     
    904             1                          3     
    905             1                          3     
    906             1                          3     
    907             1                          3     
    908             1                          3     
    909             1                          3     
    910             1                          3     
    911             1                          3     
    912             1                          3     
    913             1                          3     
    914             1                          3     
    915             1                          3     
    916             1                          3     
    917             1                          3     
    918             1                          3     
    919             1                          3     
    920             1                          3     
    921             1                          3     
    922             1                          3     
    923             1                          3     
    924             1                          3     
    925             1                          3     
    926             1                          3     
    927             1                          3     
    928             1                          3     
    929             1                          3     
    930             1                          3     
    931             1                          3     
    932             1                          3     
    933             1                          3     
    934             1                          3     
    935             1                          3     
    936             1                          3     
    937             1                          3     
    938             1                          3     
    939             1                          3     
    940             1                          3     
    941             1                          3     
    942             1                          3     
    943             1                          3     
    944             1                          3     
    945             1                          3     
    946             1                          3     
    947             1                          3     
    948             1                          3     
    949             1                          3     
    950             1                          3     
    951             1                          3     
    952             1                          3     
    953             1                          3     
    954             1                          3     
    955             1                          3     
    956             1                          3     
    957             1                          3     
    958             1                          3     
    959             1                          3     
    960             1                          3     
    961             1                          3     
    962             1                          3     
    963             1                          3     
    964             1                          3     
    965             1                          3     
    966             1                          3     
    967             1                          3     
    968             1                          3     
    969             1                          3     
    970             1                          3     
    971             1                          3     
    972             1                          3     
    973             1                          3     
    974             1                          3     
    975             1                          3     
    976             1                          3     
    977             1                          3     
    978             1                          3     
    979             1                          3     
    980             1                          3     
    981             1                          3     
    982             1                          3     
    985             1                          9     
    987             1                          2     
    990             1                          2     
    993             1                          9     
    995             1                          2     
    998             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      26300      1467     24833     5.57%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_0[0-2]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_0[3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_0[4-8]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_0[9]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_0[10]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_0[11]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_0[12]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_0[13]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_0[14-15]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_0[16-19]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_0[20-21]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_0[22-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_1[0-1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_1[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_1[3-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[7-15]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_1[16]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_1[17]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_1[18]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_1[19-20]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_1[21-22]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_1[23]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_1[24-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_2[0-1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_2[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_2[3-5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_2[6-8]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_2[9]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_2[10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_2[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[13-18]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_2[19]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[20-22]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_2[23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[0]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_4[1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_4[3-4]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_4[6-7]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[8]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_4[9]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_4[10-14]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_4[15]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[16]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[17-19]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[20]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[21-22]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[23]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[24-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_5[0-1]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_5[2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_5[3-9]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[10]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[11-12]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[13]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[14-15]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[16]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[17-19]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_5[20-21]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_5[22]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[24-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_6[0-3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_6[4-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_6[6-11]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[12-13]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_6[14]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[15-17]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_6[18]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[19-21]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_6[22-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_7[0-1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_7[2-6]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_7[7]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_7[8]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[9-10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_7[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_7[13-16]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_7[17]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_7[18]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_7[19]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_7[20-22]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_7[23-31]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_8[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_8[1-2]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_8[3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_8[4-6]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_8[7-9]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_8[10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_8[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[13-14]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_8[15]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[16-19]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_8[20]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_8[21]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_8[22-23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[24-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_9[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_9[3-5]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_9[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_9[7-8]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_9[9-10]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_9[11-13]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_9[14]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_9[15-22]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_9[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_10[5-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_10[9-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_10[12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[13-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_10[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[19-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_10[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_11[0-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_11[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_11[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_11[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_11[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_11[7-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_11[12-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_11[15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_11[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_11[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_12[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_12[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_12[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_12[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_12[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_12[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_12[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_12[13-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[16-18]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_12[19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_12[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_14[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_14[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_14[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_14[12-16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_14[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_14[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_14[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_14[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_15[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_15[6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_15[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_15[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[12-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_15[15-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_15[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_15[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[3-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_16[7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[8-9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[10-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_16[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_16[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_16[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_16[22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_16[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_17[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_17[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_17[5-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_17[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_17[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_17[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_17[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_17[13-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_17[15-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_17[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_17[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_17[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_18[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_18[3-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_18[5-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[19-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_18[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_19[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_19[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_19[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_19[6-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_19[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_19[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_19[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[12-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_19[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_19[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_20[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_20[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_20[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_20[6-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_20[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_20[12-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_20[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_20[19-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_20[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_21[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_21[2-3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_21[4-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_21[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_21[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_21[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_21[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_22[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_22[1-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_22[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_22[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_22[12-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_22[15-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_22[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_22[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_22[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_24[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_24[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_24[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_24[6-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[12-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[14-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[16-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_24[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_24[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_24[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_24[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[22-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_25[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_25[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_25[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_25[5-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_25[9-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_25[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_25[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_25[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_25[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_25[23-24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_25[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_25[26-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_26[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_26[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_26[5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_26[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_26[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[11-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[14-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[19-20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[21-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[24-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_27[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_27[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_27[2-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_27[5-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_27[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_27[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_27[13-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_27[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_27[17-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_27[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_28[0-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_28[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_28[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_28[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_28[7-8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[9-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[12-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_28[16-17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[21-25]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[27-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_29[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_29[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_29[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_29[7-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_29[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_29[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_29[15-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_29[17-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_29[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_29[26-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_30[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_30[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_30[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_30[9-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_30[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_30[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[17-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_30[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[21-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_30[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[26-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_31[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_31[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_31[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_31[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_31[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[7-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_31[11-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_31[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_31[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_31[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_31[23-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_31[25-26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_31[27]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_31[28-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_32[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_32[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_32[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_32[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_32[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_32[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[16-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_32[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[19-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[23-27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_32[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[29-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-29]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_33[30]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_33[31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_34[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_34[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_34[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_34[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_34[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_34[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[16-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_34[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[19-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[23-27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_34[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[29-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_35[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_35[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_35[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_35[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_35[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[7-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_35[11-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_35[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_35[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_35[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_35[23-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_35[25-26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_35[27]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_35[28-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_36[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_36[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_36[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_36[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_36[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_36[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_36[9-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_36[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_36[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[17-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_36[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[21-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_36[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[26-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_37[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_37[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_37[7-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_37[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_37[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_37[15-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_37[17-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_37[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_37[26-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_38[0-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_38[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_38[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_38[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_38[7-8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[9-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[12-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_38[16-17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[21-25]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[27-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_39[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_39[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_39[2-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_39[5-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_39[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_39[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_39[13-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_39[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_39[17-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_39[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_40[5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_40[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[11-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[14-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[19-20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[21-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[24-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_41[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_41[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_41[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_41[5-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_41[9-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_41[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_41[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_41[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_41[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_41[23-24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_41[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_41[26-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_42[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[6-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[12-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[14-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[16-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_42[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_42[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_42[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_42[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[22-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_44[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_44[1-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_44[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_44[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_44[12-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_44[15-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_44[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_44[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_44[25-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_45[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_45[2-3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_45[4-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_45[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_45[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_45[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_45[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_46[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_46[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_46[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_46[6-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_46[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_46[12-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_46[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_46[19-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_46[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_47[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_47[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_47[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_47[6-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_47[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_47[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_47[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[12-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_47[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_47[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_48[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_48[3-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_48[5-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[19-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_48[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_49[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_49[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_49[5-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_49[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_49[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_49[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_49[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_49[13-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_49[15-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_49[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_49[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_49[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_50[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_50[3-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_50[7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_50[8-9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[10-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_50[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_50[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_50[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_50[22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_50[23-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_51[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_51[6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_51[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_51[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[12-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_51[15-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_51[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_51[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_52[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_52[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_52[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_52[12-16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_52[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_52[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_52[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_52[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_54[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_54[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_54[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_54[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_54[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_54[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_54[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_54[13-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[16-18]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_54[19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_54[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[24-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_55[0-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_55[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_55[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_55[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_55[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_55[7-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_55[12-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_55[15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_55[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_55[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_56[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_56[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_56[5-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_56[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_56[9-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_56[12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[13-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_56[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[19-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_56[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_57[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_57[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_57[11-13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_57[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_57[15-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_57[23-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_58[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_58[1-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_58[3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_58[4-6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_58[7-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_58[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_58[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[13-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_58[15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[16-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_58[20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_58[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_58[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_59[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_59[2-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_59[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_59[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_59[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_59[13-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_59[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_59[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_59[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_59[20-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_59[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_60[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_60[4-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_60[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[12-13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_60[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_60[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[19-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_60[22-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_61[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_61[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_61[3-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[17-19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_61[20-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_61[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_62[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_62[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_62[10-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_62[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[17-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_64[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_64[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_64[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_64[6-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_64[9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_64[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_64[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[13-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_64[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[20-22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_64[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_65[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_65[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_65[3-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[7-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_65[16]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_65[17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_65[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_65[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_65[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_65[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_65[24-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_66[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_66[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_66[4-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_66[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_66[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_66[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_66[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_66[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_66[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_66[16-19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_66[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_66[22-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_67[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_67[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_67[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_67[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_67[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_67[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_67[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_67[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[12-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_67[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_67[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_69[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_69[6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[7]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_69[8-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_69[11-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_69[14-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_69[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_71[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_71[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_71[4-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_71[7-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_71[9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_71[14-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_71[18-19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_71[20-21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_71[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_73[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_73[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_73[4-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_73[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_73[7-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_73[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_73[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[17-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_73[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_75[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_75[4-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_75[7-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_75[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_75[11-12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[13-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_75[15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[16-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_75[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_75[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_75[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_77[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[7]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_77[8-13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_77[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_77[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_77[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_77[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_77[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_77[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_77[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_79[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_79[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_79[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_79[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_79[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[7-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_79[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_79[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_79[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_79[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_79[15-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_79[19-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_79[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_81[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_81[4-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_81[6-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_81[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_81[11-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[15-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[21-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_83[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_83[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_83[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_83[5-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_83[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_83[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[11-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_83[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_83[16]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_83[17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[18-19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_83[20-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[22-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_83[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_85[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_85[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_85[3-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_85[5-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_85[9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[10-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[15-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_85[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_87[5-7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[8-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_87[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_87[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[17-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_87[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_89[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_89[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_89[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_89[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_89[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_89[7-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_89[13-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_89[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[22-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_89[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_91[1-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_91[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_91[6-7]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[8-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_91[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_91[12-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_91[15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_91[16-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[18-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_91[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[23-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_91[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[26-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_93[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_93[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_93[5-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_93[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[11-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[17-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_93[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_93[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_93[24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[26-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[4-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_95[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_95[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[12-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_95[16-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[21-25]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[26]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[27-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_97[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_97[3-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_97[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[11-12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[13-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[15-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_97[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[20-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[22-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_97[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[25-26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[27-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_99[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_99[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_99[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_99[5-6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_99[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_99[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_99[16-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_99[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[23-25]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_99[27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[29-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-29]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_100[30]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_100[31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_101[0]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_101[1-3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_101[4]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_101[5-6]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_101[7-11]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_101[12-13]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[14-15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_101[16-20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_101[21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[22]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[23-25]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[26]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_101[27]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[28]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[29-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[0]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_103[1-2]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_103[3-6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[7]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_103[8]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[11-12]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[13-14]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[15-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_103[18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[20-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[22-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_103[24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[25-26]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[27-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[0-3]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[4-5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_105[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[7-8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_105[9-10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[11]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[12-15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_105[16-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[18-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[21-25]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[26]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[27-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_106[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_107[1]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_107[3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_107[5-7]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_107[9-10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[11-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[17-18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_107[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_107[21-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_107[24]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[25]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[26-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_108[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[0]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_109[1-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_109[4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_109[6-7]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_109[8-10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_109[11]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_109[12-14]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_109[15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_109[16-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[18-21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_109[22]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[23-24]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_109[25]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[26-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_110[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_111[0-1]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_111[2-3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_111[4]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_111[5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_111[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_111[7-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[11-12]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_111[13-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_111[17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[18]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[19-20]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[22-24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_111[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_112[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[0-1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[2-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_113[5-7]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[8-9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_113[10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[11]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_113[12]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[13]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[14-15]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[16]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[17-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[21-22]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_113[23-24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[25-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_114[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_115[0-1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_115[2]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_115[3-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_115[5-8]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_115[9]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[10-11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[14]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[15-17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[18]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[19-20]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[21]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[23]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_115[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_116[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_117[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_117[1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_117[2-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_117[5-6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_117[7]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_117[8]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_117[9-10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[11-13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_117[14-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_117[16]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_117[17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[18-19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_117[20-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[22-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_117[24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[25-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_118[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_119[0-3]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_119[4-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_119[6-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_119[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_119[11-14]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[15-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[17]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[18-19]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[20]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[21-23]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_120[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_121[0-1]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_121[2]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_121[3-4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_121[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_121[6]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_121[7-10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_121[11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_121[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_121[13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_121[14]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_121[15-18]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_121[19-23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_121[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_122[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_123[2-3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[7]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_123[8-13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_123[14]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_123[15]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_123[16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_123[17]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_123[18-20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_123[21-23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_123[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_124[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_125[2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_125[4-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_125[7-9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_125[10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_125[11-12]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[13-14]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_125[15]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[16-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_125[20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_125[21]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_125[22-23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_126[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_127[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_127[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_127[4-5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_127[6]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_127[7-10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[11-12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_127[13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[14-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_127[16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[17-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_127[22-23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_128[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_129[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_129[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_129[4-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_129[7-8]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_129[9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_129[14-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_129[18-19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_129[20-21]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_129[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_130[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[1]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_131[2-4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_131[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[7]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_131[8-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_131[11-13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_131[14-18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[22]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_131[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_132[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_133[2]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_133[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_133[6-7]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_133[9-10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_133[11]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[12-16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_133[17-20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[21-22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_133[23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[24-31]           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-12]           0           0           0           0           0           0           3        0.00 
                                      level0_r[13]           0           1           0           0           0           0           3       16.66 
                                      level0_r[14]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-13]           0           0           0           0           0           0           3        0.00 
                                      level1_r[14]           0           1           0           0           0           0           3       16.66 
                                level_reg_in[0-12]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[13]           0           1           0           0           0           0           3       16.66 
                                  level_reg_in[14]           0           0           0           0           0           0           3        0.00 
                               level_reg_in[16-29]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[30]           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =       4390 
Toggled Node Count   =         10 
Untoggled Node Count =       4380 

Toggle Coverage      =       5.57% (1467 of 26300 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1
=== Design Unit: work.dsp_unit_rtl
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      26660      1581     25079     5.93%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                     audio1_in[23]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_0[0-2]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_0[3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_0[4-8]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_0[9]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_0[10]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_0[11]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_0[12]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_0[13]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_0[14-15]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_0[16-19]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_0[20-21]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_0[22-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_1[0-1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_1[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_1[3-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[7-15]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_1[16]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_1[17]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_1[18]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_1[19-20]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_1[21-22]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_1[23]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_1[24-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_2[0-1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_2[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_2[3-5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_2[6-8]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_2[9]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_2[10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_2[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[13-18]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_2[19]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[20-22]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_2[23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_2[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[0]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_4[1]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_4[3-4]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_4[6-7]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_4[8]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_4[9]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_4[10-14]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_4[15]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[16]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[17-19]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[20]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[21-22]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_4[23]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_4[24-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_5[0-1]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_5[2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_5[3-9]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[10]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[11-12]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[13]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[14-15]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[16]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[17-19]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_5[20-21]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_5[22]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_5[23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_5[24-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_6[0-3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_6[4-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_6[6-11]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[12-13]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_6[14]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[15-17]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_6[18]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_6[19-21]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_6[22-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_7[0-1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_7[2-6]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_7[7]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_7[8]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[9-10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_7[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_7[13-16]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_7[17]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_7[18]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_7[19]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_7[20-22]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_7[23-31]           0           0           0           0           0           0           3        0.00 
                                   dsp_regs_r_8[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_8[1-2]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_8[3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_8[4-6]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_8[7-9]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_8[10]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_8[11-12]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[13-14]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_8[15]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[16-19]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_8[20]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_8[21]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_8[22-23]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_8[24-31]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_9[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_9[3-5]           0           1           0           0           0           0           3       16.66 
                                   dsp_regs_r_9[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_9[7-8]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_9[9-10]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_9[11-13]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_9[14]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_9[15-22]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_9[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_10[5-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_10[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_10[9-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_10[12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[13-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_10[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[19-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_10[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_10[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_11[0-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_11[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_11[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_11[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_11[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_11[7-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_11[12-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_11[15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_11[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_11[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_11[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_12[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_12[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_12[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_12[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_12[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_12[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_12[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_12[13-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[16-18]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_12[19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_12[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_12[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_14[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_14[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_14[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_14[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_14[12-16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_14[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_14[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_14[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_14[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_15[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_15[6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_15[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_15[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_15[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[12-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_15[15-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_15[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_15[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_15[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[3-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_16[7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_16[8-9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[10-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_16[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_16[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_16[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_16[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_16[22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_16[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_17[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_17[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_17[5-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_17[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_17[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_17[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_17[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_17[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_17[13-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_17[15-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_17[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_17[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_17[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_18[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_18[3-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_18[5-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_18[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_18[19-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_18[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_18[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_18[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_19[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_19[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_19[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_19[6-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_19[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_19[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_19[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[12-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_19[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_19[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_19[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_19[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_20[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_20[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_20[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_20[6-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_20[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_20[12-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_20[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_20[19-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_20[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_21[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_21[2-3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_21[4-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_21[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_21[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_21[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_21[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_21[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_21[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_22[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_22[1-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_22[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_22[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_22[12-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_22[15-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_22[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_22[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_22[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_24[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_24[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_24[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_24[6-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[12-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[14-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[16-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_24[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_24[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_24[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_24[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_24[22-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_24[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_25[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_25[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_25[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_25[5-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_25[9-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_25[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_25[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_25[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_25[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_25[23-24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_25[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_25[26-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_26[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_26[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_26[5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_26[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_26[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[11-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[14-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[19-20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_26[21-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_26[24-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_27[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_27[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_27[2-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_27[5-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_27[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_27[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_27[13-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_27[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_27[17-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_27[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_28[0-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_28[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_28[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_28[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_28[7-8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[9-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[12-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_28[16-17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[21-25]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_28[26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_28[27-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_29[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_29[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_29[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_29[7-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_29[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_29[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_29[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_29[15-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_29[17-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_29[24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_29[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_29[26-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_30[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_30[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_30[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_30[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_30[9-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_30[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_30[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[17-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_30[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[21-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_30[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_30[26-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_31[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_31[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_31[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_31[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_31[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[7-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_31[11-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_31[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_31[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_31[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_31[23-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_31[25-26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_31[27]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_31[28-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_32[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_32[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_32[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_32[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_32[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_32[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_32[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[16-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_32[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_32[19-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[23-27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_32[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_32[29-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-29]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_33[30]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_33[31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_34[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_34[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_34[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_34[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_34[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_34[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_34[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[16-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_34[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_34[19-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[23-27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_34[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_34[29-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_35[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_35[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_35[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_35[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_35[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[7-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_35[11-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_35[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_35[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_35[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_35[23-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_35[25-26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_35[27]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_35[28-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_36[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_36[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_36[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_36[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_36[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_36[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_36[9-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_36[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_36[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[17-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_36[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[21-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_36[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_36[26-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_37[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_37[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_37[7-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_37[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_37[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_37[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_37[15-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_37[17-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_37[24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_37[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_37[26-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_38[0-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_38[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_38[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_38[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_38[7-8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[9-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[12-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_38[16-17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[21-25]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_38[26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_38[27-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_39[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_39[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_39[2-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_39[5-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_39[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_39[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_39[13-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_39[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_39[17-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_39[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_40[5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_40[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_40[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[11-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[14-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[19-20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_40[21-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_40[24-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_41[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_41[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_41[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_41[5-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_41[9-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_41[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_41[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_41[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_41[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_41[23-24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_41[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_41[26-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_42[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_42[6-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[12-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[14-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[16-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_42[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_42[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_42[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_42[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_42[22-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_42[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_44[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_44[1-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_44[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_44[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_44[12-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_44[15-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_44[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_44[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_44[25-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_45[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_45[2-3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_45[4-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_45[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_45[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_45[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_45[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_45[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_45[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_46[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_46[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_46[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_46[6-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_46[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_46[12-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_46[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_46[19-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_46[23-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_47[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_47[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_47[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_47[6-7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_47[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_47[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_47[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[12-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_47[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_47[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_47[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_47[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_48[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_48[3-4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_48[5-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_48[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[10-11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_48[19-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_48[23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_48[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_48[25-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_49[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_49[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_49[5-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_49[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_49[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_49[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_49[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_49[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_49[13-14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_49[15-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_49[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_49[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_49[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_50[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_50[3-6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_50[7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_50[8-9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[10-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_50[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_50[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_50[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_50[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_50[22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_50[23-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_51[2-4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_51[6]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_51[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_51[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_51[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[12-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_51[15-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_51[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_51[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_51[25-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_52[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_52[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_52[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_52[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_52[12-16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_52[17-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_52[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_52[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_52[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_54[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_54[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_54[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_54[6-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_54[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_54[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_54[12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_54[13-15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[16-18]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_54[19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_54[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_54[24-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_55[0-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_55[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_55[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_55[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_55[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_55[7-9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[10-11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_55[12-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_55[15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_55[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_55[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_55[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_56[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_56[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_56[5-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_56[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_56[9-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_56[12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[13-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_56[17-18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[19-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_56[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_56[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[0-2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[3-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_57[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_57[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_57[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_57[11-13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_57[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_57[15-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_57[23-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_58[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_58[1-2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_58[3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_58[4-6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_58[7-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_58[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_58[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[13-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_58[15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[16-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_58[20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_58[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_58[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_58[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_59[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_59[2-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_59[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_59[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_59[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_59[13-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_59[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_59[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_59[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_59[20-22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_59[23-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_60[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_60[4-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_60[6-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[12-13]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_60[14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[15-17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_60[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_60[19-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_60[22-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_61[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_61[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_61[3-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[17-19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_61[20-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_61[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_61[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_61[24-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_62[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_62[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_62[8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_62[9]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_62[10-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_62[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[17-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_62[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_62[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_64[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_64[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_64[3-5]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_64[6-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_64[9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_64[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_64[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[13-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_64[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[20-22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_64[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_64[24-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_65[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_65[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_65[3-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[7-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_65[16]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_65[17]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_65[18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_65[19-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_65[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_65[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_65[24-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_66[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_66[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_66[4-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_66[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_66[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_66[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_66[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_66[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_66[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_66[16-19]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_66[20-21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_66[22-31]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_67[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_67[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_67[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_67[3-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_67[6-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_67[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_67[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_67[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[12-16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_67[17-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[21-22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_67[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_67[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_69[2-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_69[6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_69[7]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_69[8-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_69[11-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_69[14-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_69[22]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_69[23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_69[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_71[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_71[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_71[4-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_71[7-8]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_71[9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_71[14-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_71[18-19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_71[20-21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_71[22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_71[23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_71[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_73[0-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_73[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_73[4-5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_73[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_73[7-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[11-12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_73[13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_73[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[17-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_73[22-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_73[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[0]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_75[2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_75[3]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_75[4-6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_75[7-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_75[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_75[11-12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[13-14]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_75[15]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[16-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_75[20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_75[21]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_75[22-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_75[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_77[2-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_77[6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_77[7]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_77[8-13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_77[14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_77[15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_77[16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_77[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_77[18-20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_77[21-23]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_77[24-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_79[0-1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_79[2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_79[3-4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_79[5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_79[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[7-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_79[11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_79[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_79[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_79[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_79[15-18]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_79[19-23]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_79[24-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_81[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_81[4-5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_81[6-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_81[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_81[11-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[15-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[17]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[18-19]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[20]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[21-23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_81[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_81[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_83[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_83[1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_83[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_83[5-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_83[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_83[8]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[9-10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[11-13]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_83[14-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_83[16]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_83[17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[18-19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_83[20-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[22-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_83[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_83[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_85[0-1]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_85[2]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_85[3-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_85[5-8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_85[9]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[10-11]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[12]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[13]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[14]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[15-17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_85[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[21]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[22]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_85[23]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_85[24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_85[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[0-1]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[2-4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_87[5-7]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_87[8-9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_87[10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[11]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_87[12]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[14-15]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[16]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[17-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_87[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[21-22]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_87[23-24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_87[25-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_89[0-1]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_89[2-3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_89[4]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_89[5]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_89[6]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_89[7-9]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[10]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[11-12]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_89[13-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_89[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[18]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[19-20]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_89[21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_89[22-24]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_89[25-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[0]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_91[1-2]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_91[4]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_91[5]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_91[6-7]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[8-10]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_91[11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_91[12-14]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_91[15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_91[16-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[18-21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_91[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[23-24]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_91[25]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_91[26-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[0]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_93[1]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[2]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_93[3]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[4]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_93[5-7]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_93[8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_93[9-10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[11-15]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[16]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[17-18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_93[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_93[21-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_93[24]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_93[25]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_93[26-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[0-3]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[4-5]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_95[6]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_95[7-8]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_95[9-10]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[11]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[12-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_95[16-17]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[18-19]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[20]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[21-25]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_95[26]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_95[27-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_97[1-2]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_97[3-6]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[7]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_97[8]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_97[9]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[10]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[11-12]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[13-14]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[15-16]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[17]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_97[18]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_97[19]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[20-21]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[22-23]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_97[24]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_97[25-26]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_97[27-31]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                                  dsp_regs_r_99[0]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_99[1-3]           0           1           0           0           0           0           3       16.66 
                                  dsp_regs_r_99[4]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_99[5-6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_99[7-11]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_99[12-13]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[14-15]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_99[16-20]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_99[21]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[22]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[23-25]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[26]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_99[27]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_99[28]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_99[29-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-29]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_100[30]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_100[31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_101[0]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_101[1-3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_101[4]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_101[5-6]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_101[7-11]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_101[12-13]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[14-15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_101[16-20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_101[21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[22]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[23-25]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[26]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_101[27]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_101[28]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_101[29-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[0]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_103[1-2]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_103[3-6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[7]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_103[8]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_103[9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[11-12]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[13-14]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[15-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_103[18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_103[19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[20-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[22-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_103[24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_103[25-26]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_103[27-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[0-3]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[4-5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_105[6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_105[7-8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_105[9-10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[11]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[12-15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_105[16-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[18-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[21-25]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_105[26]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_105[27-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_106[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_107[1]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[2]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_107[3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_107[5-7]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_107[8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_107[9-10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[11-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[17-18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_107[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_107[21-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_107[24]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_107[25]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_107[26-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_108[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[0]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_109[1-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_109[4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_109[5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_109[6-7]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_109[8-10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_109[11]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_109[12-14]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_109[15]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_109[16-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[18-21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_109[22]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[23-24]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_109[25]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_109[26-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_110[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_111[0-1]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_111[2-3]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_111[4]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_111[5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_111[6]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_111[7-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[11-12]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_111[13-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_111[17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[18]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[19-20]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_111[21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_111[22-24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_111[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_112[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[0-1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[2-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_113[5-7]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_113[8-9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_113[10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[11]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_113[12]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[13]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[14-15]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[16]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[17-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_113[20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[21-22]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_113[23-24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_113[25-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_114[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_115[0-1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_115[2]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_115[3-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_115[5-8]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_115[9]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[10-11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[14]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[15-17]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[18]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_115[19-20]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[21]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_115[23]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_115[24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_115[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_116[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_117[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_117[1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_117[2-4]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_117[5-6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_117[7]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_117[8]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_117[9-10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[11-13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_117[14-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_117[16]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_117[17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[18-19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_117[20-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[22-23]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_117[24]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_117[25-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_118[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_119[0-3]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_119[4-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_119[6-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_119[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_119[11-14]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[15-16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[17]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[18-19]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[20]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[21-23]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_119[24]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_119[25-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_120[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_121[0-1]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_121[2]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_121[3-4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_121[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_121[6]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_121[7-10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_121[11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_121[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_121[13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_121[14]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_121[15-18]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_121[19-23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_121[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_122[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[0]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[1]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_123[2-3]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_123[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_123[7]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_123[8-13]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_123[14]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_123[15]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_123[16]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_123[17]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_123[18-20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_123[21-23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_123[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_124[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_125[2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_125[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_125[4-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_125[7-9]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_125[10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_125[11-12]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[13-14]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_125[15]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[16-19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_125[20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_125[21]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_125[22-23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_125[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_126[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_127[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_127[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_127[4-5]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_127[6]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_127[7-10]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[11-12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_127[13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[14-15]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_127[16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[17-21]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_127[22-23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_127[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_128[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_129[0-2]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_129[3]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_129[4-6]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_129[7-8]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_129[9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[10]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[11]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[12]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_129[14-17]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_129[18-19]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_129[20-21]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_129[22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_129[23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_129[24-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_130[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[1]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_131[2-4]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[5]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_131[6]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_131[7]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_131[8-9]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[10]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_131[11-13]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_131[14-18]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[19]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[20]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[21]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_131[22]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_131[23]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_131[24-31]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_132[0-31]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[0]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[1]           0           1           0           0           0           0           3       16.66 
                                 dsp_regs_r_133[2]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_133[3-5]           0           1           0           0           0           0           3       16.66 
                               dsp_regs_r_133[6-7]           0           0           0           0           0           0           3        0.00 
                                 dsp_regs_r_133[8]           0           1           0           0           0           0           3       16.66 
                              dsp_regs_r_133[9-10]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_133[11]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[12-16]           0           0           0           0           0           0           3        0.00 
                             dsp_regs_r_133[17-20]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[21-22]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_133[23]           0           1           0           0           0           0           3       16.66 
                             dsp_regs_r_133[24-31]           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-12]           0           0           0           0           0           0           3        0.00 
                                      level0_r[13]           0           1           0           0           0           0           3       16.66 
                                      level0_r[14]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-13]           0           0           0           0           0           0           3        0.00 
                                      level1_r[14]           0           1           0           0           0           0           3       16.66 
                                level_reg_in[0-12]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[13]           0           1           0           0           0           0           3       16.66 
                                  level_reg_in[14]           0           0           0           0           0           0           3        0.00 
                               level_reg_in[16-29]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[30]           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =       4488 
Toggled Node Count   =         67 
Untoggled Node Count =       4421 

Toggle Coverage      =       5.93% (1581 of 26660 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE
=== Design Unit: work.dsp_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      14        14         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_tick_in
                     input/dsp_unit_svamod.sv(40)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_cfg_in
                     input/dsp_unit_svamod.sv(41)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_level_in
                     input/dsp_unit_svamod.sv(42)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_clr_in
                     input/dsp_unit_svamod.sv(43)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio0_in
                     input/dsp_unit_svamod.sv(44)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio1_in
                     input/dsp_unit_svamod.sv(45)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_dsp_regs_in
                     input/dsp_unit_svamod.sv(46)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_level_reg_in
                     input/dsp_unit_svamod.sv(47)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_cfg_reg_in
                     input/dsp_unit_svamod.sv(48)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio0_out
                     input/dsp_unit_svamod.sv(49)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio1_out
                     input/dsp_unit_svamod.sv(50)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_tick_out
                     input/dsp_unit_svamod.sv(51)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/af_tick_out_pulse
                     input/dsp_unit_svamod.sv(125)
                                                        0       1491    2394150         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/af_max_latency
                     input/dsp_unit_svamod.sv(135)
                                                        0       1488    2394153         21    2395662          0           1 off

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          2         2         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cg_dsp_modes 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cfgbit                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cg_dsp_modes_inst  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cfgbit                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin modes[0]                                        2          1          -    Covered              
        bin modes[1]                                        1          1          -    Covered              

Directive Coverage:
    Directives                       3         3         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 3 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/dsp_unit_svamod.sv
    159             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        746       131       615    17.56%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                     audio1_in[23]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-12]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[13]           0           1           0           0           0           0           3       16.66 
                                  level_reg_in[14]           0           0           0           0           0           0           3        0.00 
                               level_reg_in[16-29]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[30]           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =         64 
Untoggled Node Count =        103 

Toggle Coverage      =      17.56% (131 of 746 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1
=== Design Unit: work.dsp_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        746       131       615    17.56%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-21]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-17]           0           0           0           0           0           0           3        0.00 
                                     audio1_in[23]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-12]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[13]           0           1           0           0           0           0           3       16.66 
                                  level_reg_in[14]           0           0           0           0           0           0           3        0.00 
                               level_reg_in[16-29]           0           0           0           0           0           0           3        0.00 
                                  level_reg_in[30]           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =         64 
Untoggled Node Count =        103 

Toggle Coverage      =      17.56% (131 of 746 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE
=== Design Unit: work.cdc_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      21        21         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_test_mode_in
                     input/cdc_unit_svamod.sv(47)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio0_in
                     input/cdc_unit_svamod.sv(48)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio1_in
                     input/cdc_unit_svamod.sv(49)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_tick_in
                     input/cdc_unit_svamod.sv(50)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_play_in
                     input/cdc_unit_svamod.sv(51)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_req_in
                     input/cdc_unit_svamod.sv(52)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio0_out
                     input/cdc_unit_svamod.sv(53)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio1_out
                     input/cdc_unit_svamod.sv(54)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_tick_out
                     input/cdc_unit_svamod.sv(55)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_play_out
                     input/cdc_unit_svamod.sv(56)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_req_out
                     input/cdc_unit_svamod.sv(57)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_tick_pulse
                     input/cdc_unit_svamod.sv(70)
                                                        0       1491    2394150         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_tick_interval
                     input/cdc_unit_svamod.sv(80)
                                                        0       1491    2394150         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_play_length
                     input/cdc_unit_svamod.sv(90)
                                                        0          6    2395635         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_req_pulse
                     input/cdc_unit_svamod.sv(99)
                                                        0       1491     572535          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_reset_sync_01
                     input/cdc_unit_svamod.sv(111)
                                                        0          1     574032          0     574033          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_reset_sync_10
                     input/cdc_unit_svamod.sv(121)
                                                        0          1    2395661          0    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_play_sync
                     input/cdc_unit_svamod.sv(132)
                                                        0    2395629          0         29    2395658          0          12 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_req_sync
                     input/cdc_unit_svamod.sv(142)
                                                        0       1491    2394150         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_req_out_pulse
                     input/cdc_unit_svamod.sv(153)
                                                        0       1491    2394150         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_audio_sync
                     input/cdc_unit_svamod.sv(165)
                                                        0       1491    2394142         29    2395662          0           1 off

Directive Coverage:
    Directives                       6         6         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                              2395629 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                              1491 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        234       213        21    91.02%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            mrst_n           0           1           0           0           0           0           3       16.66 
                                      muxrst_n_out           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        109 
Toggled Node Count   =        105 
Untoggled Node Count =          4 

Toggle Coverage      =      91.02% (213 of 234 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/cdc_unit_1
=== Design Unit: work.cdc_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        29        26         3    89.65%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/cdc_unit.sv
------------------------------------IF Branch------------------------------------
    57                                   5939215     Count coming in to IF
    57              1                    ***0***     
    57              2                    5939215     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                   5939215     Count coming in to IF
    58              1                    ***0***     
    58              2                    5939215     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         5     Count coming in to IF
    59              1                    ***0***     
    59              2                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                         5     Count coming in to IF
    72              1                          2     
    75              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                        21     Count coming in to IF
    87              1                          2     
    90              1                         19     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                    11931     Count coming in to IF
    105             1                          2     
    110             1                      11929     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                     7458     Count coming in to IF
    127             1                          2     
    132             1                       7456     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                     7456     Count coming in to IF
    133             1                       1491     
    138             1                       2982     
                                            2983     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                     8949     Count coming in to IF
    147             1                          2     
    150             1                       8947     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                     5967     Count coming in to IF
    158             1                          2     
    160             1                       5965     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                     5965     Count coming in to IF
    161             1                       2982     
    163             1                       2983     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    171                                     8949     Count coming in to IF
    171             1                          2     
    174             1                       8947     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    182                                     8949     Count coming in to IF
    182             1                          2     
    187             1                       8947     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    190                                     8947     Count coming in to IF
    190             1                       1491     
    194             1                       7456     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

  File input/cdc_unit.sv
----------------Focused Condition View-------------------
Line       190 Item    1  (handshake_req_sync2 && ~tick_prev)
Condition totals: 2 of 2 input terms covered = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     11         5         6    45.45%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

  File input/cdc_unit.sv
-----------Focused Expression View (Bimodal)------------
Line       57 Item    1  (test_mode_in? clk: mclk)
Expression totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    test_mode_in         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
             clk         N  No hits                                Hit '_0' and '_1' for different outputs
            mclk         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  test_mode_in_0        -                                  
 Row   2:           0           0  test_mode_in_1        -                                  
 Row   3:           0           0  clk_0                 test_mode_in                       
 Row   4:           0           0  clk_1                 test_mode_in                       
 Row   5:           1           0  mclk_0                ~test_mode_in                      
 Row   6:           0           1  mclk_1                ~test_mode_in                      

-----------Focused Expression View (Bimodal)------------
Line       58 Item    1  (test_mode_in? clk: ~mclk)
Expression totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    test_mode_in         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
             clk         N  No hits                                Hit '_0' and '_1' for different outputs
            mclk         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  test_mode_in_0        -                                  
 Row   2:           0           0  test_mode_in_1        -                                  
 Row   3:           0           0  clk_0                 test_mode_in                       
 Row   4:           0           0  clk_1                 test_mode_in                       
 Row   5:           0           1  mclk_0                ~test_mode_in                      
 Row   6:           1           0  mclk_1                ~test_mode_in                      

-----------Focused Expression View (Bimodal)------------
Line       59 Item    1  (test_mode_in? rst_n: mrst_n)
Expression totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    test_mode_in         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
           rst_n         N  No hits                                Hit '_0' and '_1' for different outputs
          mrst_n         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  test_mode_in_0        -                                  
 Row   2:           0           0  test_mode_in_1        -                                  
 Row   3:           0           0  rst_n_0               test_mode_in                       
 Row   4:           0           0  rst_n_1               test_mode_in                       
 Row   5:           1           0  mrst_n_0              ~test_mode_in                      
 Row   6:           0           1  mrst_n_1              ~test_mode_in                      

----------------Focused Expression View-----------------
Line       118 Item    1  (req_in_sync2 & ~req_in_prev)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      56        56         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/cdc_unit.sv
    57              1                    5939216     
    58              1                    5939216     
    59              1                          6     
    71              1                          5     
    73              1                          2     
    74              1                          2     
    76              1                          3     
    77              1                          3     
    86              1                         21     
    88              1                          2     
    89              1                          2     
    91              1                         19     
    92              1                         19     
    104             1                      11931     
    106             1                          2     
    107             1                          2     
    108             1                          2     
    111             1                      11929     
    112             1                      11929     
    113             1                      11929     
    118             1                       5966     
    126             1                       7458     
    128             1                          2     
    129             1                          2     
    130             1                          2     
    131             1                          2     
    134             1                       1491     
    135             1                       1491     
    136             1                       1491     
    137             1                       1491     
    139             1                       2982     
    140             1                       2982     
    146             1                       8949     
    148             1                          2     
    149             1                          2     
    151             1                       8947     
    152             1                       8947     
    157             1                       5967     
    159             1                          2     
    162             1                       2982     
    164             1                       2983     
    170             1                       8949     
    172             1                          2     
    173             1                          2     
    175             1                       8947     
    176             1                       8947     
    181             1                       8949     
    183             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
    188             1                       8947     
    191             1                       1491     
    192             1                       1491     
    193             1                       1491     
    195             1                       7456     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        380       344        36    90.52%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            mrst_n           0           1           0           0           0           0           3       16.66 
                                      mrst_n_sync1           0           1           0           0           0           0           3       16.66 
                                      mrst_n_sync2           0           1           0           0           0           0           3       16.66 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                      muxrst_n_out           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        176 
Toggled Node Count   =        169 
Untoggled Node Count =          7 

Toggle Coverage      =      90.52% (344 of 380 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE
=== Design Unit: work.i2s_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      31        31         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_play_in
                     input/i2s_unit_svamod.sv(49)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_audio0_in
                     input/i2s_unit_svamod.sv(50)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_audio1_in
                     input/i2s_unit_svamod.sv(51)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_tick_in
                     input/i2s_unit_svamod.sv(52)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_req_out
                     input/i2s_unit_svamod.sv(53)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_sck_out
                     input/i2s_unit_svamod.sv(54)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_ws_out
                     input/i2s_unit_svamod.sv(55)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_sdo_out
                     input/i2s_unit_svamod.sv(56)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_counter
                     input/i2s_unit_svamod.sv(59)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_play_r
                     input/i2s_unit_svamod.sv(60)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_input_reg
                     input/i2s_unit_svamod.sv(61)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_shift_reg
                     input/i2s_unit_svamod.sv(62)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_load_enable
                     input/i2s_unit_svamod.sv(63)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_shift_enable
                     input/i2s_unit_svamod.sv(64)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_sck_out_logic
                     input/i2s_unit_svamod.sv(65)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_ws_out_logic
                     input/i2s_unit_svamod.sv(66)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_end_s
                     input/i2s_unit_svamod.sv(67)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_req_out_pulse
                     input/i2s_unit_svamod.sv(117)
                                                        0       1491     572535          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sck_start
                     input/i2s_unit_svamod.sv(129)
                                                        0          3     574023          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_req_sck_align
                     input/i2s_unit_svamod.sv(139)
                                                        0       1491     572535          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_req_out_seen
                     input/i2s_unit_svamod.sv(149)
                                                        0       1488     572538          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_ws_change
                     input/i2s_unit_svamod.sv(161)
                                                        0       2976     571050          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_ws_wave
                     input/i2s_unit_svamod.sv(171)
                                                        0       9318     563952          7     573277          0         989 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sdo_change
                     input/i2s_unit_svamod.sv(181)
                                                        0      15957     558069          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sck_wave
                     input/i2s_unit_svamod.sv(191)
                                                        0      71427     502599          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sck_last
                     input/i2s_unit_svamod.sv(201)
                                                        0       1488     572538          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_shift_reg_behavior
                     input/i2s_unit_svamod.sv(216)
                                                        0      69936     504090          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_shift_reg_reset
                     input/i2s_unit_svamod.sv(225)
                                                        0       2608     571416          7     574031          0           3 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_play_r_control
                     input/i2s_unit_svamod.sv(233)
                                                        0     571204       2822          7     574033          0           2 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_counter_reset_at_383
                     input/i2s_unit_svamod.sv(242)
                                                        0       1488     572538          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_ws_out_mid_behavior
                     input/i2s_unit_svamod.sv(251)
                                                        0     285696     288330          7     574033          0           1 off

Directive Coverage:
    Directives                      14        14         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(118)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(130)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(140)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(150)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(162)
                                                                              2976 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(172)
                                                                              9318 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(182)
                                                                              15957 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(192)
                                                                              71427 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(202)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_shift_reg_behavior 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(217)
                                                                              69936 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_shift_reg_reset 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(226)
                                                                              2608 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_play_r_control 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(234)
                                                                              571204 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_counter_reset_at_383 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(243)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_out_mid_behavior 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(252)
                                                                              285696 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        338       333         5    98.52%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =        166 
Untoggled Node Count =          1 

Toggle Coverage      =      98.52% (333 of 338 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/i2s_unit_1
=== Design Unit: work.i2s_unit(rtl)
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        39         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/i2s_unit.vhd
------------------------------------IF Branch------------------------------------
    52                                    142863     Count coming in to IF
    52              1                     142854     
    52              2                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      2985     Count coming in to IF
    53              1                       2979     
    53              2                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    54                                     15970     Count coming in to IF
    54              1                      15964     
    54              2                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      2994     Count coming in to IF
    61              1                          2     
    63              1                       2992     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      2992     Count coming in to IF
    64              1                          3     
    66              1                       2982     
                                               7     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                    571425     Count coming in to IF
    75              1                          2     
    77              1                     571423     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                    571423     Count coming in to IF
    78              1                     571416     
    84              1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                    571416     Count coming in to IF
    79              1                       1488     
    81              1                     569928     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                      2991     Count coming in to IF
    94              1                          2     
    96              1                       2989     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                      2989     Count coming in to IF
    97              1                       1488     
    99              1                         10     
                                            1491     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                   144354     Count coming in to IF
    108             1                          2     
    110             1                     144352     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                   144352     Count coming in to IF
    111             1                     144345     
    117             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                   144345     Count coming in to IF
    112             1                       1491     
    114             1                      69936     
                                           72918     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                   571421     Count coming in to IF
    133             1                       1491     
                                          569930     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                   571421     Count coming in to IF
    138             1                       1491     
                                          569930     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                   571421     Count coming in to IF
    142             1                      69936     
                                          501485     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                   571421     Count coming in to IF
    146             1                     285696     
                                          285725     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    150                                   571421     Count coming in to IF
    150             1                     285713     
    152             1                     285708     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11        10         1    90.90%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1 --

  File input/i2s_unit.vhd
----------------Focused Condition View-------------------
Line       64 Item    1  (((play_r = '1') and (play_in = '0')) and (end_s = '1'))
Condition totals: 3 of 3 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       97 Item    1  ((tick_in = '1') and (play_r = '1'))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       142 Item    1  ((counter = 11) or (((counter > 11) and (((TO_INTEGER(counter) - 11) mod 8) = 0)) and (counter <= 383)))
Condition totals: 3 of 4 input terms covered = 75.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
                            (counter = 11)         Y
                            (counter > 11)         Y
  (((TO_INTEGER(counter) - 11) mod 8) = 0)         Y
                          (counter <= 383)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:          1  (counter = 11)_0                            not (((counter > 11) and (((TO_INTEGER(counter) - 11) mod 8) = 0)) and (counter <= 383))
  Row   2:          1  (counter = 11)_1                            -                             
  Row   3:          1  (counter > 11)_0                            not (counter = 11)            
  Row   4:          1  (counter > 11)_1                            not (counter = 11) && (counter <= 383) && (((TO_INTEGER(counter) - 11) mod 8) = 0)
  Row   5:          1  (((TO_INTEGER(counter) - 11) mod 8) = 0)_0  not (counter = 11) && (counter > 11)
  Row   6:          1  (((TO_INTEGER(counter) - 11) mod 8) = 0)_1  not (counter = 11) && (counter <= 383) && (counter > 11)
  Row   7:    ***0***  (counter <= 383)_0                          not (counter = 11) && ((counter > 11) and (((TO_INTEGER(counter) - 11) mod 8) = 0))
  Row   8:          1  (counter <= 383)_1                          not (counter = 11) && ((counter > 11) and (((TO_INTEGER(counter) - 11) mod 8) = 0))

----------------Focused Condition View-------------------
Line       146 Item    1  ((counter > 187) and (counter < 380))
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        31         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/i2s_unit.vhd
    52              1                     142863     
    53              1                       2985     
    54              1                      15970     
    62              1                          2     
    65              1                          3     
    67              1                       2982     
    76              1                          2     
    80              1                       1488     
    82              1                     569928     
    85              1                          7     
    95              1                          2     
    98              1                       1488     
    100             1                         10     
    109             1                          2     
    113             1                       1491     
    115             1                      69936     
    118             1                          7     
    124             1                     571421     
    126             1                     571421     
    127             1                     571421     
    128             1                     571421     
    129             1                     571421     
    130             1                     571421     
    131             1                     571421     
    134             1                       1491     
    135             1                       1491     
    139             1                       1491     
    143             1                      69936     
    147             1                     285696     
    151             1                     285713     
    153             1                     285708     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        338       333         5    98.52%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =        166 
Untoggled Node Count =          1 

Toggle Coverage      =      98.52% (333 of 338 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/CHECKER_MODULE
=== Design Unit: work.audioport_svamod
=================================================================================

Assertion Coverage:
    Assertions                      48        47         1    97.91%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PSEL
                     input/audioport_svamod.sv(78)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PENABLE
                     input/audioport_svamod.sv(79)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PWRITE
                     input/audioport_svamod.sv(80)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PADDR
                     input/audioport_svamod.sv(81)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PWDATA
                     input/audioport_svamod.sv(82)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PRDATA
                     input/audioport_svamod.sv(83)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PREADY
                     input/audioport_svamod.sv(84)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PSLVERR
                     input/audioport_svamod.sv(85)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_irq_out
                     input/audioport_svamod.sv(86)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_test_mode_in
                     input/audioport_svamod.sv(87)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_scan_en_in
                     input/audioport_svamod.sv(88)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_sck_out
                     input/audioport_svamod.sv(90)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_ws_out
                     input/audioport_svamod.sv(91)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_sdo_out
                     input/audioport_svamod.sv(92)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick
                     input/audioport_svamod.sv(93)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_play
                     input/audioport_svamod.sv(94)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_req
                     input/audioport_svamod.sv(95)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_cfg
                     input/audioport_svamod.sv(96)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_level
                     input/audioport_svamod.sv(97)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_clr
                     input/audioport_svamod.sv(98)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0
                     input/audioport_svamod.sv(99)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1
                     input/audioport_svamod.sv(100)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_daudio0
                     input/audioport_svamod.sv(101)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_daudio1
                     input/audioport_svamod.sv(102)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_dtick
                     input/audioport_svamod.sv(103)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_cfg_reg
                     input/audioport_svamod.sv(104)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_level_reg
                     input/audioport_svamod.sv(105)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_dsp_regs
                     input/audioport_svamod.sv(106)
                                                        0    2395641          0         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_mtick
                     input/audioport_svamod.sv(107)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_mplay
                     input/audioport_svamod.sv(108)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_mreq
                     input/audioport_svamod.sv(109)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_maudio0
                     input/audioport_svamod.sv(110)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_maudio1
                     input/audioport_svamod.sv(111)
                                                        0     574026          0          7     574033          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_reset
                     input/apb_assumes.svh(10)          0         42    4791282          0    4791324          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_1
                     input/apb_assumes.svh(22)          0       6626    2389015         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_0
                     input/apb_assumes.svh(35)          0    2389015       6626         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_before_penable
                     input/apb_assumes.svh(47)          0       3313    2392328         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_penable_fall
                     input/apb_assumes.svh(58)          0       3312    2392328         21    2395661          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_penable_hold
                     input/apb_assumes.svh(69)          0          0    2395641         21    2395662          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_bus_hold
                     input/apb_assumes.svh(80)          0       3313    2392328         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0       3312    2392328         21    2395661          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0       6626    2389015         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_start_stop_interval
                     input/audioport_svamod.sv(126)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_clear_rule
                     input/audioport_svamod.sv(135)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/af_irq_out_rise
                     input/audioport_svamod.sv(144)
                                                        0       1320    2394321         21    2395662          0          57 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/af_enter_play_mode
                     input/audioport_svamod.sv(153)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/af_enter_standby_mode
                     input/audioport_svamod.sv(162)
                                                        0          3    2395638         21    2395662          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/ar_data_roundtrip
                     input/audioport_svamod.sv(179)
                                                        0       1482     572544          7     574033          0           2 off

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          2         2         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cg_active_config 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint configs                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cg_active_config_inst  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint configs                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cfgmodes[0]                                     2          1          -    Covered              
        bin cfgmodes[1]                                     1          1          -    Covered              

Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                              1320 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                              1482 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 3 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/audioport_svamod.sv
    197             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1180       405       775    34.32%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[10-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                            PWRITE           0           1           0           0           0           0           3       16.66 
                                      audio0[0-21]           0           0           0           0           0           0           3        0.00 
                                      audio1[0-17]           0           0           0           0           0           0           3        0.00 
                                        audio1[23]           0           0           0           0           0           0           3        0.00 
                                     cfg_reg[1-31]           0           0           0           0           0           0           3        0.00 
                                   level_reg[0-12]           0           0           0           0           0           0           3        0.00 
                                     level_reg[13]           0           1           0           0           0           0           3       16.66 
                                     level_reg[14]           0           0           0           0           0           0           3        0.00 
                                  level_reg[16-29]           0           0           0           0           0           0           3        0.00 
                                     level_reg[30]           0           1           0           0           0           0           3       16.66 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                        scan_en_in           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        330 
Toggled Node Count   =        200 
Untoggled Node Count =        130 

Toggle Coverage      =      34.32% (405 of 1180 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE
=== Design Unit: work.audioport
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1180       405       775    34.32%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[10-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                            PWRITE           0           1           0           0           0           0           3       16.66 
                                      audio0[0-21]           0           0           0           0           0           0           3        0.00 
                                      audio1[0-17]           0           0           0           0           0           0           3        0.00 
                                        audio1[23]           0           0           0           0           0           0           3        0.00 
                                     cfg_reg[1-31]           0           0           0           0           0           0           3        0.00 
                                   level_reg[0-12]           0           0           0           0           0           0           3        0.00 
                                     level_reg[13]           0           1           0           0           0           0           3       16.66 
                                     level_reg[14]           0           0           0           0           0           0           3        0.00 
                                  level_reg[16-29]           0           0           0           0           0           0           3        0.00 
                                     level_reg[30]           0           1           0           0           0           0           3       16.66 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                        scan_en_in           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        330 
Toggled Node Count   =        200 
Untoggled Node Count =        130 

Toggle Coverage      =      34.32% (405 of 1180 bins)


TOTAL COVERGROUP COVERAGE: 97.04%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(169)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(179)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(189)
                                                                              2389015 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(200)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(210)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(221)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(233)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(243)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(253)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(263)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(273)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(283)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(293)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(303)
                                                                              11787 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(313)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(323)
                                                                              2394153 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(335)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(351)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(363)
                                                                              8136 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(373)
                                                                              11787 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(383)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(393)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(420)
                                                                               133 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                              6626 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                              2389015 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                               177 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                              2395463 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                              1568 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                              2394069 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                              1540 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(169)
                                                                                28 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(179)
                                                                              2394069 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(189)
                                                                                28 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(199)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(209)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(219)
                                                                              2392581 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(229)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(239)
                                                                              1464 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(249)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(259)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                              2394149 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                              2841 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                              2392800 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                              31319 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(310)
                                                                              2364322 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(320)
                                                                              2392800 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(330)
                                                                              2841 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(340)
                                                                               354 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(350)
                                                                              3136 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(360)
                                                                              3136 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(370)
                                                                              2389015 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(380)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(390)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(400)
                                                                              2395634 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(410)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(420)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(430)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(440)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(450)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(460)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(470)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(480)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(490)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(500)
                                                                              2395638 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(510)
                                                                                 2 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(520)
                                                                              2395639 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(530)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(540)
                                                                              2395617 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(550)
                                                                              11787 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(560)
                                                                              2383854 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(570)
                                                                              2383854 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(580)
                                                                              11786 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(590)
                                                                               120 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(600)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(610)
                                                                                24 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(620)
                                                                              2395493 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(630)
                                                                              2395641 Covered   
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                              2395629 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(118)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(130)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(140)
                                                                              1491 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(150)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(162)
                                                                              2976 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(172)
                                                                              9318 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(182)
                                                                              15957 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(192)
                                                                              71427 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(202)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_shift_reg_behavior 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(217)
                                                                              69936 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_shift_reg_reset 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(226)
                                                                              2608 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_play_r_control 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(234)
                                                                              571204 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_counter_reset_at_383 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(243)
                                                                              1488 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_out_mid_behavior 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(252)
                                                                              285696 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                              1320 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 3 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                              1482 Covered   
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 3 Covered   

TOTAL DIRECTIVE COVERAGE: 95.65%  COVERS: 115

TOTAL ASSERTION COVERAGE: 97.27%  ASSERTIONS: 257

Total Coverage By Instance (filtered view): 78.38%

