module SeteSeg(input bin[3:0],output reg disp[7:0]);
	always@(*)
	begin
		if (bin < 4d'10) begin
			case (bin)
			4d'0 : disp = 8b'11111100
			4d'1 : disp = 8b'01100000
			4d'2 : disp = 8b'11011010
			4d'3 : disp = 8b'11011010
			4d'4 : disp = 8b'11011010
			4d'5 : disp = 8b'11011010
			4d'6 : disp = 8b'11011010
			4d'7 : disp = 8b'11011010
			4d'8 : disp = 8b'11011010
			4d'9 : disp = 8b'11011010
			endcase
		end else begin
			disp = 8b'00000000
		end
	end
endmodule
	
