Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 15:41:45 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_segment7_led_timing_summary_routed.rpt -rpx test_segment7_led_timing_summary_routed.rpx -warn_on_violation
| Design       : test_segment7_led
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.713        0.000                      0                   30        0.276        0.000                      0                   30        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.713        0.000                      0                   30        0.276        0.000                      0                   30        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.904ns (21.338%)  route 3.333ns (78.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.873     8.691    count[25]_i_2_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.105     8.796 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.796    count[23]
    SLICE_X57Y61         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X57Y61         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.225    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X57Y61         FDCE (Setup_fdce_C_D)        0.030    24.509    count_reg[23]
  -------------------------------------------------------------------
                         required time                         24.509    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 15.713    

Slack (MET) :             15.715ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.904ns (21.338%)  route 3.333ns (78.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.873     8.691    count[25]_i_2_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.105     8.796 r  count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.796    count[25]
    SLICE_X57Y61         FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X57Y61         FDCE                                         r  count_reg[25]/C
                         clock pessimism              0.225    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X57Y61         FDCE (Setup_fdce_C_D)        0.032    24.511    count_reg[25]
  -------------------------------------------------------------------
                         required time                         24.511    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 15.715    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.914ns (21.523%)  route 3.333ns (78.477%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.873     8.691    count[25]_i_2_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.115     8.806 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.806    count[3]
    SLICE_X57Y61         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X57Y61         FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.225    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X57Y61         FDCE (Setup_fdce_C_D)        0.069    24.548    count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.914ns (21.523%)  route 3.333ns (78.477%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.873     8.691    count[25]_i_2_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.115     8.806 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.806    count[7]
    SLICE_X57Y61         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X57Y61         FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.225    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X57Y61         FDCE (Setup_fdce_C_D)        0.069    24.548    count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.904ns (22.340%)  route 3.143ns (77.661%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.683     8.501    count[25]_i_2_n_0
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.105     8.606 r  count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.606    count[18]
    SLICE_X57Y63         FDCE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.246    24.288    clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  count_reg[18]/C
                         clock pessimism              0.225    24.513    
                         clock uncertainty           -0.035    24.478    
    SLICE_X57Y63         FDCE (Setup_fdce_C_D)        0.032    24.510    count_reg[18]
  -------------------------------------------------------------------
                         required time                         24.510    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.909ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.904ns (22.126%)  route 3.182ns (77.874%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.722     8.540    count[25]_i_2_n_0
    SLICE_X55Y62         LUT2 (Prop_lut2_I0_O)        0.105     8.645 r  count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.645    count[17]
    SLICE_X55Y62         FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[17]/C
                         clock pessimism              0.270    24.559    
                         clock uncertainty           -0.035    24.524    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)        0.030    24.554    count_reg[17]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 15.909    

Slack (MET) :             15.909ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.904ns (22.116%)  route 3.184ns (77.884%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.724     8.542    count[25]_i_2_n_0
    SLICE_X55Y62         LUT2 (Prop_lut2_I0_O)        0.105     8.647 r  count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.647    count[21]
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.270    24.559    
                         clock uncertainty           -0.035    24.524    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)        0.032    24.556    count_reg[21]
  -------------------------------------------------------------------
                         required time                         24.556    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 15.909    

Slack (MET) :             15.911ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.904ns (22.126%)  route 3.182ns (77.874%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.722     8.540    count[25]_i_2_n_0
    SLICE_X55Y62         LUT2 (Prop_lut2_I0_O)        0.105     8.645 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.645    count[19]
    SLICE_X55Y62         FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[19]/C
                         clock pessimism              0.270    24.559    
                         clock uncertainty           -0.035    24.524    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)        0.032    24.556    count_reg[19]
  -------------------------------------------------------------------
                         required time                         24.556    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 15.911    

Slack (MET) :             15.925ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.920ns (22.645%)  route 3.143ns (77.355%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.683     8.501    count[25]_i_2_n_0
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.121     8.622 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.622    count[1]
    SLICE_X57Y63         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.246    24.288    clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.225    24.513    
                         clock uncertainty           -0.035    24.478    
    SLICE_X57Y63         FDCE (Setup_fdce_C_D)        0.069    24.547    count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.547    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 15.925    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.917ns (22.362%)  route 3.184ns (77.638%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.358     4.559    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.379     4.938 f  count_reg[21]/Q
                         net (fo=2, routed)           0.796     5.734    count_reg_n_0_[21]
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.105     5.839 r  count[25]_i_8/O
                         net (fo=1, routed)           0.655     6.495    count[25]_i_8_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.105     6.600 r  count[25]_i_7/O
                         net (fo=1, routed)           0.343     6.942    count[25]_i_7_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.047 r  count[25]_i_4/O
                         net (fo=1, routed)           0.666     7.713    count[25]_i_4_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.818 r  count[25]_i_2/O
                         net (fo=26, routed)          0.724     8.542    count[25]_i_2_n_0
    SLICE_X55Y62         LUT2 (Prop_lut2_I0_O)        0.118     8.660 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.660    count[2]
    SLICE_X55Y62         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.247    24.289    clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.270    24.559    
                         clock uncertainty           -0.035    24.524    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)        0.069    24.593    count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 15.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.704%)  route 0.181ns (49.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.483    clk_IBUF_BUFG
    SLICE_X55Y63         FDCE                                         r  clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_1Hz_reg/Q
                         net (fo=18, routed)          0.181     1.805    clk_1Hz_reg_n_0
    SLICE_X55Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.850    clk_1Hz_i_1_n_0
    SLICE_X55Y63         FDCE                                         r  clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     1.999    clk_IBUF_BUFG
    SLICE_X55Y63         FDCE                                         r  clk_1Hz_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y63         FDCE (Hold_fdce_C_D)         0.091     1.574    clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.701%)  route 0.201ns (52.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.580     1.503    clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  digit_select_reg[0]/Q
                         net (fo=19, routed)          0.201     1.845    digit_select[0]
    SLICE_X63Y74         LUT2 (Prop_lut2_I0_O)        0.042     1.887 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    p_0_in[1]
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.017    clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.107     1.610    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_select_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.184ns (47.589%)  route 0.203ns (52.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.580     1.503    clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  digit_select_reg[0]/Q
                         net (fo=19, routed)          0.203     1.847    digit_select[0]
    SLICE_X63Y74         LUT3 (Prop_lut3_I2_O)        0.043     1.890 r  digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    p_0_in[2]
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.017    clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[2]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.104     1.607    digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.106%)  route 0.201ns (51.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.580     1.503    clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.644 f  digit_select_reg[0]/Q
                         net (fo=19, routed)          0.201     1.845    digit_select[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.890 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    p_0_in[0]
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.017    clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.091     1.594    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.176%)  route 0.244ns (53.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.484    clk_IBUF_BUFG
    SLICE_X54Y62         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  count_reg[0]/Q
                         net (fo=3, routed)           0.244     1.892    count_reg_n_0_[0]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    count[0]
    SLICE_X54Y62         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.000    clk_IBUF_BUFG
    SLICE_X54Y62         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.121     1.605    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.274ns (49.422%)  route 0.280ns (50.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.486    clk_IBUF_BUFG
    SLICE_X57Y62         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    count_reg_n_0_[4]
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.098     1.832 r  count[25]_i_2/O
                         net (fo=26, routed)          0.161     1.993    count[25]_i_2_n_0
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.048     2.041 r  count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.041    count[15]
    SLICE_X57Y63         FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     1.999    clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.498     1.500    
    SLICE_X57Y63         FDCE (Hold_fdce_C_D)         0.107     1.607    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.424%)  route 0.281ns (50.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.486    clk_IBUF_BUFG
    SLICE_X57Y62         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    count_reg_n_0_[4]
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.098     1.832 r  count[25]_i_2/O
                         net (fo=26, routed)          0.162     1.994    count[25]_i_2_n_0
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.049     2.043 r  count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.043    count[16]
    SLICE_X57Y63         FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     1.999    clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  count_reg[16]/C
                         clock pessimism             -0.498     1.500    
    SLICE_X57Y63         FDCE (Hold_fdce_C_D)         0.107     1.607    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.271ns (49.147%)  route 0.280ns (50.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.486    clk_IBUF_BUFG
    SLICE_X57Y62         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    count_reg_n_0_[4]
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.098     1.832 r  count[25]_i_2/O
                         net (fo=26, routed)          0.161     1.993    count[25]_i_2_n_0
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.045     2.038 r  count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.038    count[10]
    SLICE_X57Y63         FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     1.999    clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  count_reg[10]/C
                         clock pessimism             -0.498     1.500    
    SLICE_X57Y63         FDCE (Hold_fdce_C_D)         0.091     1.591    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.271ns (49.058%)  route 0.281ns (50.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.486    clk_IBUF_BUFG
    SLICE_X57Y62         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    count_reg_n_0_[4]
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.098     1.832 r  count[25]_i_2/O
                         net (fo=26, routed)          0.162     1.994    count[25]_i_2_n_0
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.039    count[12]
    SLICE_X57Y63         FDCE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     1.999    clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  count_reg[12]/C
                         clock pessimism             -0.498     1.500    
    SLICE_X57Y63         FDCE (Hold_fdce_C_D)         0.092     1.592    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.273ns (42.300%)  route 0.372ns (57.700%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.486    clk_IBUF_BUFG
    SLICE_X57Y62         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    count_reg_n_0_[4]
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.098     1.832 r  count[25]_i_2/O
                         net (fo=26, routed)          0.253     2.085    count[25]_i_2_n_0
    SLICE_X54Y62         LUT2 (Prop_lut2_I0_O)        0.047     2.132 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    count[8]
    SLICE_X54Y62         FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.000    clk_IBUF_BUFG
    SLICE_X54Y62         FDCE                                         r  count_reg[8]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.131     1.651    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.480    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X55Y63   clk_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X55Y62   count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y62   count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y61   count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y62   count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y61   count_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X55Y62   count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y61   count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y62   count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y63   clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y61   count_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y61   count_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y61   count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y63   count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y63   count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y63   count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y61   count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y63   count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y63   count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y74   digit_select_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y74   digit_select_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y74   digit_select_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y63   clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y63   clk_1Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y62   count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y62   count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y62   count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y62   count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y61   count_reg[23]/C



