
free_rtos_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013088  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d14  08013238  08013238  00023238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013f4c  08013f4c  00030618  2**0
                  CONTENTS
  4 .ARM          00000008  08013f4c  08013f4c  00023f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f54  08013f54  00030618  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f54  08013f54  00023f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013f58  08013f58  00023f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000618  20000000  08013f5c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030618  2**0
                  CONTENTS
 10 .bss          000053a4  20000618  20000618  00030618  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200059bc  200059bc  00030618  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030618  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025ed3  00000000  00000000  00030648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000631a  00000000  00000000  0005651b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ed8  00000000  00000000  0005c838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001c78  00000000  00000000  0005e710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c5de  00000000  00000000  00060388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002f13e  00000000  00000000  0008c966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2dd1  00000000  00000000  000bbaa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000cf  00000000  00000000  0019e875  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008fec  00000000  00000000  0019e944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000618 	.word	0x20000618
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08013220 	.word	0x08013220

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000061c 	.word	0x2000061c
 80001ec:	08013220 	.word	0x08013220

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <ButtonInit>:

/**
 * @brief          Button initialization (CLK, GPIO, NVIC)
 */
void ButtonInit(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]

   __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
 8000f06:	4b27      	ldr	r3, [pc, #156]	; (8000fa4 <ButtonInit+0xb8>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	4a26      	ldr	r2, [pc, #152]	; (8000fa4 <ButtonInit+0xb8>)
 8000f0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f10:	6313      	str	r3, [r2, #48]	; 0x30
 8000f12:	4b24      	ldr	r3, [pc, #144]	; (8000fa4 <ButtonInit+0xb8>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f1a:	613b      	str	r3, [r7, #16]
 8000f1c:	693b      	ldr	r3, [r7, #16]
   __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <ButtonInit+0xb8>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	4a1f      	ldr	r2, [pc, #124]	; (8000fa4 <ButtonInit+0xb8>)
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <ButtonInit+0xb8>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	f003 0308 	and.w	r3, r3, #8
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
   __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <ButtonInit+0xb8>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	4a18      	ldr	r2, [pc, #96]	; (8000fa4 <ButtonInit+0xb8>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4a:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <ButtonInit+0xb8>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	60bb      	str	r3, [r7, #8]
 8000f54:	68bb      	ldr	r3, [r7, #8]
   __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <ButtonInit+0xb8>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	4a11      	ldr	r2, [pc, #68]	; (8000fa4 <ButtonInit+0xb8>)
 8000f60:	f043 0304 	orr.w	r3, r3, #4
 8000f64:	6313      	str	r3, [r2, #48]	; 0x30
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <ButtonInit+0xb8>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	607b      	str	r3, [r7, #4]
 8000f70:	687b      	ldr	r3, [r7, #4]

   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	2006      	movs	r0, #6
 8000f78:	f007 fe69 	bl	8008c4e <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f7c:	2006      	movs	r0, #6
 8000f7e:	f007 fe82 	bl	8008c86 <HAL_NVIC_EnableIRQ>

   GPIO_InitStruct.Pin = BUTTON_Pin;
 8000f82:	2301      	movs	r3, #1
 8000f84:	617b      	str	r3, [r7, #20]
   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f86:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f8a:	61bb      	str	r3, [r7, #24]
   GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
   HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <ButtonInit+0xbc>)
 8000f98:	f008 faae 	bl	80094f8 <HAL_GPIO_Init>
}
 8000f9c:	bf00      	nop
 8000f9e:	3728      	adds	r7, #40	; 0x28
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020000 	.word	0x40020000

08000fac <ButtonTaskStart>:
/******************************************************************************/



void ButtonTaskStart(void *argumet)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b0a2      	sub	sp, #136	; 0x88
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    uint8_t ddd[128] = {0};
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	227c      	movs	r2, #124	; 0x7c
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f00f f803 	bl	800ffcc <memset>
    UNUSED(ddd);

    for (;;)
    {
        ButtonCheckMode();
 8000fc6:	f000 f811 	bl	8000fec <ButtonCheckMode>
        osDelay(10);
 8000fca:	200a      	movs	r0, #10
 8000fcc:	f004 f8c0 	bl	8005150 <osDelay>
        ButtonCheckMode();
 8000fd0:	e7f9      	b.n	8000fc6 <ButtonTaskStart+0x1a>

08000fd2 <prvButtonActivate>:

/**
 * @brief          Button activation from EXTI Callback
 */
void prvButtonActivate(struct user_button *user_button_ptr)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
	user_button_ptr->activate = true;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	705a      	strb	r2, [r3, #1]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <ButtonCheckMode>:

/**
 * @brief          This functions calls constantly to check button mode
 */
void ButtonCheckMode(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    prvButtonCheckAlgorithm(&user_button);
 8000ff0:	4802      	ldr	r0, [pc, #8]	; (8000ffc <ButtonCheckMode+0x10>)
 8000ff2:	f000 f805 	bl	8001000 <prvButtonCheckAlgorithm>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000638 	.word	0x20000638

08001000 <prvButtonCheckAlgorithm>:

/**
 * @brief          Button check algorithm (for singlne, double and hold modes)
 */
void prvButtonCheckAlgorithm(struct user_button *user_button_ptr)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	if (user_button_ptr->activate) {
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	785b      	ldrb	r3, [r3, #1]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d016      	beq.n	800103e <prvButtonCheckAlgorithm+0x3e>
		if (!timeout_started(&user_button.debounce_timeout)) {
 8001010:	483d      	ldr	r0, [pc, #244]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 8001012:	f001 f93d 	bl	8002290 <timeout_started>
 8001016:	4603      	mov	r3, r0
 8001018:	f083 0301 	eor.w	r3, r3, #1
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d00a      	beq.n	8001038 <prvButtonCheckAlgorithm+0x38>
			user_button_ptr->mode = BUTTON_ONE_CLICK;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	701a      	strb	r2, [r3, #0]
			user_button_ptr->activate = false;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	705a      	strb	r2, [r3, #1]
			timeout_start(&user_button.debounce_timeout, BUTTON_DEBOUNCE_TIME_MS);
 800102e:	2132      	movs	r1, #50	; 0x32
 8001030:	4835      	ldr	r0, [pc, #212]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 8001032:	f001 f904 	bl	800223e <timeout_start>
 8001036:	e002      	b.n	800103e <prvButtonCheckAlgorithm+0x3e>
		}
		else {
			user_button_ptr->mode = BUTTON_DOUBLE_CLICK;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2201      	movs	r2, #1
 800103c:	701a      	strb	r2, [r3, #0]
		}
	}

	if ((timeout_started(&user_button.debounce_timeout)) && (timeout_check(&user_button.debounce_timeout, (5 * user_button_ptr->held_pressed_counter)))) {
 800103e:	4832      	ldr	r0, [pc, #200]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 8001040:	f001 f926 	bl	8002290 <timeout_started>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d023      	beq.n	8001092 <prvButtonCheckAlgorithm+0x92>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	789b      	ldrb	r3, [r3, #2]
 800104e:	461a      	mov	r2, r3
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	4619      	mov	r1, r3
 8001058:	482b      	ldr	r0, [pc, #172]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 800105a:	f001 f929 	bl	80022b0 <timeout_check>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d016      	beq.n	8001092 <prvButtonCheckAlgorithm+0x92>
		if (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET) {
 8001064:	2101      	movs	r1, #1
 8001066:	4829      	ldr	r0, [pc, #164]	; (800110c <prvButtonCheckAlgorithm+0x10c>)
 8001068:	f008 fbe2 	bl	8009830 <HAL_GPIO_ReadPin>
 800106c:	4603      	mov	r3, r0
 800106e:	2b01      	cmp	r3, #1
 8001070:	d105      	bne.n	800107e <prvButtonCheckAlgorithm+0x7e>
			++user_button_ptr->held_pressed_counter;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	789b      	ldrb	r3, [r3, #2]
 8001076:	3301      	adds	r3, #1
 8001078:	b2da      	uxtb	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	709a      	strb	r2, [r3, #2]
		}
		user_button_ptr->mode = (user_button_ptr->held_pressed_counter >= 71) ? BUTTON_HELD_PRESSED : user_button_ptr->mode;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	789b      	ldrb	r3, [r3, #2]
 8001082:	2b46      	cmp	r3, #70	; 0x46
 8001084:	d802      	bhi.n	800108c <prvButtonCheckAlgorithm+0x8c>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	781a      	ldrb	r2, [r3, #0]
 800108a:	e000      	b.n	800108e <prvButtonCheckAlgorithm+0x8e>
 800108c:	2202      	movs	r2, #2
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	701a      	strb	r2, [r3, #0]
	}

	if ((timeout_started(&user_button.debounce_timeout)) && (timeout_check(&user_button.debounce_timeout, 350))) {
 8001092:	481d      	ldr	r0, [pc, #116]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 8001094:	f001 f8fc 	bl	8002290 <timeout_started>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d030      	beq.n	8001100 <prvButtonCheckAlgorithm+0x100>
 800109e:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80010a2:	4819      	ldr	r0, [pc, #100]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 80010a4:	f001 f904 	bl	80022b0 <timeout_check>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d028      	beq.n	8001100 <prvButtonCheckAlgorithm+0x100>
		switch (user_button_ptr->mode) {
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d018      	beq.n	80010e8 <prvButtonCheckAlgorithm+0xe8>
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	dc19      	bgt.n	80010ee <prvButtonCheckAlgorithm+0xee>
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d002      	beq.n	80010c4 <prvButtonCheckAlgorithm+0xc4>
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d00f      	beq.n	80010e2 <prvButtonCheckAlgorithm+0xe2>
 80010c2:	e014      	b.n	80010ee <prvButtonCheckAlgorithm+0xee>
		    case BUTTON_ONE_CLICK:
		        if(!uart_send_byte(&huart3, 0x02)) {
 80010c4:	2102      	movs	r1, #2
 80010c6:	4812      	ldr	r0, [pc, #72]	; (8001110 <prvButtonCheckAlgorithm+0x110>)
 80010c8:	f001 fadc 	bl	8002684 <uart_send_byte>
 80010cc:	4603      	mov	r3, r0
 80010ce:	f083 0301 	eor.w	r3, r3, #1
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <prvButtonCheckAlgorithm+0xdc>
		            IndicationLedError();
 80010d8:	f000 fa12 	bl	8001500 <IndicationLedError>
		        }
		        IndicationLedButton();
 80010dc:	f000 f998 	bl	8001410 <IndicationLedButton>
			   	break;
 80010e0:	e005      	b.n	80010ee <prvButtonCheckAlgorithm+0xee>
		    case BUTTON_DOUBLE_CLICK:
		        IndicationLedButtonDoubleClick();
 80010e2:	f000 f9e5 	bl	80014b0 <IndicationLedButtonDoubleClick>
			   	break;
 80010e6:	e002      	b.n	80010ee <prvButtonCheckAlgorithm+0xee>
			case BUTTON_HELD_PRESSED:
			    IndicationLedButtonHold();
 80010e8:	f000 f9ba 	bl	8001460 <IndicationLedButtonHold>
			    break;
 80010ec:	bf00      	nop
		}
		user_button_ptr->held_pressed_counter = 0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	709a      	strb	r2, [r3, #2]
		timeout_stop(&user_button.debounce_timeout);
 80010f4:	4804      	ldr	r0, [pc, #16]	; (8001108 <prvButtonCheckAlgorithm+0x108>)
 80010f6:	f001 f8bb 	bl	8002270 <timeout_stop>
		user_button_ptr->activate = false;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	705a      	strb	r2, [r3, #1]
	}
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	2000063c 	.word	0x2000063c
 800110c:	40020000 	.word	0x40020000
 8001110:	20000d60 	.word	0x20000d60

08001114 <EXTI0_IRQHandler>:

/**
 * @brief          EXTI0 IRQHandler - for interrupt with button
 */
void EXTI0_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001118:	2001      	movs	r0, #1
 800111a:	f008 fbd5 	bl	80098c8 <HAL_GPIO_EXTI_IRQHandler>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <HAL_GPIO_EXTI_Callback>:

/**
 * @brief          Callback of EXTI0
 */
void HAL_GPIO_EXTI_Callback(uint16_t gpio_pin)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	80fb      	strh	r3, [r7, #6]
	if (gpio_pin == BUTTON_Pin) {
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d102      	bne.n	800113a <HAL_GPIO_EXTI_Callback+0x16>
	    prvButtonActivate(&user_button);
 8001134:	4803      	ldr	r0, [pc, #12]	; (8001144 <HAL_GPIO_EXTI_Callback+0x20>)
 8001136:	f7ff ff4c 	bl	8000fd2 <prvButtonActivate>
	}
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000638 	.word	0x20000638

08001148 <IndicationInit>:

/**
 * @brief          Initialization off led CLK, Pins, hardware, fns and init of each led fns
 */
void IndicationInit(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08c      	sub	sp, #48	; 0x30
 800114c:	af00      	add	r7, sp, #0
	mculed_ctrl_t fns = {0};
 800114e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOD_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <IndicationInit+0x120>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <IndicationInit+0x120>)
 8001174:	f043 0308 	orr.w	r3, r3, #8
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <IndicationInit+0x120>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	4b37      	ldr	r3, [pc, #220]	; (8001268 <IndicationInit+0x120>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a36      	ldr	r2, [pc, #216]	; (8001268 <IndicationInit+0x120>)
 8001190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b34      	ldr	r3, [pc, #208]	; (8001268 <IndicationInit+0x120>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <IndicationInit+0x120>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	4a2f      	ldr	r2, [pc, #188]	; (8001268 <IndicationInit+0x120>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6313      	str	r3, [r2, #48]	; 0x30
 80011b2:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <IndicationInit+0x120>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]

	HAL_GPIO_WritePin(GPIOD, LED_LEFT_Pin|LED_TOP_Pin|LED_RIGHT_Pin|LED_BOTTOM_Pin, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80011c4:	4829      	ldr	r0, [pc, #164]	; (800126c <IndicationInit+0x124>)
 80011c6:	f008 fb4b 	bl	8009860 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = LED_LEFT_Pin|LED_TOP_Pin|LED_RIGHT_Pin|LED_BOTTOM_Pin;
 80011ca:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80011ce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d0:	2301      	movs	r3, #1
 80011d2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	4619      	mov	r1, r3
 80011e2:	4822      	ldr	r0, [pc, #136]	; (800126c <IndicationInit+0x124>)
 80011e4:	f008 f988 	bl	80094f8 <HAL_GPIO_Init>

	mculed[LED_TOP].hardware.port    =    (uint32_t) LED_TOP_GPIO_Port;
 80011e8:	4b21      	ldr	r3, [pc, #132]	; (8001270 <IndicationInit+0x128>)
 80011ea:	4a20      	ldr	r2, [pc, #128]	; (800126c <IndicationInit+0x124>)
 80011ec:	60da      	str	r2, [r3, #12]
	mculed[LED_TOP].hardware.pin     =    (uint32_t) LED_TOP_Pin;
 80011ee:	4b20      	ldr	r3, [pc, #128]	; (8001270 <IndicationInit+0x128>)
 80011f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011f4:	609a      	str	r2, [r3, #8]
	mculed[LED_LEFT].hardware.port   =    (uint32_t) LED_LEFT_GPIO_Port;
 80011f6:	4b1e      	ldr	r3, [pc, #120]	; (8001270 <IndicationInit+0x128>)
 80011f8:	4a1c      	ldr	r2, [pc, #112]	; (800126c <IndicationInit+0x124>)
 80011fa:	635a      	str	r2, [r3, #52]	; 0x34
	mculed[LED_LEFT].hardware.pin    =    (uint32_t) LED_LEFT_Pin;
 80011fc:	4b1c      	ldr	r3, [pc, #112]	; (8001270 <IndicationInit+0x128>)
 80011fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001202:	631a      	str	r2, [r3, #48]	; 0x30
	mculed[LED_BOTTOM].hardware.port =    (uint32_t) LED_BOTTOM_GPIO_Port;
 8001204:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <IndicationInit+0x128>)
 8001206:	4a19      	ldr	r2, [pc, #100]	; (800126c <IndicationInit+0x124>)
 8001208:	65da      	str	r2, [r3, #92]	; 0x5c
	mculed[LED_BOTTOM].hardware.pin  =    (uint32_t) LED_BOTTOM_Pin;
 800120a:	4b19      	ldr	r3, [pc, #100]	; (8001270 <IndicationInit+0x128>)
 800120c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001210:	659a      	str	r2, [r3, #88]	; 0x58
	mculed[LED_RIGHT].hardware.port  =    (uint32_t) LED_RIGHT_GPIO_Port;
 8001212:	4b17      	ldr	r3, [pc, #92]	; (8001270 <IndicationInit+0x128>)
 8001214:	4a15      	ldr	r2, [pc, #84]	; (800126c <IndicationInit+0x124>)
 8001216:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	mculed[LED_RIGHT].hardware.pin   =    (uint32_t) LED_RIGHT_Pin;
 800121a:	4b15      	ldr	r3, [pc, #84]	; (8001270 <IndicationInit+0x128>)
 800121c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001220:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	fns.turn_on = IndicationLedTurnOn;
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <IndicationInit+0x12c>)
 8001226:	627b      	str	r3, [r7, #36]	; 0x24
	fns.turn_off = IndicationLedTurnOff;
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <IndicationInit+0x130>)
 800122a:	62bb      	str	r3, [r7, #40]	; 0x28
	fns.toggle = IndicationLedToggle;
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <IndicationInit+0x134>)
 800122e:	62fb      	str	r3, [r7, #44]	; 0x2c

	mculed_init(&mculed[LED_TOP], &fns);
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	4619      	mov	r1, r3
 8001236:	480e      	ldr	r0, [pc, #56]	; (8001270 <IndicationInit+0x128>)
 8001238:	f000 fbf8 	bl	8001a2c <mculed_init>
	mculed_init(&mculed[LED_LEFT], &fns);
 800123c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001240:	4619      	mov	r1, r3
 8001242:	480f      	ldr	r0, [pc, #60]	; (8001280 <IndicationInit+0x138>)
 8001244:	f000 fbf2 	bl	8001a2c <mculed_init>
	mculed_init(&mculed[LED_BOTTOM], &fns);
 8001248:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124c:	4619      	mov	r1, r3
 800124e:	480d      	ldr	r0, [pc, #52]	; (8001284 <IndicationInit+0x13c>)
 8001250:	f000 fbec 	bl	8001a2c <mculed_init>
	mculed_init(&mculed[LED_RIGHT], &fns);
 8001254:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001258:	4619      	mov	r1, r3
 800125a:	480b      	ldr	r0, [pc, #44]	; (8001288 <IndicationInit+0x140>)
 800125c:	f000 fbe6 	bl	8001a2c <mculed_init>
}
 8001260:	bf00      	nop
 8001262:	3730      	adds	r7, #48	; 0x30
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40023800 	.word	0x40023800
 800126c:	40020c00 	.word	0x40020c00
 8001270:	20000648 	.word	0x20000648
 8001274:	080012b3 	.word	0x080012b3
 8001278:	080012d7 	.word	0x080012d7
 800127c:	080012fb 	.word	0x080012fb
 8001280:	20000670 	.word	0x20000670
 8001284:	20000698 	.word	0x20000698
 8001288:	200006c0 	.word	0x200006c0

0800128c <IndicationUpdateTaskStart>:




void IndicationUpdateTaskStart(void *argument)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b0a2      	sub	sp, #136	; 0x88
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    uint8_t ddd[128] = {0};
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	227c      	movs	r2, #124	; 0x7c
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f00e fe93 	bl	800ffcc <memset>
    UNUSED(ddd);

    for (;;)
    {
        IndicationLedsUpdate();
 80012a6:	f000 fba3 	bl	80019f0 <IndicationLedsUpdate>

        osDelay(10);
 80012aa:	200a      	movs	r0, #10
 80012ac:	f003 ff50 	bl	8005150 <osDelay>
        IndicationLedsUpdate();
 80012b0:	e7f9      	b.n	80012a6 <IndicationUpdateTaskStart+0x1a>

080012b2 <IndicationLedTurnOn>:

/**
 * @brief          Led actions fns
 */
void IndicationLedTurnOn(mculed_t *self)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef *) self->hardware.port, self->hardware.pin, GPIO_PIN_SET);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	4618      	mov	r0, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	2201      	movs	r2, #1
 80012c8:	4619      	mov	r1, r3
 80012ca:	f008 fac9 	bl	8009860 <HAL_GPIO_WritePin>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <IndicationLedTurnOff>:

void IndicationLedTurnOff(mculed_t *self)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef *) self->hardware.port, self->hardware.pin, GPIO_PIN_RESET);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	4618      	mov	r0, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	2200      	movs	r2, #0
 80012ec:	4619      	mov	r1, r3
 80012ee:	f008 fab7 	bl	8009860 <HAL_GPIO_WritePin>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <IndicationLedToggle>:

void IndicationLedToggle(mculed_t *self)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin((GPIO_TypeDef *)self->hardware.port, self->hardware.pin);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	461a      	mov	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	b29b      	uxth	r3, r3
 800130e:	4619      	mov	r1, r3
 8001310:	4610      	mov	r0, r2
 8001312:	f008 fabe 	bl	8009892 <HAL_GPIO_TogglePin>
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <IndicationLedLoading>:

/**
 * @brief          Loading led animation function
 */
void IndicationLedLoading(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	e017      	b.n	800135c <IndicationLedLoading+0x3c>
	    prvIndicationLedLoadingSetup(&mculed[led_index], led_index);
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4613      	mov	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	00db      	lsls	r3, r3, #3
 8001336:	4a0d      	ldr	r2, [pc, #52]	; (800136c <IndicationLedLoading+0x4c>)
 8001338:	4413      	add	r3, r2
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f9c3 	bl	80016c8 <prvIndicationLedLoadingSetup>
		led_function(&mculed[led_index]);
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	4613      	mov	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	4a07      	ldr	r2, [pc, #28]	; (800136c <IndicationLedLoading+0x4c>)
 800134e:	4413      	add	r3, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f000 fba4 	bl	8001a9e <led_function>
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3301      	adds	r3, #1
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b03      	cmp	r3, #3
 8001360:	d9e4      	bls.n	800132c <IndicationLedLoading+0xc>
	}
}
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20000648 	.word	0x20000648

08001370 <IndicationLedTop>:

/**
 * @brief          LED top on
 */
void IndicationLedTop(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
 800137a:	e017      	b.n	80013ac <IndicationLedTop+0x3c>
	    prvIndicationLedTopSetup(&mculed[led_index], led_index);
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	4613      	mov	r3, r2
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	4413      	add	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <IndicationLedTop+0x4c>)
 8001388:	4413      	add	r3, r2
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	4618      	mov	r0, r3
 800138e:	f000 f8df 	bl	8001550 <prvIndicationLedTopSetup>
		led_function(&mculed[led_index]);
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	4613      	mov	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4413      	add	r3, r2
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4a07      	ldr	r2, [pc, #28]	; (80013bc <IndicationLedTop+0x4c>)
 800139e:	4413      	add	r3, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fb7c 	bl	8001a9e <led_function>
	for (int led_index = 0; led_index < N_LED; led_index++) {
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	3301      	adds	r3, #1
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d9e4      	bls.n	800137c <IndicationLedTop+0xc>
	}
}
 80013b2:	bf00      	nop
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000648 	.word	0x20000648

080013c0 <IndicationLedBottom>:

/**
 * @brief          LED bottom on
 */
void IndicationLedBottom(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
    for (int led_index = 0; led_index < N_LED; led_index++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]
 80013ca:	e017      	b.n	80013fc <IndicationLedBottom+0x3c>
        prvIndicationLedBottomSetup(&mculed[led_index], led_index);
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	4613      	mov	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	4a0d      	ldr	r2, [pc, #52]	; (800140c <IndicationLedBottom+0x4c>)
 80013d8:	4413      	add	r3, r2
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f915 	bl	800160c <prvIndicationLedBottomSetup>
        led_function(&mculed[led_index]);
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	4a07      	ldr	r2, [pc, #28]	; (800140c <IndicationLedBottom+0x4c>)
 80013ee:	4413      	add	r3, r2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f000 fb54 	bl	8001a9e <led_function>
    for (int led_index = 0; led_index < N_LED; led_index++) {
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3301      	adds	r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d9e4      	bls.n	80013cc <IndicationLedBottom+0xc>
    }
}
 8001402:	bf00      	nop
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000648 	.word	0x20000648

08001410 <IndicationLedButton>:

/**
 * @brief          Button led function
 */
void IndicationLedButton(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
    for (int led_index = 0; led_index < N_LED; led_index++) {
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	e017      	b.n	800144c <IndicationLedButton+0x3c>
        prvIndicationLedButtonSetup(&mculed[led_index], led_index);
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	4613      	mov	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4413      	add	r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4a0d      	ldr	r2, [pc, #52]	; (800145c <IndicationLedButton+0x4c>)
 8001428:	4413      	add	r3, r2
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	f000 f9a5 	bl	800177c <prvIndicationLedButtonSetup>
        led_function(&mculed[led_index]);
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	4613      	mov	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	4a07      	ldr	r2, [pc, #28]	; (800145c <IndicationLedButton+0x4c>)
 800143e:	4413      	add	r3, r2
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fb2c 	bl	8001a9e <led_function>
    for (int led_index = 0; led_index < N_LED; led_index++) {
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3301      	adds	r3, #1
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b03      	cmp	r3, #3
 8001450:	d9e4      	bls.n	800141c <IndicationLedButton+0xc>
    }
}
 8001452:	bf00      	nop
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000648 	.word	0x20000648

08001460 <IndicationLedButtonHold>:

/**
 * @brief          Hold button led function
 */
void IndicationLedButtonHold(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	e017      	b.n	800149c <IndicationLedButtonHold+0x3c>
	    prvIndicationLedButtonHoldSetup(&mculed[led_index], led_index);
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	4613      	mov	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	4a0d      	ldr	r2, [pc, #52]	; (80014ac <IndicationLedButtonHold+0x4c>)
 8001478:	4413      	add	r3, r2
 800147a:	6879      	ldr	r1, [r7, #4]
 800147c:	4618      	mov	r0, r3
 800147e:	f000 f9d1 	bl	8001824 <prvIndicationLedButtonHoldSetup>
		led_function(&mculed[led_index]);
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	4a07      	ldr	r2, [pc, #28]	; (80014ac <IndicationLedButtonHold+0x4c>)
 800148e:	4413      	add	r3, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f000 fb04 	bl	8001a9e <led_function>
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	3301      	adds	r3, #1
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d9e4      	bls.n	800146c <IndicationLedButtonHold+0xc>
	}
}
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000648 	.word	0x20000648

080014b0 <IndicationLedButtonDoubleClick>:

/**
 * @brief          Double click button led function
 */
void IndicationLedButtonDoubleClick(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
	for (int led_index = 0; led_index < N_LED; led_index++) {
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	e017      	b.n	80014ec <IndicationLedButtonDoubleClick+0x3c>
	    prvIndicationLedButtonDoubleClickSetup(&mculed[led_index], led_index);
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	4613      	mov	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	00db      	lsls	r3, r3, #3
 80014c6:	4a0d      	ldr	r2, [pc, #52]	; (80014fc <IndicationLedButtonDoubleClick+0x4c>)
 80014c8:	4413      	add	r3, r2
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 fa0d 	bl	80018ec <prvIndicationLedButtonDoubleClickSetup>
		led_function(&mculed[led_index]);
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	4613      	mov	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4413      	add	r3, r2
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4a07      	ldr	r2, [pc, #28]	; (80014fc <IndicationLedButtonDoubleClick+0x4c>)
 80014de:	4413      	add	r3, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 fadc 	bl	8001a9e <led_function>
	for (int led_index = 0; led_index < N_LED; led_index++) {
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3301      	adds	r3, #1
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	d9e4      	bls.n	80014bc <IndicationLedButtonDoubleClick+0xc>
	}
}
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000648 	.word	0x20000648

08001500 <IndicationLedError>:

/**
 * @brief          Error led function
 */
void IndicationLedError(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	e016      	b.n	800153a <IndicationLedError+0x3a>
	    prvIndicationLedErrorSetup(&mculed[led_index]);
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	4a0d      	ldr	r2, [pc, #52]	; (800154c <IndicationLedError+0x4c>)
 8001518:	4413      	add	r3, r2
 800151a:	4618      	mov	r0, r3
 800151c:	f000 fa44 	bl	80019a8 <prvIndicationLedErrorSetup>
		led_function(&mculed[led_index]);
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	4613      	mov	r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4413      	add	r3, r2
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <IndicationLedError+0x4c>)
 800152c:	4413      	add	r3, r2
 800152e:	4618      	mov	r0, r3
 8001530:	f000 fab5 	bl	8001a9e <led_function>
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3301      	adds	r3, #1
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b03      	cmp	r3, #3
 800153e:	d9e5      	bls.n	800150c <IndicationLedError+0xc>
	}
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000648 	.word	0x20000648

08001550 <prvIndicationLedTopSetup>:

/**
 * @brief          Loading led top animation setup
 */
void prvIndicationLedTopSetup(mculed_t *led_ptr, int led_index)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
    led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	80da      	strh	r2, [r3, #6]

    switch (led_index) {
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d83f      	bhi.n	80015e6 <prvIndicationLedTopSetup+0x96>
 8001566:	a201      	add	r2, pc, #4	; (adr r2, 800156c <prvIndicationLedTopSetup+0x1c>)
 8001568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156c:	0800157d 	.word	0x0800157d
 8001570:	08001599 	.word	0x08001599
 8001574:	080015b3 	.word	0x080015b3
 8001578:	080015cd 	.word	0x080015cd
        case LED_TOP:
            led_ptr->hardware.mode = MCULED_ON_STATE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = (INDICATION_LED_SPEED_FAST * LED_RIGHT_TIME_ON);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	22dc      	movs	r2, #220	; 0xdc
 8001586:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.off_ms = (INDICATION_LED_SPEED_FAST * LED_RIGHT_TIME_OFF);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800158e:	805a      	strh	r2, [r3, #2]
            led_ptr->setup.delay_ms = ZERO_MS;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	809a      	strh	r2, [r3, #4]
            break;
 8001596:	e027      	b.n	80015e8 <prvIndicationLedTopSetup+0x98>
        case LED_LEFT:
            led_ptr->hardware.mode = MCULED_OFF_STATE;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = ZERO_MS;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.delay_ms = ZERO_MS;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	809a      	strh	r2, [r3, #4]
            led_ptr->setup.off_ms = ZERO_MS;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	805a      	strh	r2, [r3, #2]
            break;
 80015b0:	e01a      	b.n	80015e8 <prvIndicationLedTopSetup+0x98>
        case LED_BOTTOM:
            led_ptr->hardware.mode = MCULED_OFF_STATE;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = ZERO_MS;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.off_ms = ZERO_MS;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	805a      	strh	r2, [r3, #2]
            led_ptr->setup.delay_ms = ZERO_MS;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	809a      	strh	r2, [r3, #4]
            break;
 80015ca:	e00d      	b.n	80015e8 <prvIndicationLedTopSetup+0x98>
        case LED_RIGHT:
            led_ptr->hardware.mode = MCULED_OFF_STATE;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = ZERO_MS;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.delay_ms = ZERO_MS;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	809a      	strh	r2, [r3, #4]
            led_ptr->setup.off_ms = ZERO_MS;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	805a      	strh	r2, [r3, #2]
            break;
 80015e4:	e000      	b.n	80015e8 <prvIndicationLedTopSetup+0x98>
        default:
            break;
 80015e6:	bf00      	nop
    }

    led_ptr->status.iterations_counter = 0;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	831a      	strh	r2, [r3, #24]
    led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	881a      	ldrh	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	829a      	strh	r2, [r3, #20]
    led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	885a      	ldrh	r2, [r3, #2]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	82da      	strh	r2, [r3, #22]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop

0800160c <prvIndicationLedBottomSetup>:

/**
 * @brief          Loading led bottom animation setup
 */
void prvIndicationLedBottomSetup(mculed_t *led_ptr, int led_index)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
    led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	80da      	strh	r2, [r3, #6]

    switch (led_index) {
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	2b03      	cmp	r3, #3
 8001620:	d83f      	bhi.n	80016a2 <prvIndicationLedBottomSetup+0x96>
 8001622:	a201      	add	r2, pc, #4	; (adr r2, 8001628 <prvIndicationLedBottomSetup+0x1c>)
 8001624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001628:	08001639 	.word	0x08001639
 800162c:	08001653 	.word	0x08001653
 8001630:	0800166d 	.word	0x0800166d
 8001634:	08001689 	.word	0x08001689
        case LED_TOP:
            led_ptr->hardware.mode = MCULED_OFF_STATE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = ZERO_MS;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.delay_ms = ZERO_MS;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	809a      	strh	r2, [r3, #4]
            led_ptr->setup.off_ms = ZERO_MS;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	805a      	strh	r2, [r3, #2]
            break;
 8001650:	e028      	b.n	80016a4 <prvIndicationLedBottomSetup+0x98>
        case LED_LEFT:
            led_ptr->hardware.mode = MCULED_OFF_STATE;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = ZERO_MS;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.delay_ms = ZERO_MS;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	809a      	strh	r2, [r3, #4]
            led_ptr->setup.off_ms = ZERO_MS;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	805a      	strh	r2, [r3, #2]
            break;
 800166a:	e01b      	b.n	80016a4 <prvIndicationLedBottomSetup+0x98>
        case LED_BOTTOM:
            led_ptr->hardware.mode = MCULED_ON_STATE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = (INDICATION_LED_SPEED_FAST * LED_RIGHT_TIME_ON);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	22dc      	movs	r2, #220	; 0xdc
 8001676:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.off_ms = (INDICATION_LED_SPEED_FAST * LED_RIGHT_TIME_OFF);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800167e:	805a      	strh	r2, [r3, #2]
            led_ptr->setup.delay_ms = ZERO_MS;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	809a      	strh	r2, [r3, #4]
            break;
 8001686:	e00d      	b.n	80016a4 <prvIndicationLedBottomSetup+0x98>
        case LED_RIGHT:
            led_ptr->hardware.mode = MCULED_OFF_STATE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	741a      	strb	r2, [r3, #16]
            led_ptr->setup.on_ms = ZERO_MS;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	801a      	strh	r2, [r3, #0]
            led_ptr->setup.delay_ms = ZERO_MS;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	809a      	strh	r2, [r3, #4]
            led_ptr->setup.off_ms = ZERO_MS;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	805a      	strh	r2, [r3, #2]
            break;
 80016a0:	e000      	b.n	80016a4 <prvIndicationLedBottomSetup+0x98>
        default:
            break;
 80016a2:	bf00      	nop
    }

    led_ptr->status.iterations_counter = 0;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	831a      	strh	r2, [r3, #24]
    led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	881a      	ldrh	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	829a      	strh	r2, [r3, #20]
    led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	885a      	ldrh	r2, [r3, #2]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	82da      	strh	r2, [r3, #22]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop

080016c8 <prvIndicationLedLoadingSetup>:

/**
 * @brief          Loading led animation setup
 */
void prvIndicationLedLoadingSetup(mculed_t *led_ptr, int led_index)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
	led_ptr->hardware.mode = MCULED_LED_LOADING;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2204      	movs	r2, #4
 80016d6:	741a      	strb	r2, [r3, #16]
	led_ptr->setup.iterations_num = INDICATION_LED_LOADING_NUM;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f242 7210 	movw	r2, #10000	; 0x2710
 80016de:	80da      	strh	r2, [r3, #6]

	switch (led_index) {
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d837      	bhi.n	8001756 <prvIndicationLedLoadingSetup+0x8e>
 80016e6:	a201      	add	r2, pc, #4	; (adr r2, 80016ec <prvIndicationLedLoadingSetup+0x24>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	080016fd 	.word	0x080016fd
 80016f0:	08001711 	.word	0x08001711
 80016f4:	08001727 	.word	0x08001727
 80016f8:	0800173f 	.word	0x0800173f
		case LED_TOP:
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TOP_TIME_ON);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2296      	movs	r2, #150	; 0x96
 8001700:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TOP_TIME_OFF);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	22d2      	movs	r2, #210	; 0xd2
 8001706:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = (INDICATION_LED_SPEED_MIDDLE * (LED_RIGHT_TIME_OFF - LED_TOP_TIME_ON));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	22f0      	movs	r2, #240	; 0xf0
 800170c:	809a      	strh	r2, [r3, #4]
			break;
 800170e:	e023      	b.n	8001758 <prvIndicationLedLoadingSetup+0x90>
		case LED_LEFT:
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_LEFT_TIME_ON);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	22d2      	movs	r2, #210	; 0xd2
 8001714:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_LEFT_TIME_OFF);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800171c:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = (INDICATION_LED_SPEED_MIDDLE * (LED_RIGHT_TIME_OFF - LED_LEFT_TIME_ON));
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	22b4      	movs	r2, #180	; 0xb4
 8001722:	809a      	strh	r2, [r3, #4]
			break;
 8001724:	e018      	b.n	8001758 <prvIndicationLedLoadingSetup+0x90>
		case LED_BOTTOM:
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_BOTTOM_TIME_ON);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800172c:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_BOTTOM_TIME_OFF);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8001734:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = (INDICATION_LED_SPEED_MIDDLE * (LED_RIGHT_TIME_OFF - LED_BOTTOM_TIME_ON));
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2278      	movs	r2, #120	; 0x78
 800173a:	809a      	strh	r2, [r3, #4]
			break;
 800173c:	e00c      	b.n	8001758 <prvIndicationLedLoadingSetup+0x90>
		case LED_RIGHT:
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_RIGHT_TIME_ON);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8001744:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_RIGHT_TIME_OFF);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f44f 72c3 	mov.w	r2, #390	; 0x186
 800174c:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = (INDICATION_LED_SPEED_MIDDLE * (LED_RIGHT_TIME_OFF - LED_RIGHT_TIME_ON));
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	223c      	movs	r2, #60	; 0x3c
 8001752:	809a      	strh	r2, [r3, #4]
			break;
 8001754:	e000      	b.n	8001758 <prvIndicationLedLoadingSetup+0x90>
		default:
			break;
 8001756:	bf00      	nop
 	}

	led_ptr->status.iterations_counter = 0;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	831a      	strh	r2, [r3, #24]
	led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	881a      	ldrh	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	829a      	strh	r2, [r3, #20]
	led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	885a      	ldrh	r2, [r3, #2]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	82da      	strh	r2, [r3, #22]
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop

0800177c <prvIndicationLedButtonSetup>:

/**
 * @brief          Button led setup
 */
void prvIndicationLedButtonSetup(mculed_t *led_ptr, int led_index)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
	switch (led_index) {
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2b03      	cmp	r3, #3
 800178a:	d839      	bhi.n	8001800 <prvIndicationLedButtonSetup+0x84>
 800178c:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <prvIndicationLedButtonSetup+0x18>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017a5 	.word	0x080017a5
 8001798:	080017c5 	.word	0x080017c5
 800179c:	080017d9 	.word	0x080017d9
 80017a0:	080017ed 	.word	0x080017ed
		case LED_TOP:
			led_ptr->hardware.mode = MCULED_ON_STATE;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2201      	movs	r2, #1
 80017a8:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	80da      	strh	r2, [r3, #6]
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TOP_TIME_ON);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2296      	movs	r2, #150	; 0x96
 80017b4:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TOP_TIME_OFF);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	22d2      	movs	r2, #210	; 0xd2
 80017ba:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	809a      	strh	r2, [r3, #4]
			break;
 80017c2:	e01e      	b.n	8001802 <prvIndicationLedButtonSetup+0x86>
		case LED_LEFT:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	805a      	strh	r2, [r3, #2]
			break;
 80017d6:	e014      	b.n	8001802 <prvIndicationLedButtonSetup+0x86>
		case LED_BOTTOM:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	805a      	strh	r2, [r3, #2]
			break;
 80017ea:	e00a      	b.n	8001802 <prvIndicationLedButtonSetup+0x86>
		case LED_RIGHT:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	805a      	strh	r2, [r3, #2]
			break;
 80017fe:	e000      	b.n	8001802 <prvIndicationLedButtonSetup+0x86>
		default:
			break;
 8001800:	bf00      	nop
 	}

	led_ptr->status.iterations_counter = 0;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	831a      	strh	r2, [r3, #24]
	led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	881a      	ldrh	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	829a      	strh	r2, [r3, #20]
	led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	885a      	ldrh	r2, [r3, #2]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	82da      	strh	r2, [r3, #22]
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <prvIndicationLedButtonHoldSetup>:

/**
 * @brief          Button hold led setup
 */
void prvIndicationLedButtonHoldSetup(mculed_t *led_ptr, int led_index)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
	switch (led_index) {
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	2b03      	cmp	r3, #3
 8001832:	d848      	bhi.n	80018c6 <prvIndicationLedButtonHoldSetup+0xa2>
 8001834:	a201      	add	r2, pc, #4	; (adr r2, 800183c <prvIndicationLedButtonHoldSetup+0x18>)
 8001836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183a:	bf00      	nop
 800183c:	0800184d 	.word	0x0800184d
 8001840:	08001867 	.word	0x08001867
 8001844:	08001887 	.word	0x08001887
 8001848:	080018a7 	.word	0x080018a7
		case LED_TOP:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	809a      	strh	r2, [r3, #4]
			break;
 8001864:	e030      	b.n	80018c8 <prvIndicationLedButtonHoldSetup+0xa4>
		case LED_LEFT:
			led_ptr->hardware.mode = MCULED_ON_STATE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	80da      	strh	r2, [r3, #6]
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_ON);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2296      	movs	r2, #150	; 0x96
 8001876:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_OFF);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	22d2      	movs	r2, #210	; 0xd2
 800187c:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	809a      	strh	r2, [r3, #4]
			break;
 8001884:	e020      	b.n	80018c8 <prvIndicationLedButtonHoldSetup+0xa4>
		case LED_BOTTOM:
			led_ptr->hardware.mode = MCULED_ON_STATE;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2201      	movs	r2, #1
 8001890:	80da      	strh	r2, [r3, #6]
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_ON);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2296      	movs	r2, #150	; 0x96
 8001896:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_OFF);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	22d2      	movs	r2, #210	; 0xd2
 800189c:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	809a      	strh	r2, [r3, #4]
			break;
 80018a4:	e010      	b.n	80018c8 <prvIndicationLedButtonHoldSetup+0xa4>
		case LED_RIGHT:
			led_ptr->hardware.mode = MCULED_ON_STATE;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2201      	movs	r2, #1
 80018aa:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	80da      	strh	r2, [r3, #6]
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_ON);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2296      	movs	r2, #150	; 0x96
 80018b6:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_OFF);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	22d2      	movs	r2, #210	; 0xd2
 80018bc:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	809a      	strh	r2, [r3, #4]
			break;
 80018c4:	e000      	b.n	80018c8 <prvIndicationLedButtonHoldSetup+0xa4>
		default:
			break;
 80018c6:	bf00      	nop
 	}

	led_ptr->status.iterations_counter = 0;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	831a      	strh	r2, [r3, #24]
	led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	881a      	ldrh	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	829a      	strh	r2, [r3, #20]
	led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	885a      	ldrh	r2, [r3, #2]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	82da      	strh	r2, [r3, #22]
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop

080018ec <prvIndicationLedButtonDoubleClickSetup>:




void prvIndicationLedButtonDoubleClickSetup(mculed_t *led_ptr, int led_index)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
	switch (led_index) {
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d842      	bhi.n	8001982 <prvIndicationLedButtonDoubleClickSetup+0x96>
 80018fc:	a201      	add	r2, pc, #4	; (adr r2, 8001904 <prvIndicationLedButtonDoubleClickSetup+0x18>)
 80018fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001902:	bf00      	nop
 8001904:	08001915 	.word	0x08001915
 8001908:	0800192f 	.word	0x0800192f
 800190c:	0800194f 	.word	0x0800194f
 8001910:	08001969 	.word	0x08001969
		case LED_TOP:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	809a      	strh	r2, [r3, #4]
			break;
 800192c:	e02a      	b.n	8001984 <prvIndicationLedButtonDoubleClickSetup+0x98>
		case LED_LEFT:
			led_ptr->hardware.mode = MCULED_ON_STATE;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.iterations_num = INDICATION_LED_BUTTON_NUM;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	80da      	strh	r2, [r3, #6]
			led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_ON);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2296      	movs	r2, #150	; 0x96
 800193e:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_OFF);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	22d2      	movs	r2, #210	; 0xd2
 8001944:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	809a      	strh	r2, [r3, #4]
			break;
 800194c:	e01a      	b.n	8001984 <prvIndicationLedButtonDoubleClickSetup+0x98>
		case LED_BOTTOM:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	809a      	strh	r2, [r3, #4]
			break;
 8001966:	e00d      	b.n	8001984 <prvIndicationLedButtonDoubleClickSetup+0x98>
		case LED_RIGHT:
			led_ptr->hardware.mode = MCULED_OFF_STATE;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	741a      	strb	r2, [r3, #16]
			led_ptr->setup.on_ms = ZERO_MS;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	801a      	strh	r2, [r3, #0]
			led_ptr->setup.off_ms = ZERO_MS;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	805a      	strh	r2, [r3, #2]
			led_ptr->setup.delay_ms = ZERO_MS;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	809a      	strh	r2, [r3, #4]
			break;
 8001980:	e000      	b.n	8001984 <prvIndicationLedButtonDoubleClickSetup+0x98>
		default:
			break;
 8001982:	bf00      	nop
 	}

	led_ptr->status.iterations_counter = 0;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	831a      	strh	r2, [r3, #24]
	led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	881a      	ldrh	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	829a      	strh	r2, [r3, #20]
	led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	885a      	ldrh	r2, [r3, #2]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	82da      	strh	r2, [r3, #22]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop

080019a8 <prvIndicationLedErrorSetup>:

/**
 * @brief          Error led setup
 */
void prvIndicationLedErrorSetup(mculed_t *led_ptr)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
	led_ptr->hardware.mode = MCULED_ON_STATE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	741a      	strb	r2, [r3, #16]
	led_ptr->setup.iterations_num = INDICATION_LED_ERROR_NUM;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2203      	movs	r2, #3
 80019ba:	80da      	strh	r2, [r3, #6]

	led_ptr->setup.on_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_ON);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2296      	movs	r2, #150	; 0x96
 80019c0:	801a      	strh	r2, [r3, #0]
	led_ptr->setup.off_ms = (INDICATION_LED_SPEED_MIDDLE * LED_TIME_OFF);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	22d2      	movs	r2, #210	; 0xd2
 80019c6:	805a      	strh	r2, [r3, #2]
	led_ptr->setup.delay_ms = ZERO_MS;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	809a      	strh	r2, [r3, #4]

	led_ptr->status.iterations_counter = 0;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	831a      	strh	r2, [r3, #24]
	led_ptr->status.on_timeout = led_ptr->setup.on_ms;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	881a      	ldrh	r2, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	829a      	strh	r2, [r3, #20]
	led_ptr->status.off_timeout = led_ptr->setup.off_ms;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	885a      	ldrh	r2, [r3, #2]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	82da      	strh	r2, [r3, #22]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <IndicationLedsUpdate>:

/**
 * @brief          Led update from SysTick_Handler
 */
void IndicationLedsUpdate(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
	for (int led_index = 0; led_index < N_LED; led_index++) {
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	e00c      	b.n	8001a16 <IndicationLedsUpdate+0x26>
		led_update(&mculed[led_index]);
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	4a08      	ldr	r2, [pc, #32]	; (8001a28 <IndicationLedsUpdate+0x38>)
 8001a08:	4413      	add	r3, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f000 f867 	bl	8001ade <led_update>
	for (int led_index = 0; led_index < N_LED; led_index++) {
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3301      	adds	r3, #1
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	d9ef      	bls.n	80019fc <IndicationLedsUpdate+0xc>
	}
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20000648 	.word	0x20000648

08001a2c <mculed_init>:

/**
 * @brief          Initialization of each led
 */
mculedr_t mculed_init(mculed_t *self, mculed_ctrl_t *fns)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
	if (self == NULL || fns == NULL || fns->turn_on == NULL || fns->turn_off == NULL) {
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00a      	beq.n	8001a52 <mculed_init+0x26>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d007      	beq.n	8001a52 <mculed_init+0x26>
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <mculed_init+0x26>
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <mculed_init+0x2a>
		return MCULED_ERROR;
 8001a52:	23ff      	movs	r3, #255	; 0xff
 8001a54:	e01d      	b.n	8001a92 <mculed_init+0x66>
	}

	self->setup.on_ms = 0;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	801a      	strh	r2, [r3, #0]
	self->setup.off_ms = 0;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	805a      	strh	r2, [r3, #2]
	self->setup.iterations_num = 0;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	80da      	strh	r2, [r3, #6]
	self->setup.delay_ms = 0;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	809a      	strh	r2, [r3, #4]

	self->status.iterations_counter = 0;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	831a      	strh	r2, [r3, #24]
	self->status.off_timeout = 0;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	82da      	strh	r2, [r3, #22]
	self->status.on_timeout = 0;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	829a      	strh	r2, [r3, #20]

	self->fns.turn_on = fns->turn_on;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	61da      	str	r2, [r3, #28]
	self->fns.turn_off = fns->turn_off;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	621a      	str	r2, [r3, #32]

	return MCULED_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <led_function>:

/**
 * @brief          Led function for different modes of work
 */
void led_function(mculed_t *self)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
	if (self->hardware.mode == MCULED_OFF_STATE) {
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	7c1b      	ldrb	r3, [r3, #16]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d103      	bne.n	8001ab6 <led_function+0x18>
		self->fns.turn_off(self);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	4798      	blx	r3
	}
	if (self->hardware.mode == MCULED_ON_STATE) {
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7c1b      	ldrb	r3, [r3, #16]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d103      	bne.n	8001ac6 <led_function+0x28>
		self->fns.turn_on(self);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	4798      	blx	r3
	}
	if (self->hardware.mode == MCULED_TOGGLE_STATE) {
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	7c1b      	ldrb	r3, [r3, #16]
 8001aca:	2b03      	cmp	r3, #3
 8001acc:	d103      	bne.n	8001ad6 <led_function+0x38>
		self->fns.toggle(self);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4798      	blx	r3
	}
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <led_update>:

/**
 * @brief          Led update from SysTick_Handler for each led
 */
void led_update(mculed_t *self)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
	if (self->status.on_timeout) {
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	8a9b      	ldrh	r3, [r3, #20]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d02b      	beq.n	8001b46 <led_update+0x68>
		if (!--self->status.on_timeout) {
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	8a9b      	ldrh	r3, [r3, #20]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	829a      	strh	r2, [r3, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	8a9b      	ldrh	r3, [r3, #20]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d121      	bne.n	8001b46 <led_update+0x68>
			self->fns.turn_off(self); // TURN OFF
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
			if (self->setup.iterations_num) {
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	88db      	ldrh	r3, [r3, #6]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d019      	beq.n	8001b46 <led_update+0x68>
				self->status.iterations_counter++;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	8b1b      	ldrh	r3, [r3, #24]
 8001b16:	3301      	adds	r3, #1
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	831a      	strh	r2, [r3, #24]
				if (self->status.iterations_counter >= self->setup.iterations_num) {
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	8b1a      	ldrh	r2, [r3, #24]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	88db      	ldrh	r3, [r3, #6]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d305      	bcc.n	8001b36 <led_update+0x58>
					self->setup.off_ms = 0;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	805a      	strh	r2, [r3, #2]
					self->setup.delay_ms = 0;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	809a      	strh	r2, [r3, #4]
				}
				self->status.off_timeout = (self->setup.off_ms + self->setup.delay_ms);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	885a      	ldrh	r2, [r3, #2]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	889b      	ldrh	r3, [r3, #4]
 8001b3e:	4413      	add	r3, r2
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	82da      	strh	r2, [r3, #22]
			}
		}
	}

	if (self->status.off_timeout) {
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	8adb      	ldrh	r3, [r3, #22]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d015      	beq.n	8001b7a <led_update+0x9c>
		if (!--self->status.off_timeout) {
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	8adb      	ldrh	r3, [r3, #22]
 8001b52:	3b01      	subs	r3, #1
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	82da      	strh	r2, [r3, #22]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	8adb      	ldrh	r3, [r3, #22]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d10b      	bne.n	8001b7a <led_update+0x9c>
			self->status.on_timeout = (self->setup.on_ms + self->setup.delay_ms);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	881a      	ldrh	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	889b      	ldrh	r3, [r3, #4]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	829a      	strh	r2, [r3, #20]
			self->fns.turn_on(self); // TURN ON
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	4798      	blx	r3
		}
	}
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <microphone_init>:
/**
 * \brief           Microphone init
 * \param[in]
 */
void microphone_init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
    i2s2_init();
 8001b88:	f000 fc66 	bl	8002458 <i2s2_init>
    i2s3_init();
 8001b8c:	f000 fc36 	bl	80023fc <i2s3_init>
    microphone_crc_init();
 8001b90:	f000 f92e 	bl	8001df0 <microphone_crc_init>
    PDM2PCM_init();
 8001b94:	f000 faae 	bl	80020f4 <PDM2PCM_init>

    microphone.fifo.w_ptr = 0;
 8001b98:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <microphone_init+0x48>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
    microphone.fifo.r_ptr = 0;
 8001ba0:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <microphone_init+0x48>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
    microphone.timeout_ms = MICROPHONE_TIMEOUT_MS;
 8001ba8:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <microphone_init+0x48>)
 8001baa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bae:	f8c3 2334 	str.w	r2, [r3, #820]	; 0x334
    //microphone.visualize = true;

    HAL_I2S_Transmit_DMA(&hi2s3, &microphone.tx_buff[0], 64);
 8001bb2:	2240      	movs	r2, #64	; 0x40
 8001bb4:	4906      	ldr	r1, [pc, #24]	; (8001bd0 <microphone_init+0x4c>)
 8001bb6:	4807      	ldr	r0, [pc, #28]	; (8001bd4 <microphone_init+0x50>)
 8001bb8:	f007 ffde 	bl	8009b78 <HAL_I2S_Transmit_DMA>
    HAL_I2S_Receive_DMA(&hi2s2, &microphone.record[0], 64);
 8001bbc:	2240      	movs	r2, #64	; 0x40
 8001bbe:	4906      	ldr	r1, [pc, #24]	; (8001bd8 <microphone_init+0x54>)
 8001bc0:	4806      	ldr	r0, [pc, #24]	; (8001bdc <microphone_init+0x58>)
 8001bc2:	f008 f881 	bl	8009cc8 <HAL_I2S_Receive_DMA>
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2000081c 	.word	0x2000081c
 8001bd0:	20000a50 	.word	0x20000a50
 8001bd4:	2000078c 	.word	0x2000078c
 8001bd8:	20000930 	.word	0x20000930
 8001bdc:	200007d4 	.word	0x200007d4

08001be0 <MicrophoneTaskStart>:
/**
 * \brief           RTOS microphone task
 * \param[in]
 */
void MicrophoneTaskStart(void *argument)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b0a2      	sub	sp, #136	; 0x88
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
    uint8_t ddd[128] = {0};
 8001be8:	2300      	movs	r3, #0
 8001bea:	60bb      	str	r3, [r7, #8]
 8001bec:	f107 030c 	add.w	r3, r7, #12
 8001bf0:	227c      	movs	r2, #124	; 0x7c
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f00e f9e9 	bl	800ffcc <memset>
    UNUSED(ddd);

    for (;;)
    {
        microphone_process();
 8001bfa:	f000 f805 	bl	8001c08 <microphone_process>
        osDelay(1);
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f003 faa6 	bl	8005150 <osDelay>
        microphone_process();
 8001c04:	e7f9      	b.n	8001bfa <MicrophoneTaskStart+0x1a>
	...

08001c08 <microphone_process>:
/**
 * \brief           Main microphone process
 * \param[in]
 */
void microphone_process(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
    switch (microphone.state) {
 8001c0e:	4b70      	ldr	r3, [pc, #448]	; (8001dd0 <microphone_process+0x1c8>)
 8001c10:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8001c14:	2b06      	cmp	r3, #6
 8001c16:	f200 80d7 	bhi.w	8001dc8 <microphone_process+0x1c0>
 8001c1a:	a201      	add	r2, pc, #4	; (adr r2, 8001c20 <microphone_process+0x18>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001dc7 	.word	0x08001dc7
 8001c24:	08001c3d 	.word	0x08001c3d
 8001c28:	08001cb5 	.word	0x08001cb5
 8001c2c:	08001d0d 	.word	0x08001d0d
 8001c30:	08001d5b 	.word	0x08001d5b
 8001c34:	08001db9 	.word	0x08001db9
 8001c38:	08001dab 	.word	0x08001dab
        case MICROPHONE_RX_STATE_1:
            PDM_Filter(&microphone.record[0], &microphone.mid_buff[0], &PDM1_filter_handler);
 8001c3c:	4a65      	ldr	r2, [pc, #404]	; (8001dd4 <microphone_process+0x1cc>)
 8001c3e:	4966      	ldr	r1, [pc, #408]	; (8001dd8 <microphone_process+0x1d0>)
 8001c40:	4866      	ldr	r0, [pc, #408]	; (8001ddc <microphone_process+0x1d4>)
 8001c42:	f00e f917 	bl	800fe74 <PDM_Filter>

            for (int i = 0; i < 16; i++) {
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	e01b      	b.n	8001c84 <microphone_process+0x7c>
                microphone_fifo_write(microphone.mid_buff[i]);
 8001c4c:	4a60      	ldr	r2, [pc, #384]	; (8001dd0 <microphone_process+0x1c8>)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	4413      	add	r3, r2
 8001c58:	889b      	ldrh	r3, [r3, #4]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f8e4 	bl	8001e28 <microphone_fifo_write>
                if (microphone.visualize) {
 8001c60:	4b5b      	ldr	r3, [pc, #364]	; (8001dd0 <microphone_process+0x1c8>)
 8001c62:	f893 3540 	ldrb.w	r3, [r3, #1344]	; 0x540
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <microphone_process+0x76>
                    microphone_visualization(microphone.mid_buff[i]);
 8001c6a:	4a59      	ldr	r2, [pc, #356]	; (8001dd0 <microphone_process+0x1c8>)
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4413      	add	r3, r2
 8001c76:	889b      	ldrh	r3, [r3, #4]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f000 f8f5 	bl	8001e68 <microphone_visualization>
            for (int i = 0; i < 16; i++) {
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	3301      	adds	r3, #1
 8001c82:	617b      	str	r3, [r7, #20]
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	2b0f      	cmp	r3, #15
 8001c88:	dde0      	ble.n	8001c4c <microphone_process+0x44>
                }
            }

            if ((microphone.fifo.w_ptr - microphone.fifo.r_ptr) > MICROPHONE_BUFF_SIZE) {
 8001c8a:	4b51      	ldr	r3, [pc, #324]	; (8001dd0 <microphone_process+0x1c8>)
 8001c8c:	f893 353e 	ldrb.w	r3, [r3, #1342]	; 0x53e
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b4f      	ldr	r3, [pc, #316]	; (8001dd0 <microphone_process+0x1c8>)
 8001c94:	f893 353f 	ldrb.w	r3, [r3, #1343]	; 0x53f
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b80      	cmp	r3, #128	; 0x80
 8001c9c:	dd05      	ble.n	8001caa <microphone_process+0xa2>
                IndicationLedBottom();
 8001c9e:	f7ff fb8f 	bl	80013c0 <IndicationLedBottom>
                microphone.read = true;
 8001ca2:	4b4b      	ldr	r3, [pc, #300]	; (8001dd0 <microphone_process+0x1c8>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
            }

            microphone.state = MICROPHONE_READY;
 8001caa:	4b49      	ldr	r3, [pc, #292]	; (8001dd0 <microphone_process+0x1c8>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
            break;
 8001cb2:	e089      	b.n	8001dc8 <microphone_process+0x1c0>
        case MICROPHONE_RX_STATE_2:
            PDM_Filter(&microphone.record[64], &microphone.mid_buff[0], &PDM1_filter_handler);
 8001cb4:	4a47      	ldr	r2, [pc, #284]	; (8001dd4 <microphone_process+0x1cc>)
 8001cb6:	4948      	ldr	r1, [pc, #288]	; (8001dd8 <microphone_process+0x1d0>)
 8001cb8:	4849      	ldr	r0, [pc, #292]	; (8001de0 <microphone_process+0x1d8>)
 8001cba:	f00e f8db 	bl	800fe74 <PDM_Filter>

            for (int i = 0; i < 16; i++) {
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	e01b      	b.n	8001cfc <microphone_process+0xf4>
                microphone_fifo_write(microphone.mid_buff[i]);
 8001cc4:	4a42      	ldr	r2, [pc, #264]	; (8001dd0 <microphone_process+0x1c8>)
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	889b      	ldrh	r3, [r3, #4]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f8a8 	bl	8001e28 <microphone_fifo_write>
                if (microphone.visualize) {
 8001cd8:	4b3d      	ldr	r3, [pc, #244]	; (8001dd0 <microphone_process+0x1c8>)
 8001cda:	f893 3540 	ldrb.w	r3, [r3, #1344]	; 0x540
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d009      	beq.n	8001cf6 <microphone_process+0xee>
                    microphone_visualization(microphone.mid_buff[i]);
 8001ce2:	4a3b      	ldr	r2, [pc, #236]	; (8001dd0 <microphone_process+0x1c8>)
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	889b      	ldrh	r3, [r3, #4]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 f8b9 	bl	8001e68 <microphone_visualization>
            for (int i = 0; i < 16; i++) {
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	2b0f      	cmp	r3, #15
 8001d00:	dde0      	ble.n	8001cc4 <microphone_process+0xbc>
                }
            }

            microphone.state = MICROPHONE_READY;
 8001d02:	4b33      	ldr	r3, [pc, #204]	; (8001dd0 <microphone_process+0x1c8>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
            break;
 8001d0a:	e05d      	b.n	8001dc8 <microphone_process+0x1c0>
        case MICROPHONE_TX_STATE_1:
            if (microphone.read) {
 8001d0c:	4b30      	ldr	r3, [pc, #192]	; (8001dd0 <microphone_process+0x1c8>)
 8001d0e:	f893 3541 	ldrb.w	r3, [r3, #1345]	; 0x541
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d01d      	beq.n	8001d52 <microphone_process+0x14a>
                for (int i = 0; i < MICROPHONE_HALF_BUFF_SIZE; i = i + 4) {
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	e017      	b.n	8001d4c <microphone_process+0x144>
                    uint16_t data = microphone_fifo_read();
 8001d1c:	f000 f9cc 	bl	80020b8 <microphone_fifo_read>
 8001d20:	4603      	mov	r3, r0
 8001d22:	80fb      	strh	r3, [r7, #6]
                    microphone.tx_buff[i] = data;
 8001d24:	4a2a      	ldr	r2, [pc, #168]	; (8001dd0 <microphone_process+0x1c8>)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	88fa      	ldrh	r2, [r7, #6]
 8001d32:	809a      	strh	r2, [r3, #4]
                    microphone.tx_buff[i + 2] = data;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	3302      	adds	r3, #2
 8001d38:	4a25      	ldr	r2, [pc, #148]	; (8001dd0 <microphone_process+0x1c8>)
 8001d3a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	4413      	add	r3, r2
 8001d42:	88fa      	ldrh	r2, [r7, #6]
 8001d44:	809a      	strh	r2, [r3, #4]
                for (int i = 0; i < MICROPHONE_HALF_BUFF_SIZE; i = i + 4) {
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2b3f      	cmp	r3, #63	; 0x3f
 8001d50:	dde4      	ble.n	8001d1c <microphone_process+0x114>
                }
            }
            microphone.state = MICROPHONE_READY;
 8001d52:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <microphone_process+0x1c8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
        case MICROPHONE_TX_STATE_2:
            if (microphone.read) {
 8001d5a:	4b1d      	ldr	r3, [pc, #116]	; (8001dd0 <microphone_process+0x1c8>)
 8001d5c:	f893 3541 	ldrb.w	r3, [r3, #1345]	; 0x541
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d01d      	beq.n	8001da0 <microphone_process+0x198>
                for (int i = MICROPHONE_HALF_BUFF_SIZE; i < MICROPHONE_BUFF_SIZE; i = i + 4) {
 8001d64:	2340      	movs	r3, #64	; 0x40
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	e017      	b.n	8001d9a <microphone_process+0x192>
                    uint16_t data = microphone_fifo_read();
 8001d6a:	f000 f9a5 	bl	80020b8 <microphone_fifo_read>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	80bb      	strh	r3, [r7, #4]
                    microphone.tx_buff[i] = data;
 8001d72:	4a17      	ldr	r2, [pc, #92]	; (8001dd0 <microphone_process+0x1c8>)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	4413      	add	r3, r2
 8001d7e:	88ba      	ldrh	r2, [r7, #4]
 8001d80:	809a      	strh	r2, [r3, #4]
                    microphone.tx_buff[i + 2] = data;
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	3302      	adds	r3, #2
 8001d86:	4a12      	ldr	r2, [pc, #72]	; (8001dd0 <microphone_process+0x1c8>)
 8001d88:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	4413      	add	r3, r2
 8001d90:	88ba      	ldrh	r2, [r7, #4]
 8001d92:	809a      	strh	r2, [r3, #4]
                for (int i = MICROPHONE_HALF_BUFF_SIZE; i < MICROPHONE_BUFF_SIZE; i = i + 4) {
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	3304      	adds	r3, #4
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d9e:	dde4      	ble.n	8001d6a <microphone_process+0x162>
                }
            }
            microphone.state = MICROPHONE_READY;
 8001da0:	4b0b      	ldr	r3, [pc, #44]	; (8001dd0 <microphone_process+0x1c8>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
        case MICROPHONE_READY:
            break;
 8001da8:	e00d      	b.n	8001dc6 <microphone_process+0x1be>
        case MICROPHONE_PROCESS_ERROR:
            log_printf_crlf("Error: microphone process error!");
 8001daa:	480e      	ldr	r0, [pc, #56]	; (8001de4 <microphone_process+0x1dc>)
 8001dac:	f001 fb2e 	bl	800340c <log_printf_logs>
 8001db0:	480d      	ldr	r0, [pc, #52]	; (8001de8 <microphone_process+0x1e0>)
 8001db2:	f001 fb2b 	bl	800340c <log_printf_logs>
            break;
 8001db6:	e007      	b.n	8001dc8 <microphone_process+0x1c0>
        case MICROPHONE_INIT_ERROR:
            log_printf_crlf("Error: initialization of DMA I2S for microphone");
 8001db8:	480c      	ldr	r0, [pc, #48]	; (8001dec <microphone_process+0x1e4>)
 8001dba:	f001 fb27 	bl	800340c <log_printf_logs>
 8001dbe:	480a      	ldr	r0, [pc, #40]	; (8001de8 <microphone_process+0x1e0>)
 8001dc0:	f001 fb24 	bl	800340c <log_printf_logs>
            break;
 8001dc4:	e000      	b.n	8001dc8 <microphone_process+0x1c0>
            break;
 8001dc6:	bf00      	nop
    }
}
 8001dc8:	bf00      	nop
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2000081c 	.word	0x2000081c
 8001dd4:	200006f0 	.word	0x200006f0
 8001dd8:	20000a30 	.word	0x20000a30
 8001ddc:	20000930 	.word	0x20000930
 8001de0:	200009b0 	.word	0x200009b0
 8001de4:	08013238 	.word	0x08013238
 8001de8:	0801325c 	.word	0x0801325c
 8001dec:	08013260 	.word	0x08013260

08001df0 <microphone_crc_init>:
/**
 * \brief           CRC init
 * \param[in]
 */
void microphone_crc_init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
    hcrc.Instance = CRC;
 8001df4:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <microphone_crc_init+0x30>)
 8001df6:	4a0b      	ldr	r2, [pc, #44]	; (8001e24 <microphone_crc_init+0x34>)
 8001df8:	601a      	str	r2, [r3, #0]

    if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8001dfa:	4809      	ldr	r0, [pc, #36]	; (8001e20 <microphone_crc_init+0x30>)
 8001dfc:	f006 ff5d 	bl	8008cba <HAL_CRC_Init>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <microphone_crc_init+0x1a>
        Error_Handler();
 8001e06:	f002 fdd9 	bl	80049bc <Error_Handler>
    }

    __HAL_CRC_DR_RESET(&hcrc);
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <microphone_crc_init+0x30>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <microphone_crc_init+0x30>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f042 0201 	orr.w	r2, r2, #1
 8001e18:	609a      	str	r2, [r3, #8]
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200006e8 	.word	0x200006e8
 8001e24:	40023000 	.word	0x40023000

08001e28 <microphone_fifo_write>:
/**
 * \brief           FIFO buff write
 * \param[in]
 */
void microphone_fifo_write(uint16_t data)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	80fb      	strh	r3, [r7, #6]
    microphone.fifo.buff[microphone.fifo.w_ptr] = data;
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <microphone_fifo_write+0x3c>)
 8001e34:	f893 353e 	ldrb.w	r3, [r3, #1342]	; 0x53e
 8001e38:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <microphone_fifo_write+0x3c>)
 8001e3a:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	4413      	add	r3, r2
 8001e42:	88fa      	ldrh	r2, [r7, #6]
 8001e44:	80da      	strh	r2, [r3, #6]
    microphone.fifo.w_ptr++;
 8001e46:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <microphone_fifo_write+0x3c>)
 8001e48:	f893 353e 	ldrb.w	r3, [r3, #1342]	; 0x53e
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <microphone_fifo_write+0x3c>)
 8001e52:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	2000081c 	.word	0x2000081c

08001e68 <microphone_visualization>:
/**
 * \brief           Audio visualization
 * \param[in]
 */
void microphone_visualization(uint16_t data)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	80fb      	strh	r3, [r7, #6]
//    uint16_t data = data;

    if ((HAL_GetTick() - microphone.timestamp_ms) > microphone.timeout_ms) {
 8001e72:	f006 fe05 	bl	8008a80 <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	4b7e      	ldr	r3, [pc, #504]	; (8002074 <microphone_visualization+0x20c>)
 8001e7a:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8001e7e:	1ad2      	subs	r2, r2, r3
 8001e80:	4b7c      	ldr	r3, [pc, #496]	; (8002074 <microphone_visualization+0x20c>)
 8001e82:	f8d3 3334 	ldr.w	r3, [r3, #820]	; 0x334
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d907      	bls.n	8001e9a <microphone_visualization+0x32>
        microphone.timestamp_ms = HAL_GetTick();
 8001e8a:	f006 fdf9 	bl	8008a80 <HAL_GetTick>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4a78      	ldr	r2, [pc, #480]	; (8002074 <microphone_visualization+0x20c>)
 8001e92:	f8c2 3338 	str.w	r3, [r2, #824]	; 0x338
        console_clear_screen_setup();
 8001e96:	f000 feef 	bl	8002c78 <console_clear_screen_setup>
    }

    if ((data > 800) && (data < 1200)) {
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001ea0:	d90a      	bls.n	8001eb8 <microphone_visualization+0x50>
 8001ea2:	88fb      	ldrh	r3, [r7, #6]
 8001ea4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001ea8:	d206      	bcs.n	8001eb8 <microphone_visualization+0x50>
        console_printf_crlf("|");
 8001eaa:	4873      	ldr	r0, [pc, #460]	; (8002078 <microphone_visualization+0x210>)
 8001eac:	f001 fac6 	bl	800343c <log_printf_console>
 8001eb0:	4872      	ldr	r0, [pc, #456]	; (800207c <microphone_visualization+0x214>)
 8001eb2:	f001 fac3 	bl	800343c <log_printf_console>
 8001eb6:	e0d9      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 1200) && (data < 1300)) {
 8001eb8:	88fb      	ldrh	r3, [r7, #6]
 8001eba:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001ebe:	d90b      	bls.n	8001ed8 <microphone_visualization+0x70>
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
 8001ec2:	f240 5213 	movw	r2, #1299	; 0x513
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d806      	bhi.n	8001ed8 <microphone_visualization+0x70>
        console_printf_crlf("||");
 8001eca:	486d      	ldr	r0, [pc, #436]	; (8002080 <microphone_visualization+0x218>)
 8001ecc:	f001 fab6 	bl	800343c <log_printf_console>
 8001ed0:	486a      	ldr	r0, [pc, #424]	; (800207c <microphone_visualization+0x214>)
 8001ed2:	f001 fab3 	bl	800343c <log_printf_console>
 8001ed6:	e0c9      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 1300) && (data < 1500)) {
 8001ed8:	88fb      	ldrh	r3, [r7, #6]
 8001eda:	f240 5214 	movw	r2, #1300	; 0x514
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d90b      	bls.n	8001efa <microphone_visualization+0x92>
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	f240 52db 	movw	r2, #1499	; 0x5db
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d806      	bhi.n	8001efa <microphone_visualization+0x92>
        console_printf_crlf("|||");
 8001eec:	4865      	ldr	r0, [pc, #404]	; (8002084 <microphone_visualization+0x21c>)
 8001eee:	f001 faa5 	bl	800343c <log_printf_console>
 8001ef2:	4862      	ldr	r0, [pc, #392]	; (800207c <microphone_visualization+0x214>)
 8001ef4:	f001 faa2 	bl	800343c <log_printf_console>
 8001ef8:	e0b8      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 1500) && (data < 1800)) {
 8001efa:	88fb      	ldrh	r3, [r7, #6]
 8001efc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d90a      	bls.n	8001f1a <microphone_visualization+0xb2>
 8001f04:	88fb      	ldrh	r3, [r7, #6]
 8001f06:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001f0a:	d206      	bcs.n	8001f1a <microphone_visualization+0xb2>
        console_printf_crlf("||||");
 8001f0c:	485e      	ldr	r0, [pc, #376]	; (8002088 <microphone_visualization+0x220>)
 8001f0e:	f001 fa95 	bl	800343c <log_printf_console>
 8001f12:	485a      	ldr	r0, [pc, #360]	; (800207c <microphone_visualization+0x214>)
 8001f14:	f001 fa92 	bl	800343c <log_printf_console>
 8001f18:	e0a8      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 1800) && (data < 2000)) {
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001f20:	d90a      	bls.n	8001f38 <microphone_visualization+0xd0>
 8001f22:	88fb      	ldrh	r3, [r7, #6]
 8001f24:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001f28:	d206      	bcs.n	8001f38 <microphone_visualization+0xd0>
        console_printf_crlf("|||||");
 8001f2a:	4858      	ldr	r0, [pc, #352]	; (800208c <microphone_visualization+0x224>)
 8001f2c:	f001 fa86 	bl	800343c <log_printf_console>
 8001f30:	4852      	ldr	r0, [pc, #328]	; (800207c <microphone_visualization+0x214>)
 8001f32:	f001 fa83 	bl	800343c <log_printf_console>
 8001f36:	e099      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 2000) && (data < 3000)) {
 8001f38:	88fb      	ldrh	r3, [r7, #6]
 8001f3a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001f3e:	d90b      	bls.n	8001f58 <microphone_visualization+0xf0>
 8001f40:	88fb      	ldrh	r3, [r7, #6]
 8001f42:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d806      	bhi.n	8001f58 <microphone_visualization+0xf0>
        console_printf_crlf("||||||");
 8001f4a:	4851      	ldr	r0, [pc, #324]	; (8002090 <microphone_visualization+0x228>)
 8001f4c:	f001 fa76 	bl	800343c <log_printf_console>
 8001f50:	484a      	ldr	r0, [pc, #296]	; (800207c <microphone_visualization+0x214>)
 8001f52:	f001 fa73 	bl	800343c <log_printf_console>
 8001f56:	e089      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 3000) && (data < 4000)) {
 8001f58:	88fb      	ldrh	r3, [r7, #6]
 8001f5a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d90a      	bls.n	8001f78 <microphone_visualization+0x110>
 8001f62:	88fb      	ldrh	r3, [r7, #6]
 8001f64:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001f68:	d206      	bcs.n	8001f78 <microphone_visualization+0x110>
        console_printf_crlf("|||||||");
 8001f6a:	484a      	ldr	r0, [pc, #296]	; (8002094 <microphone_visualization+0x22c>)
 8001f6c:	f001 fa66 	bl	800343c <log_printf_console>
 8001f70:	4842      	ldr	r0, [pc, #264]	; (800207c <microphone_visualization+0x214>)
 8001f72:	f001 fa63 	bl	800343c <log_printf_console>
 8001f76:	e079      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 4000) && (data < 5000)) {
 8001f78:	88fb      	ldrh	r3, [r7, #6]
 8001f7a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001f7e:	d90b      	bls.n	8001f98 <microphone_visualization+0x130>
 8001f80:	88fb      	ldrh	r3, [r7, #6]
 8001f82:	f241 3287 	movw	r2, #4999	; 0x1387
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d806      	bhi.n	8001f98 <microphone_visualization+0x130>
        console_printf_crlf("||||||||");
 8001f8a:	4843      	ldr	r0, [pc, #268]	; (8002098 <microphone_visualization+0x230>)
 8001f8c:	f001 fa56 	bl	800343c <log_printf_console>
 8001f90:	483a      	ldr	r0, [pc, #232]	; (800207c <microphone_visualization+0x214>)
 8001f92:	f001 fa53 	bl	800343c <log_printf_console>
 8001f96:	e069      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 5000) && (data < 10000)) {
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d90b      	bls.n	8001fba <microphone_visualization+0x152>
 8001fa2:	88fb      	ldrh	r3, [r7, #6]
 8001fa4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d806      	bhi.n	8001fba <microphone_visualization+0x152>
        console_printf_crlf("|||||||||");
 8001fac:	483b      	ldr	r0, [pc, #236]	; (800209c <microphone_visualization+0x234>)
 8001fae:	f001 fa45 	bl	800343c <log_printf_console>
 8001fb2:	4832      	ldr	r0, [pc, #200]	; (800207c <microphone_visualization+0x214>)
 8001fb4:	f001 fa42 	bl	800343c <log_printf_console>
 8001fb8:	e058      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 10000) && (data < 15000)) {
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	f242 7210 	movw	r2, #10000	; 0x2710
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d90b      	bls.n	8001fdc <microphone_visualization+0x174>
 8001fc4:	88fb      	ldrh	r3, [r7, #6]
 8001fc6:	f643 2297 	movw	r2, #14999	; 0x3a97
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d806      	bhi.n	8001fdc <microphone_visualization+0x174>
        console_printf_crlf("||||||||||");
 8001fce:	4834      	ldr	r0, [pc, #208]	; (80020a0 <microphone_visualization+0x238>)
 8001fd0:	f001 fa34 	bl	800343c <log_printf_console>
 8001fd4:	4829      	ldr	r0, [pc, #164]	; (800207c <microphone_visualization+0x214>)
 8001fd6:	f001 fa31 	bl	800343c <log_printf_console>
 8001fda:	e047      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 15000) && (data < 20000)) {
 8001fdc:	88fb      	ldrh	r3, [r7, #6]
 8001fde:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d90b      	bls.n	8001ffe <microphone_visualization+0x196>
 8001fe6:	88fb      	ldrh	r3, [r7, #6]
 8001fe8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d806      	bhi.n	8001ffe <microphone_visualization+0x196>
        console_printf_crlf("|||||||||||");
 8001ff0:	482c      	ldr	r0, [pc, #176]	; (80020a4 <microphone_visualization+0x23c>)
 8001ff2:	f001 fa23 	bl	800343c <log_printf_console>
 8001ff6:	4821      	ldr	r0, [pc, #132]	; (800207c <microphone_visualization+0x214>)
 8001ff8:	f001 fa20 	bl	800343c <log_printf_console>
 8001ffc:	e036      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 20000) && (data < 25000)) {
 8001ffe:	88fb      	ldrh	r3, [r7, #6]
 8002000:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002004:	4293      	cmp	r3, r2
 8002006:	d90b      	bls.n	8002020 <microphone_visualization+0x1b8>
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	f246 12a7 	movw	r2, #24999	; 0x61a7
 800200e:	4293      	cmp	r3, r2
 8002010:	d806      	bhi.n	8002020 <microphone_visualization+0x1b8>
        console_printf_crlf("||||||||||||");
 8002012:	4825      	ldr	r0, [pc, #148]	; (80020a8 <microphone_visualization+0x240>)
 8002014:	f001 fa12 	bl	800343c <log_printf_console>
 8002018:	4818      	ldr	r0, [pc, #96]	; (800207c <microphone_visualization+0x214>)
 800201a:	f001 fa0f 	bl	800343c <log_printf_console>
 800201e:	e025      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 25000) && (data < 30000)) {
 8002020:	88fb      	ldrh	r3, [r7, #6]
 8002022:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8002026:	4293      	cmp	r3, r2
 8002028:	d90b      	bls.n	8002042 <microphone_visualization+0x1da>
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	f247 522f 	movw	r2, #29999	; 0x752f
 8002030:	4293      	cmp	r3, r2
 8002032:	d806      	bhi.n	8002042 <microphone_visualization+0x1da>
        console_printf_crlf("|||||||||||||");
 8002034:	481d      	ldr	r0, [pc, #116]	; (80020ac <microphone_visualization+0x244>)
 8002036:	f001 fa01 	bl	800343c <log_printf_console>
 800203a:	4810      	ldr	r0, [pc, #64]	; (800207c <microphone_visualization+0x214>)
 800203c:	f001 f9fe 	bl	800343c <log_printf_console>
 8002040:	e014      	b.n	800206c <microphone_visualization+0x204>
    }
    else if ((data > 30000) && (data < 35000)) {
 8002042:	88fb      	ldrh	r3, [r7, #6]
 8002044:	f247 5230 	movw	r2, #30000	; 0x7530
 8002048:	4293      	cmp	r3, r2
 800204a:	d90b      	bls.n	8002064 <microphone_visualization+0x1fc>
 800204c:	88fb      	ldrh	r3, [r7, #6]
 800204e:	f648 02b7 	movw	r2, #34999	; 0x88b7
 8002052:	4293      	cmp	r3, r2
 8002054:	d806      	bhi.n	8002064 <microphone_visualization+0x1fc>
        console_printf_crlf("||||||||||||||");
 8002056:	4816      	ldr	r0, [pc, #88]	; (80020b0 <microphone_visualization+0x248>)
 8002058:	f001 f9f0 	bl	800343c <log_printf_console>
 800205c:	4807      	ldr	r0, [pc, #28]	; (800207c <microphone_visualization+0x214>)
 800205e:	f001 f9ed 	bl	800343c <log_printf_console>
 8002062:	e003      	b.n	800206c <microphone_visualization+0x204>
    }
    else {
        console_printf_cont("");
 8002064:	4813      	ldr	r0, [pc, #76]	; (80020b4 <microphone_visualization+0x24c>)
 8002066:	f001 f9e9 	bl	800343c <log_printf_console>
    }
}
 800206a:	bf00      	nop
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	2000081c 	.word	0x2000081c
 8002078:	08013290 	.word	0x08013290
 800207c:	0801325c 	.word	0x0801325c
 8002080:	08013294 	.word	0x08013294
 8002084:	08013298 	.word	0x08013298
 8002088:	0801329c 	.word	0x0801329c
 800208c:	080132a4 	.word	0x080132a4
 8002090:	080132ac 	.word	0x080132ac
 8002094:	080132b4 	.word	0x080132b4
 8002098:	080132bc 	.word	0x080132bc
 800209c:	080132c8 	.word	0x080132c8
 80020a0:	080132d4 	.word	0x080132d4
 80020a4:	080132e0 	.word	0x080132e0
 80020a8:	080132ec 	.word	0x080132ec
 80020ac:	080132fc 	.word	0x080132fc
 80020b0:	0801330c 	.word	0x0801330c
 80020b4:	0801331c 	.word	0x0801331c

080020b8 <microphone_fifo_read>:
/**
 * \brief           FIFO buff read
 * \param[in]
 */
uint16_t microphone_fifo_read(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
    uint16_t val = microphone.fifo.buff[microphone.fifo.r_ptr];
 80020be:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <microphone_fifo_read+0x38>)
 80020c0:	f893 353f 	ldrb.w	r3, [r3, #1343]	; 0x53f
 80020c4:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <microphone_fifo_read+0x38>)
 80020c6:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	4413      	add	r3, r2
 80020ce:	88db      	ldrh	r3, [r3, #6]
 80020d0:	80fb      	strh	r3, [r7, #6]
    microphone.fifo.r_ptr++;
 80020d2:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <microphone_fifo_read+0x38>)
 80020d4:	f893 353f 	ldrb.w	r3, [r3, #1343]	; 0x53f
 80020d8:	3301      	adds	r3, #1
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <microphone_fifo_read+0x38>)
 80020de:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f

    return val;
 80020e2:	88fb      	ldrh	r3, [r7, #6]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	2000081c 	.word	0x2000081c

080020f4 <PDM2PCM_init>:
/* Global variables ---------------------------------------------------------*/
PDM_Filter_Handler_t PDM1_filter_handler;
PDM_Filter_Config_t PDM1_filter_config;

void PDM2PCM_init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0

  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 80020f8:	4b10      	ldr	r3, [pc, #64]	; (800213c <PDM2PCM_init+0x48>)
 80020fa:	2201      	movs	r2, #1
 80020fc:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 80020fe:	4b0f      	ldr	r3, [pc, #60]	; (800213c <PDM2PCM_init+0x48>)
 8002100:	2201      	movs	r2, #1
 8002102:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8002104:	4b0d      	ldr	r3, [pc, #52]	; (800213c <PDM2PCM_init+0x48>)
 8002106:	4a0e      	ldr	r2, [pc, #56]	; (8002140 <PDM2PCM_init+0x4c>)
 8002108:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800210a:	4b0c      	ldr	r3, [pc, #48]	; (800213c <PDM2PCM_init+0x48>)
 800210c:	2201      	movs	r2, #1
 800210e:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1; 
 8002110:	4b0a      	ldr	r3, [pc, #40]	; (800213c <PDM2PCM_init+0x48>)
 8002112:	2201      	movs	r2, #1
 8002114:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8002116:	4809      	ldr	r0, [pc, #36]	; (800213c <PDM2PCM_init+0x48>)
 8002118:	f00d fd30 	bl	800fb7c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <PDM2PCM_init+0x50>)
 800211e:	2202      	movs	r2, #2
 8002120:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <PDM2PCM_init+0x50>)
 8002124:	2210      	movs	r2, #16
 8002126:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <PDM2PCM_init+0x50>)
 800212a:	2200      	movs	r2, #0
 800212c:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800212e:	4905      	ldr	r1, [pc, #20]	; (8002144 <PDM2PCM_init+0x50>)
 8002130:	4802      	ldr	r0, [pc, #8]	; (800213c <PDM2PCM_init+0x48>)
 8002132:	f00d fdad 	bl	800fc90 <PDM_Filter_setConfig>
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	200006f0 	.word	0x200006f0
 8002140:	7d70a3d6 	.word	0x7d70a3d6
 8002144:	2000073c 	.word	0x2000073c

08002148 <ring_buf_uart_init>:
// EVT - EVENT

#include "ring_buf.h"

void ring_buf_uart_init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
    lwrb_init(&data_uart.lwrb_rx, data_uart.buff_rx, sizeof(data_uart.buff_rx));
 800214c:	2208      	movs	r2, #8
 800214e:	4915      	ldr	r1, [pc, #84]	; (80021a4 <ring_buf_uart_init+0x5c>)
 8002150:	4815      	ldr	r0, [pc, #84]	; (80021a8 <ring_buf_uart_init+0x60>)
 8002152:	f00b fd96 	bl	800dc82 <lwrb_init>
    lwrb_init(&data_uart.lwrb_tx, data_uart.buff_tx, sizeof(data_uart.buff_tx));
 8002156:	2208      	movs	r2, #8
 8002158:	4914      	ldr	r1, [pc, #80]	; (80021ac <ring_buf_uart_init+0x64>)
 800215a:	4815      	ldr	r0, [pc, #84]	; (80021b0 <ring_buf_uart_init+0x68>)
 800215c:	f00b fd91 	bl	800dc82 <lwrb_init>

    if (!lwrb_is_ready(&data_uart.lwrb_rx)) {
 8002160:	4811      	ldr	r0, [pc, #68]	; (80021a8 <ring_buf_uart_init+0x60>)
 8002162:	f00b fdbf 	bl	800dce4 <lwrb_is_ready>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d105      	bne.n	8002178 <ring_buf_uart_init+0x30>
        log_printf_crlf("Error ring buf uart_rx init");
 800216c:	4811      	ldr	r0, [pc, #68]	; (80021b4 <ring_buf_uart_init+0x6c>)
 800216e:	f001 f94d 	bl	800340c <log_printf_logs>
 8002172:	4811      	ldr	r0, [pc, #68]	; (80021b8 <ring_buf_uart_init+0x70>)
 8002174:	f001 f94a 	bl	800340c <log_printf_logs>
    }

    if (!lwrb_is_ready(&data_uart.lwrb_tx)) {
 8002178:	480d      	ldr	r0, [pc, #52]	; (80021b0 <ring_buf_uart_init+0x68>)
 800217a:	f00b fdb3 	bl	800dce4 <lwrb_is_ready>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d105      	bne.n	8002190 <ring_buf_uart_init+0x48>
        log_printf_crlf("Error ring buf uart_tx init");
 8002184:	480d      	ldr	r0, [pc, #52]	; (80021bc <ring_buf_uart_init+0x74>)
 8002186:	f001 f941 	bl	800340c <log_printf_logs>
 800218a:	480b      	ldr	r0, [pc, #44]	; (80021b8 <ring_buf_uart_init+0x70>)
 800218c:	f001 f93e 	bl	800340c <log_printf_logs>
    }

    lwrb_set_evt_fn(&data_uart.lwrb_rx, ring_buf_evt_callback);
 8002190:	490b      	ldr	r1, [pc, #44]	; (80021c0 <ring_buf_uart_init+0x78>)
 8002192:	4805      	ldr	r0, [pc, #20]	; (80021a8 <ring_buf_uart_init+0x60>)
 8002194:	f00b fdd7 	bl	800dd46 <lwrb_set_evt_fn>
    lwrb_set_evt_fn(&data_uart.lwrb_tx, ring_buf_evt_callback);
 8002198:	4909      	ldr	r1, [pc, #36]	; (80021c0 <ring_buf_uart_init+0x78>)
 800219a:	4805      	ldr	r0, [pc, #20]	; (80021b0 <ring_buf_uart_init+0x68>)
 800219c:	f00b fdd3 	bl	800dd46 <lwrb_set_evt_fn>
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000e50 	.word	0x20000e50
 80021a8:	20000e28 	.word	0x20000e28
 80021ac:	20000e58 	.word	0x20000e58
 80021b0:	20000e3c 	.word	0x20000e3c
 80021b4:	08013320 	.word	0x08013320
 80021b8:	0801333c 	.word	0x0801333c
 80021bc:	08013340 	.word	0x08013340
 80021c0:	0800220d 	.word	0x0800220d

080021c4 <ring_buf_i2s2_init>:

void ring_buf_i2s2_init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
    lwrb_init(&microphone.lwrb, microphone.buff, sizeof(microphone.buff));
 80021c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021cc:	490a      	ldr	r1, [pc, #40]	; (80021f8 <ring_buf_i2s2_init+0x34>)
 80021ce:	480b      	ldr	r0, [pc, #44]	; (80021fc <ring_buf_i2s2_init+0x38>)
 80021d0:	f00b fd57 	bl	800dc82 <lwrb_init>

    if (!lwrb_is_ready(&microphone.lwrb)) {
 80021d4:	4809      	ldr	r0, [pc, #36]	; (80021fc <ring_buf_i2s2_init+0x38>)
 80021d6:	f00b fd85 	bl	800dce4 <lwrb_is_ready>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d105      	bne.n	80021ec <ring_buf_i2s2_init+0x28>
        log_printf_crlf("Error ring buf i2s2 init");
 80021e0:	4807      	ldr	r0, [pc, #28]	; (8002200 <ring_buf_i2s2_init+0x3c>)
 80021e2:	f001 f913 	bl	800340c <log_printf_logs>
 80021e6:	4807      	ldr	r0, [pc, #28]	; (8002204 <ring_buf_i2s2_init+0x40>)
 80021e8:	f001 f910 	bl	800340c <log_printf_logs>
    }

    lwrb_set_evt_fn(&microphone.lwrb, ring_buf_evt_callback);
 80021ec:	4906      	ldr	r1, [pc, #24]	; (8002208 <ring_buf_i2s2_init+0x44>)
 80021ee:	4803      	ldr	r0, [pc, #12]	; (80021fc <ring_buf_i2s2_init+0x38>)
 80021f0:	f00b fda9 	bl	800dd46 <lwrb_set_evt_fn>
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000830 	.word	0x20000830
 80021fc:	2000081c 	.word	0x2000081c
 8002200:	0801335c 	.word	0x0801335c
 8002204:	0801333c 	.word	0x0801333c
 8002208:	0800220d 	.word	0x0800220d

0800220c <ring_buf_evt_callback>:
//{
//    lwrb_peek(&self->lwrb_rx, skip_count, data, byte_to_peek);
//}

void ring_buf_evt_callback(struct uart *self, lwrb_evt_type_t evt, size_t bp)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	460b      	mov	r3, r1
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	72fb      	strb	r3, [r7, #11]
    switch(evt) {
 800221a:	7afb      	ldrb	r3, [r7, #11]
 800221c:	2b02      	cmp	r3, #2
 800221e:	d005      	beq.n	800222c <ring_buf_evt_callback+0x20>
 8002220:	2b02      	cmp	r3, #2
 8002222:	dc06      	bgt.n	8002232 <ring_buf_evt_callback+0x26>
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <ring_buf_evt_callback+0x24>
 8002228:	2b01      	cmp	r3, #1
        case LWRB_EVT_READ:
           // log_printf_crlf("Read %d bytes from ring buff event!", (int)bp);
            break;
        case LWRB_EVT_WRITE:
           // log_printf_crlf("Write %d bytes from ring buff event!", (int)bp);
            break;
 800222a:	e002      	b.n	8002232 <ring_buf_evt_callback+0x26>
        case LWRB_EVT_RESET:
            //log_printf_crlf("Reset %d bytes from ring buff event!", (int)bp);
            break;
 800222c:	bf00      	nop
 800222e:	e000      	b.n	8002232 <ring_buf_evt_callback+0x26>
            break;
 8002230:	bf00      	nop
    }
}
 8002232:	bf00      	nop
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <timeout_start>:
#include "led.h"

TIM_HandleTypeDef htim1;

void timeout_start(struct timeout *timeout, uint32_t timeout_ms)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
 8002246:	6039      	str	r1, [r7, #0]
	if (timeout == NULL) {
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <timeout_start+0x14>
		Error_Handler();
 800224e:	f002 fbb5 	bl	80049bc <Error_Handler>
	}

	timeout->timestamp_ms = HAL_GetTick();
 8002252:	f006 fc15 	bl	8008a80 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	609a      	str	r2, [r3, #8]
	timeout->timeout_ms = timeout_ms;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	605a      	str	r2, [r3, #4]
	timeout->start_flag = true;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
}
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <timeout_stop>:

void timeout_stop(struct timeout *timeout)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	if (timeout == NULL) {
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <timeout_stop+0x12>
		Error_Handler();
 800227e:	f002 fb9d 	bl	80049bc <Error_Handler>
	}

	timeout->start_flag = false;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <timeout_started>:

bool timeout_started(struct timeout *timeout)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	if (timeout == NULL) {
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <timeout_started+0x12>
		Error_Handler();
 800229e:	f002 fb8d 	bl	80049bc <Error_Handler>
	}

	return timeout->start_flag;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	b2db      	uxtb	r3, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <timeout_check>:

	return false;
}

bool timeout_check(struct timeout *timeout, uint32_t msTime)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
	if ((HAL_GetTick() - timeout->timestamp_ms) > msTime) {
 80022ba:	f006 fbe1 	bl	8008a80 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d201      	bcs.n	80022d0 <timeout_check+0x20>
		return true;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e000      	b.n	80022d2 <timeout_check+0x22>
	}

	return false;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <MX_TIM1_Init>:

void MX_TIM1_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022e2:	f107 0308 	add.w	r3, r7, #8
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	605a      	str	r2, [r3, #4]
 80022ec:	609a      	str	r2, [r3, #8]
 80022ee:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022f0:	463b      	mov	r3, r7
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]

    htim1.Instance = TIM1;
 80022f8:	4b1e      	ldr	r3, [pc, #120]	; (8002374 <MX_TIM1_Init+0x98>)
 80022fa:	4a1f      	ldr	r2, [pc, #124]	; (8002378 <MX_TIM1_Init+0x9c>)
 80022fc:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 32000;
 80022fe:	4b1d      	ldr	r3, [pc, #116]	; (8002374 <MX_TIM1_Init+0x98>)
 8002300:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002304:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002306:	4b1b      	ldr	r3, [pc, #108]	; (8002374 <MX_TIM1_Init+0x98>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 50;
 800230c:	4b19      	ldr	r3, [pc, #100]	; (8002374 <MX_TIM1_Init+0x98>)
 800230e:	2232      	movs	r2, #50	; 0x32
 8002310:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002312:	4b18      	ldr	r3, [pc, #96]	; (8002374 <MX_TIM1_Init+0x98>)
 8002314:	2200      	movs	r2, #0
 8002316:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 8002318:	4b16      	ldr	r3, [pc, #88]	; (8002374 <MX_TIM1_Init+0x98>)
 800231a:	2200      	movs	r2, #0
 800231c:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800231e:	4b15      	ldr	r3, [pc, #84]	; (8002374 <MX_TIM1_Init+0x98>)
 8002320:	2200      	movs	r2, #0
 8002322:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002324:	4813      	ldr	r0, [pc, #76]	; (8002374 <MX_TIM1_Init+0x98>)
 8002326:	f008 ff33 	bl	800b190 <HAL_TIM_Base_Init>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_TIM1_Init+0x58>
    {
    Error_Handler();
 8002330:	f002 fb44 	bl	80049bc <Error_Handler>
    }

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002334:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002338:	60bb      	str	r3, [r7, #8]

    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800233a:	f107 0308 	add.w	r3, r7, #8
 800233e:	4619      	mov	r1, r3
 8002340:	480c      	ldr	r0, [pc, #48]	; (8002374 <MX_TIM1_Init+0x98>)
 8002342:	f008 ff74 	bl	800b22e <HAL_TIM_ConfigClockSource>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_TIM1_Init+0x74>

    {
        Error_Handler();
 800234c:	f002 fb36 	bl	80049bc <Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002350:	2300      	movs	r3, #0
 8002352:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	607b      	str	r3, [r7, #4]

    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002358:	463b      	mov	r3, r7
 800235a:	4619      	mov	r1, r3
 800235c:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_TIM1_Init+0x98>)
 800235e:	f009 f967 	bl	800b630 <HAL_TIMEx_MasterConfigSynchronization>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_TIM1_Init+0x90>
    {
        Error_Handler();
 8002368:	f002 fb28 	bl	80049bc <Error_Handler>
    }
}
 800236c:	bf00      	nop
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000744 	.word	0x20000744
 8002378:	40010000 	.word	0x40010000

0800237c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  if(tim_baseHandle->Instance==TIM1)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a1a      	ldr	r2, [pc, #104]	; (80023f4 <HAL_TIM_Base_MspInit+0x78>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d12d      	bne.n	80023ea <HAL_TIM_Base_MspInit+0x6e>
  {
    __HAL_RCC_TIM1_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	4b19      	ldr	r3, [pc, #100]	; (80023f8 <HAL_TIM_Base_MspInit+0x7c>)
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	4a18      	ldr	r2, [pc, #96]	; (80023f8 <HAL_TIM_Base_MspInit+0x7c>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6453      	str	r3, [r2, #68]	; 0x44
 800239e:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <HAL_TIM_Base_MspInit+0x7c>)
 80023a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]

    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2105      	movs	r1, #5
 80023ae:	2018      	movs	r0, #24
 80023b0:	f006 fc4d 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80023b4:	2018      	movs	r0, #24
 80023b6:	f006 fc66 	bl	8008c86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2105      	movs	r1, #5
 80023be:	2019      	movs	r0, #25
 80023c0:	f006 fc45 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80023c4:	2019      	movs	r0, #25
 80023c6:	f006 fc5e 	bl	8008c86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 80023ca:	2200      	movs	r2, #0
 80023cc:	2105      	movs	r1, #5
 80023ce:	201a      	movs	r0, #26
 80023d0:	f006 fc3d 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80023d4:	201a      	movs	r0, #26
 80023d6:	f006 fc56 	bl	8008c86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2105      	movs	r1, #5
 80023de:	201b      	movs	r0, #27
 80023e0:	f006 fc35 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80023e4:	201b      	movs	r0, #27
 80023e6:	f006 fc4e 	bl	8008c86 <HAL_NVIC_EnableIRQ>
  }
}
 80023ea:	bf00      	nop
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40010000 	.word	0x40010000
 80023f8:	40023800 	.word	0x40023800

080023fc <i2s3_init>:
#include "i2s_dac.h"

I2S_HandleTypeDef hi2s3;

void i2s3_init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
    hi2s3.Instance = SPI3;
 8002400:	4b13      	ldr	r3, [pc, #76]	; (8002450 <i2s3_init+0x54>)
 8002402:	4a14      	ldr	r2, [pc, #80]	; (8002454 <i2s3_init+0x58>)
 8002404:	601a      	str	r2, [r3, #0]
    hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8002406:	4b12      	ldr	r3, [pc, #72]	; (8002450 <i2s3_init+0x54>)
 8002408:	f44f 7200 	mov.w	r2, #512	; 0x200
 800240c:	605a      	str	r2, [r3, #4]
    hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <i2s3_init+0x54>)
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
    hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 8002414:	4b0e      	ldr	r3, [pc, #56]	; (8002450 <i2s3_init+0x54>)
 8002416:	2203      	movs	r2, #3
 8002418:	60da      	str	r2, [r3, #12]
    hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <i2s3_init+0x54>)
 800241c:	2200      	movs	r2, #0
 800241e:	611a      	str	r2, [r3, #16]
    hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <i2s3_init+0x54>)
 8002422:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002426:	615a      	str	r2, [r3, #20]
    hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8002428:	4b09      	ldr	r3, [pc, #36]	; (8002450 <i2s3_init+0x54>)
 800242a:	2200      	movs	r2, #0
 800242c:	619a      	str	r2, [r3, #24]
    hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800242e:	4b08      	ldr	r3, [pc, #32]	; (8002450 <i2s3_init+0x54>)
 8002430:	2200      	movs	r2, #0
 8002432:	61da      	str	r2, [r3, #28]
    hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002434:	4b06      	ldr	r3, [pc, #24]	; (8002450 <i2s3_init+0x54>)
 8002436:	2200      	movs	r2, #0
 8002438:	621a      	str	r2, [r3, #32]

    if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800243a:	4805      	ldr	r0, [pc, #20]	; (8002450 <i2s3_init+0x54>)
 800243c:	f007 fa5c 	bl	80098f8 <HAL_I2S_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <i2s3_init+0x4e>
    {
      Error_Handler();
 8002446:	f002 fab9 	bl	80049bc <Error_Handler>
    }
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	2000078c 	.word	0x2000078c
 8002454:	40003c00 	.word	0x40003c00

08002458 <i2s2_init>:
I2S_HandleTypeDef hi2s2;

struct microphone microphone;

void i2s2_init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
    hi2s2.Instance = SPI2;
 800245c:	4b13      	ldr	r3, [pc, #76]	; (80024ac <i2s2_init+0x54>)
 800245e:	4a14      	ldr	r2, [pc, #80]	; (80024b0 <i2s2_init+0x58>)
 8002460:	601a      	str	r2, [r3, #0]
    hi2s2.Init.Mode = I2S_MODE_SLAVE_RX;
 8002462:	4b12      	ldr	r3, [pc, #72]	; (80024ac <i2s2_init+0x54>)
 8002464:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002468:	605a      	str	r2, [r3, #4]
    hi2s2.Init.Standard = I2S_STANDARD_MSB;
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <i2s2_init+0x54>)
 800246c:	2210      	movs	r2, #16
 800246e:	609a      	str	r2, [r3, #8]
    hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8002470:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <i2s2_init+0x54>)
 8002472:	2203      	movs	r2, #3
 8002474:	60da      	str	r2, [r3, #12]
    hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8002476:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <i2s2_init+0x54>)
 8002478:	2200      	movs	r2, #0
 800247a:	611a      	str	r2, [r3, #16]
    hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <i2s2_init+0x54>)
 800247e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002482:	615a      	str	r2, [r3, #20]
    hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8002484:	4b09      	ldr	r3, [pc, #36]	; (80024ac <i2s2_init+0x54>)
 8002486:	2200      	movs	r2, #0
 8002488:	619a      	str	r2, [r3, #24]
    hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800248a:	4b08      	ldr	r3, [pc, #32]	; (80024ac <i2s2_init+0x54>)
 800248c:	2200      	movs	r2, #0
 800248e:	61da      	str	r2, [r3, #28]
    hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002490:	4b06      	ldr	r3, [pc, #24]	; (80024ac <i2s2_init+0x54>)
 8002492:	2200      	movs	r2, #0
 8002494:	621a      	str	r2, [r3, #32]

    if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8002496:	4805      	ldr	r0, [pc, #20]	; (80024ac <i2s2_init+0x54>)
 8002498:	f007 fa2e 	bl	80098f8 <HAL_I2S_Init>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <i2s2_init+0x4e>
      Error_Handler();
 80024a2:	f002 fa8b 	bl	80049bc <Error_Handler>
    }
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	200007d4 	.word	0x200007d4
 80024b0:	40003800 	.word	0x40003800

080024b4 <HAL_I2S_RxHalfCpltCallback>:
{
    return HAL_I2S_Receive_DMA(hi2s, buff, 64) == HAL_OK;
}

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
    microphone.state = MICROPHONE_RX_STATE_1;
 80024bc:	4b04      	ldr	r3, [pc, #16]	; (80024d0 <HAL_I2S_RxHalfCpltCallback+0x1c>)
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	2000081c 	.word	0x2000081c

080024d4 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
    microphone.state = MICROPHONE_RX_STATE_2;
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <HAL_I2S_RxCpltCallback+0x1c>)
 80024de:	2202      	movs	r2, #2
 80024e0:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	2000081c 	.word	0x2000081c

080024f4 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
    microphone.state = MICROPHONE_TX_STATE_1;
 80024fc:	4b04      	ldr	r3, [pc, #16]	; (8002510 <HAL_I2S_TxHalfCpltCallback+0x1c>)
 80024fe:	2203      	movs	r2, #3
 8002500:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	2000081c 	.word	0x2000081c

08002514 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
    microphone.state = MICROPHONE_TX_STATE_2;
 800251c:	4b04      	ldr	r3, [pc, #16]	; (8002530 <HAL_I2S_TxCpltCallback+0x1c>)
 800251e:	2204      	movs	r2, #4
 8002520:	f883 233c 	strb.w	r2, [r3, #828]	; 0x33c
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	2000081c 	.word	0x2000081c

08002534 <data_uart_init>:

/**
 * @brief          Data uart init function
 */
void data_uart_init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253a:	f107 030c 	add.w	r3, r7, #12
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	609a      	str	r2, [r3, #8]
 8002546:	60da      	str	r2, [r3, #12]
 8002548:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	4b3b      	ldr	r3, [pc, #236]	; (800263c <data_uart_init+0x108>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	4a3a      	ldr	r2, [pc, #232]	; (800263c <data_uart_init+0x108>)
 8002554:	f043 0302 	orr.w	r3, r3, #2
 8002558:	6313      	str	r3, [r2, #48]	; 0x30
 800255a:	4b38      	ldr	r3, [pc, #224]	; (800263c <data_uart_init+0x108>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]
 800256a:	4b34      	ldr	r3, [pc, #208]	; (800263c <data_uart_init+0x108>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a33      	ldr	r2, [pc, #204]	; (800263c <data_uart_init+0x108>)
 8002570:	f043 0304 	orr.w	r3, r3, #4
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b31      	ldr	r3, [pc, #196]	; (800263c <data_uart_init+0x108>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0304 	and.w	r3, r3, #4
 800257e:	607b      	str	r3, [r7, #4]
 8002580:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin          = GPIO_PIN_11;
 8002582:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002586:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode         = GPIO_MODE_AF_PP;
 8002588:	2302      	movs	r3, #2
 800258a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull         = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed        = GPIO_SPEED_FREQ_VERY_HIGH;
 8002590:	2303      	movs	r3, #3
 8002592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate    = GPIO_AF7_USART3;
 8002594:	2307      	movs	r3, #7
 8002596:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002598:	f107 030c 	add.w	r3, r7, #12
 800259c:	4619      	mov	r1, r3
 800259e:	4828      	ldr	r0, [pc, #160]	; (8002640 <data_uart_init+0x10c>)
 80025a0:	f006 ffaa 	bl	80094f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin          = GPIO_PIN_10;
 80025a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode         = GPIO_MODE_AF_PP;
 80025aa:	2302      	movs	r3, #2
 80025ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull         = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed        = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b2:	2303      	movs	r3, #3
 80025b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate    = GPIO_AF7_USART3;
 80025b6:	2307      	movs	r3, #7
 80025b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025ba:	f107 030c 	add.w	r3, r7, #12
 80025be:	4619      	mov	r1, r3
 80025c0:	4820      	ldr	r0, [pc, #128]	; (8002644 <data_uart_init+0x110>)
 80025c2:	f006 ff99 	bl	80094f8 <HAL_GPIO_Init>

    __HAL_RCC_USART3_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4b1c      	ldr	r3, [pc, #112]	; (800263c <data_uart_init+0x108>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	4a1b      	ldr	r2, [pc, #108]	; (800263c <data_uart_init+0x108>)
 80025d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d4:	6413      	str	r3, [r2, #64]	; 0x40
 80025d6:	4b19      	ldr	r3, [pc, #100]	; (800263c <data_uart_init+0x108>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	683b      	ldr	r3, [r7, #0]

    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2105      	movs	r1, #5
 80025e6:	2027      	movs	r0, #39	; 0x27
 80025e8:	f006 fb31 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025ec:	2027      	movs	r0, #39	; 0x27
 80025ee:	f006 fb4a 	bl	8008c86 <HAL_NVIC_EnableIRQ>

    huart3.Instance          = USART3;
 80025f2:	4b15      	ldr	r3, [pc, #84]	; (8002648 <data_uart_init+0x114>)
 80025f4:	4a15      	ldr	r2, [pc, #84]	; (800264c <data_uart_init+0x118>)
 80025f6:	601a      	str	r2, [r3, #0]
    huart3.Init.BaudRate     = 115200;
 80025f8:	4b13      	ldr	r3, [pc, #76]	; (8002648 <data_uart_init+0x114>)
 80025fa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025fe:	605a      	str	r2, [r3, #4]
    huart3.Init.WordLength   = UART_WORDLENGTH_8B;
 8002600:	4b11      	ldr	r3, [pc, #68]	; (8002648 <data_uart_init+0x114>)
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
    huart3.Init.StopBits     = UART_STOPBITS_1;
 8002606:	4b10      	ldr	r3, [pc, #64]	; (8002648 <data_uart_init+0x114>)
 8002608:	2200      	movs	r2, #0
 800260a:	60da      	str	r2, [r3, #12]
    huart3.Init.Parity       = UART_PARITY_NONE;
 800260c:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <data_uart_init+0x114>)
 800260e:	2200      	movs	r2, #0
 8002610:	611a      	str	r2, [r3, #16]
    huart3.Init.Mode         = UART_MODE_TX_RX;
 8002612:	4b0d      	ldr	r3, [pc, #52]	; (8002648 <data_uart_init+0x114>)
 8002614:	220c      	movs	r2, #12
 8002616:	615a      	str	r2, [r3, #20]
    huart3.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <data_uart_init+0x114>)
 800261a:	2200      	movs	r2, #0
 800261c:	619a      	str	r2, [r3, #24]
    huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800261e:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <data_uart_init+0x114>)
 8002620:	2200      	movs	r2, #0
 8002622:	61da      	str	r2, [r3, #28]

    if (HAL_UART_Init(&huart3) != HAL_OK)
 8002624:	4808      	ldr	r0, [pc, #32]	; (8002648 <data_uart_init+0x114>)
 8002626:	f009 f87f 	bl	800b728 <HAL_UART_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <data_uart_init+0x100>
    {
      Error_Handler();
 8002630:	f002 f9c4 	bl	80049bc <Error_Handler>
    }
}
 8002634:	bf00      	nop
 8002636:	3720      	adds	r7, #32
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40023800 	.word	0x40023800
 8002640:	40020400 	.word	0x40020400
 8002644:	40020800 	.word	0x40020800
 8002648:	20000d60 	.word	0x20000d60
 800264c:	40004800 	.word	0x40004800

08002650 <uart_all_init>:

/**
 * @brief          Initialization of all uarts
 */
void uart_all_init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
    //debug_uart_init();
    data_uart_init();
 8002654:	f7ff ff6e 	bl	8002534 <data_uart_init>
}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}

0800265c <uart_setup_receive_char>:
{
    return HAL_UART_Receive_IT(huart, (uint8_t*)byte, sizeof(byte)) == HAL_OK;
}

bool uart_setup_receive_char(UART_HandleTypeDef *huart, uint8_t *byte)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
    return HAL_UART_Receive_IT(huart, (uint8_t*)byte, sizeof(char)) == HAL_OK;
 8002666:	2201      	movs	r2, #1
 8002668:	6839      	ldr	r1, [r7, #0]
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f009 f945 	bl	800b8fa <HAL_UART_Receive_IT>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	bf0c      	ite	eq
 8002676:	2301      	moveq	r3, #1
 8002678:	2300      	movne	r3, #0
 800267a:	b2db      	uxtb	r3, r3
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <uart_send_byte>:
{
    return HAL_UART_Transmit(huart, (uint8_t*)msg_ptr, sizeof(msg_ptr), HAL_MAX_DELAY) == HAL_OK;
}

bool uart_send_byte(UART_HandleTypeDef *huart, uint8_t byte)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	70fb      	strb	r3, [r7, #3]
    return HAL_UART_Transmit(huart, &byte, sizeof(byte), HAL_MAX_DELAY) == HAL_OK;
 8002690:	1cf9      	adds	r1, r7, #3
 8002692:	f04f 33ff 	mov.w	r3, #4294967295
 8002696:	2201      	movs	r2, #1
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f009 f89c 	bl	800b7d6 <HAL_UART_Transmit>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <uart_send_byte_tx_buff>:
/******************************************************************************/



bool uart_send_byte_tx_buff(UART_HandleTypeDef *huart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
    uint8_t msg;

    lwrb_read(&data_uart.lwrb_tx, &msg, sizeof(char));
 80026bc:	f107 030f 	add.w	r3, r7, #15
 80026c0:	2201      	movs	r2, #1
 80026c2:	4619      	mov	r1, r3
 80026c4:	480a      	ldr	r0, [pc, #40]	; (80026f0 <uart_send_byte_tx_buff+0x3c>)
 80026c6:	f00b fbd7 	bl	800de78 <lwrb_read>

    return HAL_UART_Transmit(huart, &msg, sizeof(uint8_t), HAL_MAX_DELAY) == HAL_OK;
 80026ca:	f107 010f 	add.w	r1, r7, #15
 80026ce:	f04f 33ff 	mov.w	r3, #4294967295
 80026d2:	2201      	movs	r2, #1
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f009 f87e 	bl	800b7d6 <HAL_UART_Transmit>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	bf0c      	ite	eq
 80026e0:	2301      	moveq	r3, #1
 80026e2:	2300      	movne	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000e3c 	.word	0x20000e3c

080026f4 <HAL_UART_TxCpltCallback>:
/**
 * @brief          Interrupt callbacks
 *
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0a      	ldr	r2, [pc, #40]	; (8002740 <HAL_UART_RxCpltCallback+0x38>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d10d      	bne.n	8002736 <HAL_UART_RxCpltCallback+0x2e>
        IndicationLedTop();
 800271a:	f7fe fe29 	bl	8001370 <IndicationLedTop>
        io_put_data_to_rx_buffer(&data_uart.keyboarb_input, sizeof(uint8_t));
 800271e:	2101      	movs	r1, #1
 8002720:	4808      	ldr	r0, [pc, #32]	; (8002744 <HAL_UART_RxCpltCallback+0x3c>)
 8002722:	f000 fe15 	bl	8003350 <io_put_data_to_rx_buffer>
        data_uart.flag = true;
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <HAL_UART_RxCpltCallback+0x40>)
 8002728:	2201      	movs	r2, #1
 800272a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        uart_setup_receive_char(&huart3, &data_uart.keyboarb_input);
 800272e:	4905      	ldr	r1, [pc, #20]	; (8002744 <HAL_UART_RxCpltCallback+0x3c>)
 8002730:	4806      	ldr	r0, [pc, #24]	; (800274c <HAL_UART_RxCpltCallback+0x44>)
 8002732:	f7ff ff93 	bl	800265c <uart_setup_receive_char>
    }
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40004800 	.word	0x40004800
 8002744:	20000e60 	.word	0x20000e60
 8002748:	20000e28 	.word	0x20000e28
 800274c:	20000d60 	.word	0x20000d60

08002750 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]

}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <console_init>:




void console_init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
    microrl_init(microrl_ptr, console_print, console_execute);
 8002768:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <console_init+0x30>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0a      	ldr	r2, [pc, #40]	; (8002798 <console_init+0x34>)
 800276e:	490b      	ldr	r1, [pc, #44]	; (800279c <console_init+0x38>)
 8002770:	4618      	mov	r0, r3
 8002772:	f001 fdb3 	bl	80042dc <microrl_init>

#if MICRORL_CFG_USE_COMPLETE
    /* Set callback for auto-completion */
    microrl_set_complete_callback(microrl_ptr, console_complete);
 8002776:	4b07      	ldr	r3, [pc, #28]	; (8002794 <console_init+0x30>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4909      	ldr	r1, [pc, #36]	; (80027a0 <console_init+0x3c>)
 800277c:	4618      	mov	r0, r3
 800277e:	f001 fdf6 	bl	800436e <microrl_set_complete_callback>
#endif /* MICRORL_CFG_USE_COMPLETE */

#if MICRORL_CFG_USE_CTRL_C
    /* Set callback for Ctrl+C handling */
    microrl_set_sigint_callback(microrl_ptr, console_sigint);
 8002782:	4b04      	ldr	r3, [pc, #16]	; (8002794 <console_init+0x30>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4907      	ldr	r1, [pc, #28]	; (80027a4 <console_init+0x40>)
 8002788:	4618      	mov	r0, r3
 800278a:	f001 fe07 	bl	800439c <microrl_set_sigint_callback>
#endif /* MICRORL_CFG_USE_CTRL_C */
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000400 	.word	0x20000400
 8002798:	0800296d 	.word	0x0800296d
 800279c:	080027f9 	.word	0x080027f9
 80027a0:	08002d09 	.word	0x08002d09
 80027a4:	08002cd5 	.word	0x08002cd5

080027a8 <console_start>:




void console_start(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
    io_clear_rx_queue();
 80027ac:	f000 fd96 	bl	80032dc <io_clear_rx_queue>
    log_clear_queues();
 80027b0:	f000 fe1a 	bl	80033e8 <log_clear_queues>
    console_init();
 80027b4:	f7ff ffd6 	bl	8002764 <console_init>

    log_printf_console(CLR_CLR);
 80027b8:	4804      	ldr	r0, [pc, #16]	; (80027cc <console_start+0x24>)
 80027ba:	f000 fe3f 	bl	800343c <log_printf_console>
    console_print_welcome(microrl_ptr);
 80027be:	4b04      	ldr	r3, [pc, #16]	; (80027d0 <console_start+0x28>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 fbe0 	bl	8002f88 <console_print_welcome>
}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	080133d4 	.word	0x080133d4
 80027d0:	20000400 	.word	0x20000400

080027d4 <console_insert_char>:
/******************************************************************************/


void console_insert_char(char ch)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
    microrl_processing_input(microrl_ptr, &ch, 1);
 80027de:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <console_insert_char+0x20>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	1df9      	adds	r1, r7, #7
 80027e4:	2201      	movs	r2, #1
 80027e6:	4618      	mov	r0, r3
 80027e8:	f001 ff4f 	bl	800468a <microrl_processing_input>
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000400 	.word	0x20000400

080027f8 <console_print>:




void console_print(microrl_t *microrl_ptr, const char *str)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
    UNUSED(microrl_ptr);
    console_printf_cont("%s", str);
 8002802:	6839      	ldr	r1, [r7, #0]
 8002804:	4803      	ldr	r0, [pc, #12]	; (8002814 <console_print+0x1c>)
 8002806:	f000 fe19 	bl	800343c <log_printf_console>
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	080133e0 	.word	0x080133e0

08002818 <console_execute_main>:
/**
 * \brief           Basic menu in console
 * \param[in]
 */
#if MICRORL_CFG_USE_ECHO_OFF
int console_execute_main(microrl_t* microrl_ptr, int argc, const char* const *argv) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
#else
int console_execute(microrl_t *microrl_ptr, int argc, const char * const *argv) {
#endif /* MICRORL_CFG_USE_ECHO_OFF || __DOXYGEN__ */
    int i = 0;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]

    while (i < argc) {
 8002828:	e07b      	b.n	8002922 <console_execute_main+0x10a>
        if (strcmp(argv[i], _CMD_HELP) == 0) {
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4940      	ldr	r1, [pc, #256]	; (8002938 <console_execute_main+0x120>)
 8002836:	4618      	mov	r0, r3
 8002838:	f7fd fcda 	bl	80001f0 <strcmp>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d103      	bne.n	800284a <console_execute_main+0x32>
            console_print_help(microrl_ptr);        // print help
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 faf0 	bl	8002e28 <console_print_help>
 8002848:	e068      	b.n	800291c <console_execute_main+0x104>
        }
        else if (strcmp(argv[i], _CMD_CLEAR) == 0) {
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	4413      	add	r3, r2
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4939      	ldr	r1, [pc, #228]	; (800293c <console_execute_main+0x124>)
 8002856:	4618      	mov	r0, r3
 8002858:	f7fd fcca 	bl	80001f0 <strcmp>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d103      	bne.n	800286a <console_execute_main+0x52>
            console_clear_screen(microrl_ptr);
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fa14 	bl	8002c90 <console_clear_screen>
 8002868:	e058      	b.n	800291c <console_execute_main+0x104>
        }
        else if (strcmp(argv[i], _CMD_LOGOUT) == 0) {
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4932      	ldr	r1, [pc, #200]	; (8002940 <console_execute_main+0x128>)
 8002876:	4618      	mov	r0, r3
 8002878:	f7fd fcba 	bl	80001f0 <strcmp>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10b      	bne.n	800289a <console_execute_main+0x82>
            console_print(microrl_ptr, "\tBye!" _ENDLINE_SEQ);
 8002882:	4930      	ldr	r1, [pc, #192]	; (8002944 <console_execute_main+0x12c>)
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f7ff ffb7 	bl	80027f8 <console_print>
            microrl_set_execute_callback(microrl_ptr, console_execute);
 800288a:	492f      	ldr	r1, [pc, #188]	; (8002948 <console_execute_main+0x130>)
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f001 fd57 	bl	8004340 <microrl_set_execute_callback>
            io_set_mode(IO_LOGS);
 8002892:	2001      	movs	r0, #1
 8002894:	f000 fbec 	bl	8003070 <io_set_mode>
 8002898:	e040      	b.n	800291c <console_execute_main+0x104>
        }
        else if (strcmp(argv[i], _CMD_BUFF) == 0) {
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	4413      	add	r3, r2
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4929      	ldr	r1, [pc, #164]	; (800294c <console_execute_main+0x134>)
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fd fca2 	bl	80001f0 <strcmp>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10b      	bne.n	80028ca <console_execute_main+0xb2>
            console_print(microrl_ptr, "\tChoose your action with buffer: " _ENDLINE_SEQ);
 80028b2:	4927      	ldr	r1, [pc, #156]	; (8002950 <console_execute_main+0x138>)
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f7ff ff9f 	bl	80027f8 <console_print>
            console_print_buff(microrl_ptr);
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 fb18 	bl	8002ef0 <console_print_buff>
            microrl_set_execute_callback(microrl_ptr, console_buff);
 80028c0:	4924      	ldr	r1, [pc, #144]	; (8002954 <console_execute_main+0x13c>)
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f001 fd3c 	bl	8004340 <microrl_set_execute_callback>
 80028c8:	e028      	b.n	800291c <console_execute_main+0x104>
        }
        else if (strcmp(argv[i], _CMD_VISUAL) == 0) {
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	4413      	add	r3, r2
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4920      	ldr	r1, [pc, #128]	; (8002958 <console_execute_main+0x140>)
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fc8a 	bl	80001f0 <strcmp>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10b      	bne.n	80028fa <console_execute_main+0xe2>
            console_print(microrl_ptr, "\tChoose your action with audio visualizer: " _ENDLINE_SEQ);
 80028e2:	491e      	ldr	r1, [pc, #120]	; (800295c <console_execute_main+0x144>)
 80028e4:	68f8      	ldr	r0, [r7, #12]
 80028e6:	f7ff ff87 	bl	80027f8 <console_print>
            console_print_visualizer(microrl_ptr);
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 fb2c 	bl	8002f48 <console_print_visualizer>
            microrl_set_execute_callback(microrl_ptr, console_visualizer);
 80028f0:	491b      	ldr	r1, [pc, #108]	; (8002960 <console_execute_main+0x148>)
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f001 fd24 	bl	8004340 <microrl_set_execute_callback>
 80028f8:	e010      	b.n	800291c <console_execute_main+0x104>
        }
        else {
            console_print(microrl_ptr, "command: '");
 80028fa:	491a      	ldr	r1, [pc, #104]	; (8002964 <console_execute_main+0x14c>)
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7ff ff7b 	bl	80027f8 <console_print>
            console_print(microrl_ptr, (char*)argv[i]);
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4619      	mov	r1, r3
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f7ff ff72 	bl	80027f8 <console_print>
            console_print(microrl_ptr, "' Not found." _ENDLINE_SEQ);
 8002914:	4914      	ldr	r1, [pc, #80]	; (8002968 <console_execute_main+0x150>)
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f7ff ff6e 	bl	80027f8 <console_print>
        }
        i++;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	3301      	adds	r3, #1
 8002920:	617b      	str	r3, [r7, #20]
    while (i < argc) {
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	429a      	cmp	r2, r3
 8002928:	f6ff af7f 	blt.w	800282a <console_execute_main+0x12>
    }

    return 0;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	08013378 	.word	0x08013378
 800293c:	08013380 	.word	0x08013380
 8002940:	08013390 	.word	0x08013390
 8002944:	080133e4 	.word	0x080133e4
 8002948:	0800296d 	.word	0x0800296d
 800294c:	08013398 	.word	0x08013398
 8002950:	080133ec 	.word	0x080133ec
 8002954:	08002aad 	.word	0x08002aad
 8002958:	080133a0 	.word	0x080133a0
 800295c:	08013410 	.word	0x08013410
 8002960:	08002bc5 	.word	0x08002bc5
 8002964:	08013440 	.word	0x08013440
 8002968:	0801344c 	.word	0x0801344c

0800296c <console_execute>:
/**
 * \brief           Login menu in console
 * \param[in]
 */
int console_execute(microrl_t *microrl_ptr, int argc, const char * const *argv)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
    int i = 0;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]

    while (i < argc) {
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	429a      	cmp	r2, r3
 8002982:	da73      	bge.n	8002a6c <console_execute+0x100>
        if (strcmp(argv[i], _CMD_LOGIN) == 0) {
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	4413      	add	r3, r2
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	493a      	ldr	r1, [pc, #232]	; (8002a78 <console_execute+0x10c>)
 8002990:	4618      	mov	r0, r3
 8002992:	f7fd fc2d 	bl	80001f0 <strcmp>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d12d      	bne.n	80029f8 <console_execute+0x8c>
            if (++i < argc) {
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	3301      	adds	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	da20      	bge.n	80029ec <console_execute+0x80>
                if (strcmp(argv[i], SESSION_ADMIN_LOGIN) == 0) {
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	4413      	add	r3, r2
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4931      	ldr	r1, [pc, #196]	; (8002a7c <console_execute+0x110>)
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fd fc1a 	bl	80001f0 <strcmp>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10c      	bne.n	80029dc <console_execute+0x70>
                    console_print(microrl_ptr, "\tEnter password:" _ENDLINE_SEQ);
 80029c2:	492f      	ldr	r1, [pc, #188]	; (8002a80 <console_execute+0x114>)
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f7ff ff17 	bl	80027f8 <console_print>
                    microrl_set_echo(microrl_ptr, MICRORL_ECHO_ONCE);
 80029ca:	2100      	movs	r1, #0
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f001 fcfc 	bl	80043ca <microrl_set_echo>
                    passw_in = 1;
 80029d2:	4b2c      	ldr	r3, [pc, #176]	; (8002a84 <console_execute+0x118>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	701a      	strb	r2, [r3, #0]
                    return 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	e048      	b.n	8002a6e <console_execute+0x102>
                }
                else {
                    console_print(microrl_ptr, "\tLogin name doesn't registered. Try again." _ENDLINE_SEQ);
 80029dc:	492a      	ldr	r1, [pc, #168]	; (8002a88 <console_execute+0x11c>)
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f7ff ff0a 	bl	80027f8 <console_print>
                    IndicationLedError();
 80029e4:	f7fe fd8c 	bl	8001500 <IndicationLedError>
                    return 1;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e040      	b.n	8002a6e <console_execute+0x102>
                }
            }
            else {
                console_print(microrl_ptr, "\tEnter your login after 'login' command." _ENDLINE_SEQ);
 80029ec:	4927      	ldr	r1, [pc, #156]	; (8002a8c <console_execute+0x120>)
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f7ff ff02 	bl	80027f8 <console_print>
                return 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	e03a      	b.n	8002a6e <console_execute+0x102>
            }
        }
        else if (passw_in == 1) {
 80029f8:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <console_execute+0x118>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d129      	bne.n	8002a54 <console_execute+0xe8>
            if (strcmp(argv[i], SESSION_ADMIN_PASSW) == 0) {
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	4413      	add	r3, r2
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4921      	ldr	r1, [pc, #132]	; (8002a90 <console_execute+0x124>)
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7fd fbef 	bl	80001f0 <strcmp>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d112      	bne.n	8002a3e <console_execute+0xd2>
                console_print(microrl_ptr, "\tLogged in successfully." _ENDLINE_SEQ);
 8002a18:	491e      	ldr	r1, [pc, #120]	; (8002a94 <console_execute+0x128>)
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f7ff feec 	bl	80027f8 <console_print>
                passw_in = 0;
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <console_execute+0x118>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	701a      	strb	r2, [r3, #0]
                logged_in = 1;
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <console_execute+0x12c>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
                console_print_help(microrl_ptr);
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f9fb 	bl	8002e28 <console_print_help>
                microrl_set_execute_callback(microrl_ptr, console_execute_main);
 8002a32:	491a      	ldr	r1, [pc, #104]	; (8002a9c <console_execute+0x130>)
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f001 fc83 	bl	8004340 <microrl_set_execute_callback>
                return 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	e017      	b.n	8002a6e <console_execute+0x102>
            }
            else {
                console_print(microrl_ptr, "\tWrong password. Try again." _ENDLINE_SEQ);
 8002a3e:	4918      	ldr	r1, [pc, #96]	; (8002aa0 <console_execute+0x134>)
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f7ff fed9 	bl	80027f8 <console_print>
                IndicationLedError();
 8002a46:	f7fe fd5b 	bl	8001500 <IndicationLedError>
                passw_in = 0;
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <console_execute+0x118>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
                return 1;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e00c      	b.n	8002a6e <console_execute+0x102>
            }
        }
        else {
            console_print(microrl_ptr, "\tYou need to login first!" _ENDLINE_SEQ);
 8002a54:	4913      	ldr	r1, [pc, #76]	; (8002aa4 <console_execute+0x138>)
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f7ff fece 	bl	80027f8 <console_print>
            console_print(microrl_ptr, "\tlogin YOUR_LOGIN"_ENDLINE_SEQ);
 8002a5c:	4912      	ldr	r1, [pc, #72]	; (8002aa8 <console_execute+0x13c>)
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f7ff feca 	bl	80027f8 <console_print>
            IndicationLedError();
 8002a64:	f7fe fd4c 	bl	8001500 <IndicationLedError>
            return 1;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e000      	b.n	8002a6e <console_execute+0x102>
        }
        i++;
    }

    return 0;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3718      	adds	r7, #24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	08013388 	.word	0x08013388
 8002a7c:	0801345c 	.word	0x0801345c
 8002a80:	08013464 	.word	0x08013464
 8002a84:	20000e69 	.word	0x20000e69
 8002a88:	08013478 	.word	0x08013478
 8002a8c:	080134a8 	.word	0x080134a8
 8002a90:	080134d4 	.word	0x080134d4
 8002a94:	080134e0 	.word	0x080134e0
 8002a98:	20000e68 	.word	0x20000e68
 8002a9c:	08002819 	.word	0x08002819
 8002aa0:	080134fc 	.word	0x080134fc
 8002aa4:	0801351c 	.word	0x0801351c
 8002aa8:	08013538 	.word	0x08013538

08002aac <console_buff>:
/**
 * \brief           Buff menu in console
 * \param[in]
 */
int console_buff(microrl_t *microrl_ptr, int argc, const char * const *argv)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
    int i = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]

    while (i < argc) {
 8002abc:	e060      	b.n	8002b80 <console_buff+0xd4>
        if (strcmp(argv[i], _CMD_RESET) == 0) {
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4932      	ldr	r1, [pc, #200]	; (8002b94 <console_buff+0xe8>)
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7fd fb90 	bl	80001f0 <strcmp>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d107      	bne.n	8002ae6 <console_buff+0x3a>
            lwrb_reset(&debug_uart.lwrb_rx);
 8002ad6:	4830      	ldr	r0, [pc, #192]	; (8002b98 <console_buff+0xec>)
 8002ad8:	f00b face 	bl	800e078 <lwrb_reset>
            console_print(microrl_ptr, "\tBuffer successfully reseted" _ENDLINE_SEQ);
 8002adc:	492f      	ldr	r1, [pc, #188]	; (8002b9c <console_buff+0xf0>)
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f7ff fe8a 	bl	80027f8 <console_print>
 8002ae4:	e049      	b.n	8002b7a <console_buff+0xce>
        }
        else if (strcmp(argv[i], _CMD_FREE) == 0) {
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	4413      	add	r3, r2
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	492b      	ldr	r1, [pc, #172]	; (8002ba0 <console_buff+0xf4>)
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fd fb7c 	bl	80001f0 <strcmp>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d107      	bne.n	8002b0e <console_buff+0x62>
            lwrb_free(&debug_uart.lwrb_rx);
 8002afe:	4826      	ldr	r0, [pc, #152]	; (8002b98 <console_buff+0xec>)
 8002b00:	f00b f909 	bl	800dd16 <lwrb_free>
            console_print(microrl_ptr, "\tBuffer successfully free" _ENDLINE_SEQ);
 8002b04:	4927      	ldr	r1, [pc, #156]	; (8002ba4 <console_buff+0xf8>)
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff fe76 	bl	80027f8 <console_print>
 8002b0c:	e035      	b.n	8002b7a <console_buff+0xce>
        }
        else if (strcmp(argv[i], _CMD_CHECK) == 0) {
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	4413      	add	r3, r2
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4923      	ldr	r1, [pc, #140]	; (8002ba8 <console_buff+0xfc>)
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fd fb68 	bl	80001f0 <strcmp>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d108      	bne.n	8002b38 <console_buff+0x8c>
            console_print(microrl_ptr, "\tHere's your buffer:  ");
 8002b26:	4921      	ldr	r1, [pc, #132]	; (8002bac <console_buff+0x100>)
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f7ff fe65 	bl	80027f8 <console_print>
            // TODO insert buffer to show
            console_print(microrl_ptr, "\t " _ENDLINE_SEQ);
 8002b2e:	4920      	ldr	r1, [pc, #128]	; (8002bb0 <console_buff+0x104>)
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f7ff fe61 	bl	80027f8 <console_print>
 8002b36:	e020      	b.n	8002b7a <console_buff+0xce>
        }
        else if (strcmp(argv[i], _CMD_BACK) == 0) {
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	4413      	add	r3, r2
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	491c      	ldr	r1, [pc, #112]	; (8002bb4 <console_buff+0x108>)
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fd fb53 	bl	80001f0 <strcmp>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10b      	bne.n	8002b68 <console_buff+0xbc>
            console_print(microrl_ptr, "\tBack to main menu" _ENDLINE_SEQ _ENDLINE_SEQ _ENDLINE_SEQ);
 8002b50:	4919      	ldr	r1, [pc, #100]	; (8002bb8 <console_buff+0x10c>)
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f7ff fe50 	bl	80027f8 <console_print>
            console_print_help(microrl_ptr);
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 f965 	bl	8002e28 <console_print_help>
            microrl_set_execute_callback(microrl_ptr, console_execute_main);
 8002b5e:	4917      	ldr	r1, [pc, #92]	; (8002bbc <console_buff+0x110>)
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f001 fbed 	bl	8004340 <microrl_set_execute_callback>
 8002b66:	e008      	b.n	8002b7a <console_buff+0xce>
        }
        else {
            console_print(microrl_ptr, "\tUndefined command" _ENDLINE_SEQ);
 8002b68:	4915      	ldr	r1, [pc, #84]	; (8002bc0 <console_buff+0x114>)
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f7ff fe44 	bl	80027f8 <console_print>
            IndicationLedError();
 8002b70:	f7fe fcc6 	bl	8001500 <IndicationLedError>
            console_print_buff(microrl_ptr);
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 f9bb 	bl	8002ef0 <console_print_buff>
        }
        i++;
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	617b      	str	r3, [r7, #20]
    while (i < argc) {
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	db9a      	blt.n	8002abe <console_buff+0x12>
    }

    return 0;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	080133b0 	.word	0x080133b0
 8002b98:	20000de8 	.word	0x20000de8
 8002b9c:	0801354c 	.word	0x0801354c
 8002ba0:	080133b8 	.word	0x080133b8
 8002ba4:	0801356c 	.word	0x0801356c
 8002ba8:	08013588 	.word	0x08013588
 8002bac:	08013590 	.word	0x08013590
 8002bb0:	080135a8 	.word	0x080135a8
 8002bb4:	080133c0 	.word	0x080133c0
 8002bb8:	080135b0 	.word	0x080135b0
 8002bbc:	08002819 	.word	0x08002819
 8002bc0:	080135cc 	.word	0x080135cc

08002bc4 <console_visualizer>:
/**
 * \brief           Visualizer menu in console
 * \param[in]
 */
int console_visualizer(microrl_t *microrl_ptr, int argc, const char * const *argv)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
    int i = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]

    while (i < argc) {
 8002bd4:	e03a      	b.n	8002c4c <console_visualizer+0x88>
        if (strcmp(argv[i], _CMD_SHOW) == 0) {
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	4413      	add	r3, r2
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	491f      	ldr	r1, [pc, #124]	; (8002c60 <console_visualizer+0x9c>)
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fd fb04 	bl	80001f0 <strcmp>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10a      	bne.n	8002c04 <console_visualizer+0x40>
            microphone.timestamp_ms = HAL_GetTick();
 8002bee:	f005 ff47 	bl	8008a80 <HAL_GetTick>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	4a1b      	ldr	r2, [pc, #108]	; (8002c64 <console_visualizer+0xa0>)
 8002bf6:	f8c2 3338 	str.w	r3, [r2, #824]	; 0x338
            microphone.visualize = true;
 8002bfa:	4b1a      	ldr	r3, [pc, #104]	; (8002c64 <console_visualizer+0xa0>)
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8002c02:	e020      	b.n	8002c46 <console_visualizer+0x82>
        }
        else if (strcmp(argv[i], _CMD_BACK) == 0) {
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4916      	ldr	r1, [pc, #88]	; (8002c68 <console_visualizer+0xa4>)
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fd faed 	bl	80001f0 <strcmp>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10b      	bne.n	8002c34 <console_visualizer+0x70>
            console_print(microrl_ptr, "\tBack to main menu" _ENDLINE_SEQ _ENDLINE_SEQ _ENDLINE_SEQ);
 8002c1c:	4913      	ldr	r1, [pc, #76]	; (8002c6c <console_visualizer+0xa8>)
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f7ff fdea 	bl	80027f8 <console_print>
            console_print_help(microrl_ptr);
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f8ff 	bl	8002e28 <console_print_help>
            microrl_set_execute_callback(microrl_ptr, console_execute_main);
 8002c2a:	4911      	ldr	r1, [pc, #68]	; (8002c70 <console_visualizer+0xac>)
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f001 fb87 	bl	8004340 <microrl_set_execute_callback>
 8002c32:	e008      	b.n	8002c46 <console_visualizer+0x82>
        }
        else {
            console_print(microrl_ptr, "\tUndefined command" _ENDLINE_SEQ);
 8002c34:	490f      	ldr	r1, [pc, #60]	; (8002c74 <console_visualizer+0xb0>)
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f7ff fdde 	bl	80027f8 <console_print>
            IndicationLedError();
 8002c3c:	f7fe fc60 	bl	8001500 <IndicationLedError>
            console_print_visualizer(microrl_ptr);
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 f981 	bl	8002f48 <console_print_visualizer>
        }
        i++;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	617b      	str	r3, [r7, #20]
    while (i < argc) {
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	dbc0      	blt.n	8002bd6 <console_visualizer+0x12>
    }

        return 0;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	080133a8 	.word	0x080133a8
 8002c64:	2000081c 	.word	0x2000081c
 8002c68:	080133c0 	.word	0x080133c0
 8002c6c:	080135b0 	.word	0x080135b0
 8002c70:	08002819 	.word	0x08002819
 8002c74:	080135cc 	.word	0x080135cc

08002c78 <console_clear_screen_setup>:

/**
 * \brief           Clear console screen fn extern
 */
void console_clear_screen_setup(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
    console_clear_screen_simple(microrl_ptr);
 8002c7c:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <console_clear_screen_setup+0x14>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 f819 	bl	8002cb8 <console_clear_screen_simple>
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20000400 	.word	0x20000400

08002c90 <console_clear_screen>:

/**
 * \brief           Clear console screen fn
 */
void console_clear_screen(microrl_t *microrl_ptr)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
    console_print(microrl_ptr, "\033[2J" _ENDLINE_SEQ);    // ESC seq for clear entire screen
 8002c98:	4905      	ldr	r1, [pc, #20]	; (8002cb0 <console_clear_screen+0x20>)
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7ff fdac 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\033[H" _ENDLINE_SEQ);     // ESC seq for move cursor at left-top corner
 8002ca0:	4904      	ldr	r1, [pc, #16]	; (8002cb4 <console_clear_screen+0x24>)
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff fda8 	bl	80027f8 <console_print>
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	080135e4 	.word	0x080135e4
 8002cb4:	080135ec 	.word	0x080135ec

08002cb8 <console_clear_screen_simple>:

/**
 * \brief           Clear screen simple
 */
void console_clear_screen_simple(microrl_t *microrl_ptr)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
    console_print(microrl_ptr, "\033[2J" _ENDLINE_SEQ);    // ESC seq for clear entire screen
 8002cc0:	4903      	ldr	r1, [pc, #12]	; (8002cd0 <console_clear_screen_simple+0x18>)
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff fd98 	bl	80027f8 <console_print>
}
 8002cc8:	bf00      	nop
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	080135e4 	.word	0x080135e4

08002cd4 <console_sigint>:
/**
 * \brief           Ctrl+C terminal signal function
 * \param[in]       mrl: \ref microrl_t working instance
 */
void console_sigint(microrl_t *microrl_ptr)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
    microphone.visualize = false;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <console_sigint+0x2c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
    console_print(microrl_ptr, "^C is caught!"_ENDLINE_SEQ);
 8002ce4:	4907      	ldr	r1, [pc, #28]	; (8002d04 <console_sigint+0x30>)
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7ff fd86 	bl	80027f8 <console_print>
    console_clear_screen(microrl_ptr);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f7ff ffcf 	bl	8002c90 <console_clear_screen>
    console_print_visualizer(microrl_ptr);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 f928 	bl	8002f48 <console_print_visualizer>
}
 8002cf8:	bf00      	nop
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	2000081c 	.word	0x2000081c
 8002d04:	080135f4 	.word	0x080135f4

08002d08 <console_complete>:

//*****************************************************************************
// completion callback for microrl library
char **console_complete(microrl_t *microrl_ptr, int argc, const char * const *argv)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
    UNUSED(microrl_ptr);
    int j = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]

    compl_word[0] = NULL;
 8002d18:	4b3f      	ldr	r3, [pc, #252]	; (8002e18 <console_complete+0x110>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]

    if (argc == 1) {
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d12b      	bne.n	8002d7c <console_complete+0x74>
        char *bit = (char *)argv[argc - 1];
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	4413      	add	r3, r2
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	613b      	str	r3, [r7, #16]

        for (int i = 0; i < _NUM_OF_CMD; i++) {
 8002d36:	2300      	movs	r3, #0
 8002d38:	61bb      	str	r3, [r7, #24]
 8002d3a:	e01b      	b.n	8002d74 <console_complete+0x6c>
            if (strstr(keyword[i], bit) == keyword[i]) {
 8002d3c:	4a37      	ldr	r2, [pc, #220]	; (8002e1c <console_complete+0x114>)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d44:	6939      	ldr	r1, [r7, #16]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f00d fdbe 	bl	80108c8 <strstr>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	4933      	ldr	r1, [pc, #204]	; (8002e1c <console_complete+0x114>)
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d109      	bne.n	8002d6e <console_complete+0x66>
                compl_word[j++] = keyword[i];
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	61fa      	str	r2, [r7, #28]
 8002d60:	492e      	ldr	r1, [pc, #184]	; (8002e1c <console_complete+0x114>)
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002d68:	492b      	ldr	r1, [pc, #172]	; (8002e18 <console_complete+0x110>)
 8002d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < _NUM_OF_CMD; i++) {
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	3301      	adds	r3, #1
 8002d72:	61bb      	str	r3, [r7, #24]
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	2b09      	cmp	r3, #9
 8002d78:	dde0      	ble.n	8002d3c <console_complete+0x34>
 8002d7a:	e043      	b.n	8002e04 <console_complete+0xfc>
            }
        }
    }
    else if ((argc > 1) && ((strcmp (argv[0], _CMD_LOGIN) == 0))) {  /*If command needs subcommands */
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	dd3d      	ble.n	8002dfe <console_complete+0xf6>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4926      	ldr	r1, [pc, #152]	; (8002e20 <console_complete+0x118>)
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fd fa31 	bl	80001f0 <strcmp>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d134      	bne.n	8002dfe <console_complete+0xf6>
        /* Iterate through subcommand */
        for (int i = 0; i <  _NUM_OF_SETCLEAR_SCMD; i++) {
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]
 8002d98:	e022      	b.n	8002de0 <console_complete+0xd8>
            if (strstr (read_save_key[i], argv[argc-1]) == read_save_key [i]) {
 8002d9a:	4a22      	ldr	r2, [pc, #136]	; (8002e24 <console_complete+0x11c>)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002da8:	3b01      	subs	r3, #1
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	4413      	add	r3, r2
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4619      	mov	r1, r3
 8002db4:	f00d fd88 	bl	80108c8 <strstr>
 8002db8:	4602      	mov	r2, r0
 8002dba:	491a      	ldr	r1, [pc, #104]	; (8002e24 <console_complete+0x11c>)
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d109      	bne.n	8002dda <console_complete+0xd2>
                compl_word[j++] = read_save_key[i];
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	61fa      	str	r2, [r7, #28]
 8002dcc:	4915      	ldr	r1, [pc, #84]	; (8002e24 <console_complete+0x11c>)
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002dd4:	4910      	ldr	r1, [pc, #64]	; (8002e18 <console_complete+0x110>)
 8002dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i <  _NUM_OF_SETCLEAR_SCMD; i++) {
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	617b      	str	r3, [r7, #20]
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	ddd9      	ble.n	8002d9a <console_complete+0x92>
 8002de6:	e00d      	b.n	8002e04 <console_complete+0xfc>
            }
        }
    }
    else { /* If there is no token in cmdline, just print all available token */
        for (; j < _NUM_OF_CMD; j++) {
            compl_word[j] = keyword[j];
 8002de8:	4a0c      	ldr	r2, [pc, #48]	; (8002e1c <console_complete+0x114>)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002df0:	4909      	ldr	r1, [pc, #36]	; (8002e18 <console_complete+0x110>)
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (; j < _NUM_OF_CMD; j++) {
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	2b09      	cmp	r3, #9
 8002e02:	ddf1      	ble.n	8002de8 <console_complete+0xe0>
        }
    }
    compl_word[j] = NULL; /* Last ptr in array always must be NULL */
 8002e04:	4a04      	ldr	r2, [pc, #16]	; (8002e18 <console_complete+0x110>)
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    return compl_word;
 8002e0e:	4b02      	ldr	r3, [pc, #8]	; (8002e18 <console_complete+0x110>)
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3720      	adds	r7, #32
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000f24 	.word	0x20000f24
 8002e1c:	20000404 	.word	0x20000404
 8002e20:	08013388 	.word	0x08013388
 8002e24:	2000042c 	.word	0x2000042c

08002e28 <console_print_help>:




void console_print_help(microrl_t *microrl_ptr)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
    char ver_str[6] = {0};
 8002e30:	2300      	movs	r3, #0
 8002e32:	60bb      	str	r3, [r7, #8]
 8002e34:	2300      	movs	r3, #0
 8002e36:	81bb      	strh	r3, [r7, #12]
    console_get_version(ver_str);
 8002e38:	f107 0308 	add.w	r3, r7, #8
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 f8bd 	bl	8002fbc <console_get_version>
    console_print(microrl_ptr, _ENDLINE_SEQ);
 8002e42:	491f      	ldr	r1, [pc, #124]	; (8002ec0 <console_print_help+0x98>)
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f7ff fcd7 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "MicroRL v");
 8002e4a:	491e      	ldr	r1, [pc, #120]	; (8002ec4 <console_print_help+0x9c>)
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff fcd3 	bl	80027f8 <console_print>
    console_print(microrl_ptr, ver_str);
 8002e52:	f107 0308 	add.w	r3, r7, #8
 8002e56:	4619      	mov	r1, r3
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff fccd 	bl	80027f8 <console_print>
    console_print(microrl_ptr, " library DEMO v");
 8002e5e:	491a      	ldr	r1, [pc, #104]	; (8002ec8 <console_print_help+0xa0>)
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff fcc9 	bl	80027f8 <console_print>
    console_print(microrl_ptr, _STM32_DEMO_VER);
 8002e66:	4919      	ldr	r1, [pc, #100]	; (8002ecc <console_print_help+0xa4>)
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff fcc5 	bl	80027f8 <console_print>
    console_print(microrl_ptr, _ENDLINE_SEQ);
 8002e6e:	4914      	ldr	r1, [pc, #80]	; (8002ec0 <console_print_help+0x98>)
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff fcc1 	bl	80027f8 <console_print>

#if MICRORL_CFG_USE_ECHO_OFF
    if (!logged_in) {
 8002e76:	4b16      	ldr	r3, [pc, #88]	; (8002ed0 <console_print_help+0xa8>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d103      	bne.n	8002e86 <console_print_help+0x5e>
        console_print(microrl_ptr, "\tlogin YOUR_LOGIN      - 'admin' in this example"_ENDLINE_SEQ);
 8002e7e:	4915      	ldr	r1, [pc, #84]	; (8002ed4 <console_print_help+0xac>)
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7ff fcb9 	bl	80027f8 <console_print>
    }
#endif /* MICRORL_CFG_USE_ECHO_OFF */

    console_print(microrl_ptr, "List of commands:"_ENDLINE_SEQ);
 8002e86:	4914      	ldr	r1, [pc, #80]	; (8002ed8 <console_print_help+0xb0>)
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff fcb5 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tclear               - clear screen"_ENDLINE_SEQ);
 8002e8e:	4913      	ldr	r1, [pc, #76]	; (8002edc <console_print_help+0xb4>)
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff fcb1 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tlogout              - end session"_ENDLINE_SEQ);
 8002e96:	4912      	ldr	r1, [pc, #72]	; (8002ee0 <console_print_help+0xb8>)
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7ff fcad 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tvisual              - audio visualization configuration menu"_ENDLINE_SEQ);
 8002e9e:	4911      	ldr	r1, [pc, #68]	; (8002ee4 <console_print_help+0xbc>)
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff fca9 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tbuff                - buff configuration menu"_ENDLINE_SEQ);
 8002ea6:	4910      	ldr	r1, [pc, #64]	; (8002ee8 <console_print_help+0xc0>)
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7ff fca5 	bl	80027f8 <console_print>

#if MICRORL_CFG_USE_COMPLETE
    console_print(microrl_ptr, "Use TAB key for completion"_ENDLINE_SEQ _ENDLINE_SEQ);
 8002eae:	490f      	ldr	r1, [pc, #60]	; (8002eec <console_print_help+0xc4>)
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff fca1 	bl	80027f8 <console_print>
#endif /* MICRORL_CFG_USE_COMPLETE */
}
 8002eb6:	bf00      	nop
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	08013604 	.word	0x08013604
 8002ec4:	08013608 	.word	0x08013608
 8002ec8:	08013614 	.word	0x08013614
 8002ecc:	08013624 	.word	0x08013624
 8002ed0:	20000e68 	.word	0x20000e68
 8002ed4:	08013628 	.word	0x08013628
 8002ed8:	0801365c 	.word	0x0801365c
 8002edc:	08013670 	.word	0x08013670
 8002ee0:	08013698 	.word	0x08013698
 8002ee4:	080136c0 	.word	0x080136c0
 8002ee8:	08013700 	.word	0x08013700
 8002eec:	08013734 	.word	0x08013734

08002ef0 <console_print_buff>:




void console_print_buff(microrl_t *microrl_ptr)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
    console_print(microrl_ptr, _ENDLINE_SEQ);
 8002ef8:	490d      	ldr	r1, [pc, #52]	; (8002f30 <console_print_buff+0x40>)
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff fc7c 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "List of buff commands:"_ENDLINE_SEQ);
 8002f00:	490c      	ldr	r1, [pc, #48]	; (8002f34 <console_print_buff+0x44>)
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff fc78 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\treset               - reset buffer"_ENDLINE_SEQ);
 8002f08:	490b      	ldr	r1, [pc, #44]	; (8002f38 <console_print_buff+0x48>)
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff fc74 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tfree                - free buff memory"_ENDLINE_SEQ);
 8002f10:	490a      	ldr	r1, [pc, #40]	; (8002f3c <console_print_buff+0x4c>)
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff fc70 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tcheck               - check your buff"_ENDLINE_SEQ);
 8002f18:	4909      	ldr	r1, [pc, #36]	; (8002f40 <console_print_buff+0x50>)
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff fc6c 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tback                - back to main menu"_ENDLINE_SEQ _ENDLINE_SEQ);
 8002f20:	4908      	ldr	r1, [pc, #32]	; (8002f44 <console_print_buff+0x54>)
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff fc68 	bl	80027f8 <console_print>
}
 8002f28:	bf00      	nop
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	08013604 	.word	0x08013604
 8002f34:	08013754 	.word	0x08013754
 8002f38:	08013770 	.word	0x08013770
 8002f3c:	08013798 	.word	0x08013798
 8002f40:	080137c4 	.word	0x080137c4
 8002f44:	080137f0 	.word	0x080137f0

08002f48 <console_print_visualizer>:




void console_print_visualizer(microrl_t *microrl_ptr)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
    console_print(microrl_ptr, _ENDLINE_SEQ);
 8002f50:	4909      	ldr	r1, [pc, #36]	; (8002f78 <console_print_visualizer+0x30>)
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff fc50 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "List of audio visualizer commands:"_ENDLINE_SEQ);
 8002f58:	4908      	ldr	r1, [pc, #32]	; (8002f7c <console_print_visualizer+0x34>)
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff fc4c 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tshow               -  show visualization"_ENDLINE_SEQ);
 8002f60:	4907      	ldr	r1, [pc, #28]	; (8002f80 <console_print_visualizer+0x38>)
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff fc48 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tback               -  back to main menu"_ENDLINE_SEQ _ENDLINE_SEQ);
 8002f68:	4906      	ldr	r1, [pc, #24]	; (8002f84 <console_print_visualizer+0x3c>)
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff fc44 	bl	80027f8 <console_print>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	08013604 	.word	0x08013604
 8002f7c:	08013820 	.word	0x08013820
 8002f80:	08013848 	.word	0x08013848
 8002f84:	08013874 	.word	0x08013874

08002f88 <console_print_welcome>:




void console_print_welcome(microrl_t *microrl_ptr)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
    console_print(microrl_ptr, _ENDLINE_SEQ);
 8002f90:	4907      	ldr	r1, [pc, #28]	; (8002fb0 <console_print_welcome+0x28>)
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff fc30 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tWelcome to console!"_ENDLINE_SEQ);
 8002f98:	4906      	ldr	r1, [pc, #24]	; (8002fb4 <console_print_welcome+0x2c>)
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff fc2c 	bl	80027f8 <console_print>
    console_print(microrl_ptr, "\tEnter your login, than your password please"_ENDLINE_SEQ);
 8002fa0:	4905      	ldr	r1, [pc, #20]	; (8002fb8 <console_print_welcome+0x30>)
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff fc28 	bl	80027f8 <console_print>
}
 8002fa8:	bf00      	nop
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	08013604 	.word	0x08013604
 8002fb4:	080138a4 	.word	0x080138a4
 8002fb8:	080138bc 	.word	0x080138bc

08002fbc <console_get_version>:




void console_get_version(char* ver_str)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
    uint32_t ver = microrl_get_version();
 8002fc4:	f001 fbe2 	bl	800478c <microrl_get_version>
 8002fc8:	60f8      	str	r0, [r7, #12]

    ver_str[0] = (char)((ver >> 16) & 0x000000FF) + '0';
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	0c1b      	lsrs	r3, r3, #16
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	3330      	adds	r3, #48	; 0x30
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	701a      	strb	r2, [r3, #0]
    ver_str[1] = '.';
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	222e      	movs	r2, #46	; 0x2e
 8002fde:	701a      	strb	r2, [r3, #0]
    ver_str[2] = (char)((ver >> 8) & 0x000000FF) + '0';
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	0a1b      	lsrs	r3, r3, #8
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3302      	adds	r3, #2
 8002fea:	3230      	adds	r2, #48	; 0x30
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	701a      	strb	r2, [r3, #0]
    ver_str[3] = '.';
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3303      	adds	r3, #3
 8002ff4:	222e      	movs	r2, #46	; 0x2e
 8002ff6:	701a      	strb	r2, [r3, #0]
    ver_str[4] = (char)(ver & 0x000000FF) + '0';
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3304      	adds	r3, #4
 8003000:	3230      	adds	r2, #48	; 0x30
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]
}
 8003006:	bf00      	nop
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <io_init>:




void io_init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
    io_set_mode(IO_LOGS);
 8003014:	2001      	movs	r0, #1
 8003016:	f000 f82b 	bl	8003070 <io_set_mode>

    RxTaskHandle = osThreadNew(IO_RxTask, NULL, &RxTask_attributes);
 800301a:	4a0d      	ldr	r2, [pc, #52]	; (8003050 <io_init+0x40>)
 800301c:	2100      	movs	r1, #0
 800301e:	480d      	ldr	r0, [pc, #52]	; (8003054 <io_init+0x44>)
 8003020:	f002 f804 	bl	800502c <osThreadNew>
 8003024:	4603      	mov	r3, r0
 8003026:	4a0c      	ldr	r2, [pc, #48]	; (8003058 <io_init+0x48>)
 8003028:	6013      	str	r3, [r2, #0]
    TxTaskHandle = osThreadNew(IO_TxTask, NULL, &TxTask_attributes);
 800302a:	4a0c      	ldr	r2, [pc, #48]	; (800305c <io_init+0x4c>)
 800302c:	2100      	movs	r1, #0
 800302e:	480c      	ldr	r0, [pc, #48]	; (8003060 <io_init+0x50>)
 8003030:	f001 fffc 	bl	800502c <osThreadNew>
 8003034:	4603      	mov	r3, r0
 8003036:	4a0b      	ldr	r2, [pc, #44]	; (8003064 <io_init+0x54>)
 8003038:	6013      	str	r3, [r2, #0]
    uartRxQueueHandle = osMessageQueueNew(512, sizeof(uint8_t), &uartRxQueueAttributes);
 800303a:	4a0b      	ldr	r2, [pc, #44]	; (8003068 <io_init+0x58>)
 800303c:	2101      	movs	r1, #1
 800303e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003042:	f002 f9ae 	bl	80053a2 <osMessageQueueNew>
 8003046:	4603      	mov	r3, r0
 8003048:	4a08      	ldr	r2, [pc, #32]	; (800306c <io_init+0x5c>)
 800304a:	6013      	str	r3, [r2, #0]
}
 800304c:	bf00      	nop
 800304e:	bd80      	pop	{r7, pc}
 8003050:	08013a40 	.word	0x08013a40
 8003054:	080030a9 	.word	0x080030a9
 8003058:	20000f60 	.word	0x20000f60
 800305c:	08013a64 	.word	0x08013a64
 8003060:	08003139 	.word	0x08003139
 8003064:	20000f64 	.word	0x20000f64
 8003068:	08013a88 	.word	0x08013a88
 800306c:	20000f68 	.word	0x20000f68

08003070 <io_set_mode>:


void io_set_mode(IOSYS_MODE mode)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
    io_system.mode = mode;
 800307a:	4a04      	ldr	r2, [pc, #16]	; (800308c <io_set_mode+0x1c>)
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	7113      	strb	r3, [r2, #4]
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	20000f50 	.word	0x20000f50

08003090 <io_get_mode>:




IOSYS_MODE io_get_mode(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
    return io_system.mode;
 8003094:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <io_get_mode+0x14>)
 8003096:	791b      	ldrb	r3, [r3, #4]
}
 8003098:	4618      	mov	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20000f50 	.word	0x20000f50

080030a8 <IO_RxTask>:




void IO_RxTask(void *argument)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
    uint8_t rx = 0;
 80030b0:	2300      	movs	r3, #0
 80030b2:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 80030b4:	2300      	movs	r3, #0
 80030b6:	73bb      	strb	r3, [r7, #14]

    log_init();
 80030b8:	f000 f968 	bl	800338c <log_init>
    console_init();
 80030bc:	f7ff fb52 	bl	8002764 <console_init>
    log_print_welcome_msg();
 80030c0:	f000 fa08 	bl	80034d4 <log_print_welcome_msg>

    for(;;)
    {
        if (lwrb_get_free(&data_uart.lwrb_rx) != 0) {
 80030c4:	4819      	ldr	r0, [pc, #100]	; (800312c <IO_RxTask+0x84>)
 80030c6:	f00a ff57 	bl	800df78 <lwrb_get_free>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00e      	beq.n	80030ee <IO_RxTask+0x46>
            lwrb_read(&data_uart.lwrb_rx, &data, sizeof(char));
 80030d0:	f107 030e 	add.w	r3, r7, #14
 80030d4:	2201      	movs	r2, #1
 80030d6:	4619      	mov	r1, r3
 80030d8:	4814      	ldr	r0, [pc, #80]	; (800312c <IO_RxTask+0x84>)
 80030da:	f00a fecd 	bl	800de78 <lwrb_read>
            osMessageQueuePut(uartRxQueueHandle, &data, 0, 100);
 80030de:	4b14      	ldr	r3, [pc, #80]	; (8003130 <IO_RxTask+0x88>)
 80030e0:	6818      	ldr	r0, [r3, #0]
 80030e2:	f107 010e 	add.w	r1, r7, #14
 80030e6:	2364      	movs	r3, #100	; 0x64
 80030e8:	2200      	movs	r2, #0
 80030ea:	f002 f9cd 	bl	8005488 <osMessageQueuePut>
        }

        if (!(io_get_byte(&rx, 100))) {
 80030ee:	f107 030f 	add.w	r3, r7, #15
 80030f2:	2164      	movs	r1, #100	; 0x64
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 f87b 	bl	80031f0 <io_get_byte>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f083 0301 	eor.w	r3, r3, #1
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d110      	bne.n	8003128 <IO_RxTask+0x80>
            continue;
        }

        io_set_rx_handler(rx);
 8003106:	7bfb      	ldrb	r3, [r7, #15]
 8003108:	4618      	mov	r0, r3
 800310a:	f000 f88d 	bl	8003228 <io_set_rx_handler>
        if (io_system.rx_handler != NULL) {
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <IO_RxTask+0x8c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d004      	beq.n	8003120 <IO_RxTask+0x78>
            io_system.rx_handler(rx);
 8003116:	4b07      	ldr	r3, [pc, #28]	; (8003134 <IO_RxTask+0x8c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	7bfa      	ldrb	r2, [r7, #15]
 800311c:	4610      	mov	r0, r2
 800311e:	4798      	blx	r3
        }

        osDelay(1);
 8003120:	2001      	movs	r0, #1
 8003122:	f002 f815 	bl	8005150 <osDelay>
 8003126:	e7cd      	b.n	80030c4 <IO_RxTask+0x1c>
            continue;
 8003128:	bf00      	nop
        if (lwrb_get_free(&data_uart.lwrb_rx) != 0) {
 800312a:	e7cb      	b.n	80030c4 <IO_RxTask+0x1c>
 800312c:	20000e28 	.word	0x20000e28
 8003130:	20000f68 	.word	0x20000f68
 8003134:	20000f50 	.word	0x20000f50

08003138 <IO_TxTask>:




void IO_TxTask(void *argument)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        if (io_get_mode() == IO_CONSOLE) {
 8003140:	f7ff ffa6 	bl	8003090 <io_get_mode>
 8003144:	4603      	mov	r3, r0
 8003146:	2b02      	cmp	r3, #2
 8003148:	d11f      	bne.n	800318a <IO_TxTask+0x52>
            if (!(io_is_tx_buffer_full())) {
 800314a:	f000 f8d3 	bl	80032f4 <io_is_tx_buffer_full>
 800314e:	4603      	mov	r3, r0
 8003150:	f083 0301 	eor.w	r3, r3, #1
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d013      	beq.n	8003182 <IO_TxTask+0x4a>

                uint8_t msg = 0x00;
 800315a:	2300      	movs	r3, #0
 800315c:	73fb      	strb	r3, [r7, #15]
                osStatus_t event = osMessageQueueGet(consoleQueueHandle, &msg, NULL, 200);
 800315e:	4b21      	ldr	r3, [pc, #132]	; (80031e4 <IO_TxTask+0xac>)
 8003160:	6818      	ldr	r0, [r3, #0]
 8003162:	f107 010f 	add.w	r1, r7, #15
 8003166:	23c8      	movs	r3, #200	; 0xc8
 8003168:	2200      	movs	r2, #0
 800316a:	f002 f9ed 	bl	8005548 <osMessageQueueGet>
 800316e:	6138      	str	r0, [r7, #16]

                if (event != osOK) {
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d131      	bne.n	80031da <IO_TxTask+0xa2>
                    continue;
                }
                io_put_data_to_tx_buffer(&msg, sizeof(uint8_t));
 8003176:	f107 030f 	add.w	r3, r7, #15
 800317a:	2101      	movs	r1, #1
 800317c:	4618      	mov	r0, r3
 800317e:	f000 f8c9 	bl	8003314 <io_put_data_to_tx_buffer>
            }
            uart_send_byte_tx_buff(&huart3);
 8003182:	4819      	ldr	r0, [pc, #100]	; (80031e8 <IO_TxTask+0xb0>)
 8003184:	f7ff fa96 	bl	80026b4 <uart_send_byte_tx_buff>
 8003188:	e023      	b.n	80031d2 <IO_TxTask+0x9a>
        }
        else if (io_get_mode() == IO_LOGS) {
 800318a:	f7ff ff81 	bl	8003090 <io_get_mode>
 800318e:	4603      	mov	r3, r0
 8003190:	2b01      	cmp	r3, #1
 8003192:	d11e      	bne.n	80031d2 <IO_TxTask+0x9a>
            if (!(io_is_tx_buffer_full())) {
 8003194:	f000 f8ae 	bl	80032f4 <io_is_tx_buffer_full>
 8003198:	4603      	mov	r3, r0
 800319a:	f083 0301 	eor.w	r3, r3, #1
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d013      	beq.n	80031cc <IO_TxTask+0x94>

                uint8_t msg = 0x00;
 80031a4:	2300      	movs	r3, #0
 80031a6:	73bb      	strb	r3, [r7, #14]
                osStatus_t event = osMessageQueueGet(logsQueueHandle, &msg, NULL, 200);
 80031a8:	4b10      	ldr	r3, [pc, #64]	; (80031ec <IO_TxTask+0xb4>)
 80031aa:	6818      	ldr	r0, [r3, #0]
 80031ac:	f107 010e 	add.w	r1, r7, #14
 80031b0:	23c8      	movs	r3, #200	; 0xc8
 80031b2:	2200      	movs	r2, #0
 80031b4:	f002 f9c8 	bl	8005548 <osMessageQueueGet>
 80031b8:	6178      	str	r0, [r7, #20]

                if (event != osOK) {
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10e      	bne.n	80031de <IO_TxTask+0xa6>
                    continue;
                }
                io_put_data_to_tx_buffer(&msg, sizeof(uint8_t));
 80031c0:	f107 030e 	add.w	r3, r7, #14
 80031c4:	2101      	movs	r1, #1
 80031c6:	4618      	mov	r0, r3
 80031c8:	f000 f8a4 	bl	8003314 <io_put_data_to_tx_buffer>
            }
            uart_send_byte_tx_buff(&huart3);
 80031cc:	4806      	ldr	r0, [pc, #24]	; (80031e8 <IO_TxTask+0xb0>)
 80031ce:	f7ff fa71 	bl	80026b4 <uart_send_byte_tx_buff>
        }
        osDelay(1);
 80031d2:	2001      	movs	r0, #1
 80031d4:	f001 ffbc 	bl	8005150 <osDelay>
 80031d8:	e7b2      	b.n	8003140 <IO_TxTask+0x8>
                    continue;
 80031da:	bf00      	nop
 80031dc:	e7b0      	b.n	8003140 <IO_TxTask+0x8>
                    continue;
 80031de:	bf00      	nop
        if (io_get_mode() == IO_CONSOLE) {
 80031e0:	e7ae      	b.n	8003140 <IO_TxTask+0x8>
 80031e2:	bf00      	nop
 80031e4:	20000f6c 	.word	0x20000f6c
 80031e8:	20000d60 	.word	0x20000d60
 80031ec:	20000f70 	.word	0x20000f70

080031f0 <io_get_byte>:




bool io_get_byte(uint8_t *data, uint32_t timeout_ms)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
    *data = 0x00;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	701a      	strb	r2, [r3, #0]

    osStatus_t event = osMessageQueueGet(uartRxQueueHandle, data, NULL, timeout_ms);
 8003200:	4b08      	ldr	r3, [pc, #32]	; (8003224 <io_get_byte+0x34>)
 8003202:	6818      	ldr	r0, [r3, #0]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	f002 f99d 	bl	8005548 <osMessageQueueGet>
 800320e:	60f8      	str	r0, [r7, #12]

    if (event == osOK) {
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <io_get_byte+0x2a>
        return true;
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <io_get_byte+0x2c>
    }
    else {
        return false;
 800321a:	2300      	movs	r3, #0
    }
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000f68 	.word	0x20000f68

08003228 <io_set_rx_handler>:




void io_set_rx_handler(char rx)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	71fb      	strb	r3, [r7, #7]
    if (io_get_mode() == IO_CONSOLE) {
 8003232:	f7ff ff2d 	bl	8003090 <io_get_mode>
 8003236:	4603      	mov	r3, r0
 8003238:	2b02      	cmp	r3, #2
 800323a:	d103      	bne.n	8003244 <io_set_rx_handler+0x1c>
        io_system.rx_handler = io_console_rx_handler;
 800323c:	4b06      	ldr	r3, [pc, #24]	; (8003258 <io_set_rx_handler+0x30>)
 800323e:	4a07      	ldr	r2, [pc, #28]	; (800325c <io_set_rx_handler+0x34>)
 8003240:	601a      	str	r2, [r3, #0]
        return;
 8003242:	e005      	b.n	8003250 <io_set_rx_handler+0x28>
//    if (io_get_mode() == IO_LOGS) {
//        io_system.rx_handler = io_logs_rx_handler;
//        return;
//    }

    io_set_mode(IO_LOGS);
 8003244:	2001      	movs	r0, #1
 8003246:	f7ff ff13 	bl	8003070 <io_set_mode>
    io_system.rx_handler = io_logs_rx_handler;
 800324a:	4b03      	ldr	r3, [pc, #12]	; (8003258 <io_set_rx_handler+0x30>)
 800324c:	4a04      	ldr	r2, [pc, #16]	; (8003260 <io_set_rx_handler+0x38>)
 800324e:	601a      	str	r2, [r3, #0]
}
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000f50 	.word	0x20000f50
 800325c:	08003265 	.word	0x08003265
 8003260:	080032a1 	.word	0x080032a1

08003264 <io_console_rx_handler>:




void io_console_rx_handler(char rx)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	71fb      	strb	r3, [r7, #7]
    if (!data_uart.flag) {
 800326e:	4b0b      	ldr	r3, [pc, #44]	; (800329c <io_console_rx_handler+0x38>)
 8003270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f083 0301 	eor.w	r3, r3, #1
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d108      	bne.n	8003292 <io_console_rx_handler+0x2e>
        return;
    }

    console_insert_char(rx);
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff faa6 	bl	80027d4 <console_insert_char>

    data_uart.flag = false;
 8003288:	4b04      	ldr	r3, [pc, #16]	; (800329c <io_console_rx_handler+0x38>)
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003290:	e000      	b.n	8003294 <io_console_rx_handler+0x30>
        return;
 8003292:	bf00      	nop
}
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	20000e28 	.word	0x20000e28

080032a0 <io_logs_rx_handler>:




void io_logs_rx_handler(char rx)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	71fb      	strb	r3, [r7, #7]
    if ((rx == 'T') || (rx == 't')) {
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	2b54      	cmp	r3, #84	; 0x54
 80032ae:	d002      	beq.n	80032b6 <io_logs_rx_handler+0x16>
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	2b74      	cmp	r3, #116	; 0x74
 80032b4:	d105      	bne.n	80032c2 <io_logs_rx_handler+0x22>
        io_set_mode(IO_CONSOLE);
 80032b6:	2002      	movs	r0, #2
 80032b8:	f7ff feda 	bl	8003070 <io_set_mode>
        console_start();
 80032bc:	f7ff fa74 	bl	80027a8 <console_start>
        return;
 80032c0:	e008      	b.n	80032d4 <io_logs_rx_handler+0x34>
    }

    if ((rx == 'L') || (rx == 'l')) {
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	2b4c      	cmp	r3, #76	; 0x4c
 80032c6:	d002      	beq.n	80032ce <io_logs_rx_handler+0x2e>
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	2b6c      	cmp	r3, #108	; 0x6c
 80032cc:	d102      	bne.n	80032d4 <io_logs_rx_handler+0x34>
        io_set_mode(IO_LOGS);
 80032ce:	2001      	movs	r0, #1
 80032d0:	f7ff fece 	bl	8003070 <io_set_mode>
    }
//    else if ((rx == 'X') || (rx == 'x')) {
//        io_set_mode(IO_IDLE);
//        log_clear_queues();
//    }
}
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <io_clear_rx_queue>:




void io_clear_rx_queue(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
    osMessageQueueReset(uartRxQueueHandle);
 80032e0:	4b03      	ldr	r3, [pc, #12]	; (80032f0 <io_clear_rx_queue+0x14>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f002 f98d 	bl	8005604 <osMessageQueueReset>
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20000f68 	.word	0x20000f68

080032f4 <io_is_tx_buffer_full>:




bool io_is_tx_buffer_full(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
    return (lwrb_get_free(&data_uart.lwrb_tx) == 0 ? true : false);
 80032f8:	4805      	ldr	r0, [pc, #20]	; (8003310 <io_is_tx_buffer_full+0x1c>)
 80032fa:	f00a fe3d 	bl	800df78 <lwrb_get_free>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
}
 800330a:	4618      	mov	r0, r3
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20000e3c 	.word	0x20000e3c

08003314 <io_put_data_to_tx_buffer>:




bool io_put_data_to_tx_buffer(const void* data, size_t len)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
    if (lwrb_get_free(&data_uart.lwrb_tx) == 0) {
 800331e:	480b      	ldr	r0, [pc, #44]	; (800334c <io_put_data_to_tx_buffer+0x38>)
 8003320:	f00a fe2a 	bl	800df78 <lwrb_get_free>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <io_put_data_to_tx_buffer+0x1a>
        return false;
 800332a:	2300      	movs	r3, #0
 800332c:	e00a      	b.n	8003344 <io_put_data_to_tx_buffer+0x30>
    }

    return (lwrb_write(&data_uart.lwrb_tx, data, len) > 0 ? true : false);
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4806      	ldr	r0, [pc, #24]	; (800334c <io_put_data_to_tx_buffer+0x38>)
 8003334:	f00a fd20 	bl	800dd78 <lwrb_write>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf14      	ite	ne
 800333e:	2301      	movne	r3, #1
 8003340:	2300      	moveq	r3, #0
 8003342:	b2db      	uxtb	r3, r3
}
 8003344:	4618      	mov	r0, r3
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000e3c 	.word	0x20000e3c

08003350 <io_put_data_to_rx_buffer>:




bool io_put_data_to_rx_buffer(const void* data, size_t len)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
    if (lwrb_get_free(&data_uart.lwrb_rx) == 0) {
 800335a:	480b      	ldr	r0, [pc, #44]	; (8003388 <io_put_data_to_rx_buffer+0x38>)
 800335c:	f00a fe0c 	bl	800df78 <lwrb_get_free>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <io_put_data_to_rx_buffer+0x1a>
        return false;
 8003366:	2300      	movs	r3, #0
 8003368:	e00a      	b.n	8003380 <io_put_data_to_rx_buffer+0x30>
    }

    return (lwrb_write(&data_uart.lwrb_rx, data, len) > 0 ? true : false);
 800336a:	683a      	ldr	r2, [r7, #0]
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	4806      	ldr	r0, [pc, #24]	; (8003388 <io_put_data_to_rx_buffer+0x38>)
 8003370:	f00a fd02 	bl	800dd78 <lwrb_write>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	bf14      	ite	ne
 800337a:	2301      	movne	r3, #1
 800337c:	2300      	moveq	r3, #0
 800337e:	b2db      	uxtb	r3, r3
}
 8003380:	4618      	mov	r0, r3
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000e28 	.word	0x20000e28

0800338c <log_init>:




void log_init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
    consoleQueueHandle = osMessageQueueNew(512, sizeof(uint8_t), &consoleQueueAttributes);
 8003390:	4a0d      	ldr	r2, [pc, #52]	; (80033c8 <log_init+0x3c>)
 8003392:	2101      	movs	r1, #1
 8003394:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003398:	f002 f803 	bl	80053a2 <osMessageQueueNew>
 800339c:	4603      	mov	r3, r0
 800339e:	4a0b      	ldr	r2, [pc, #44]	; (80033cc <log_init+0x40>)
 80033a0:	6013      	str	r3, [r2, #0]
    logsQueueHandle = osMessageQueueNew(512, sizeof(uint8_t), &logsQueueAttributes);
 80033a2:	4a0b      	ldr	r2, [pc, #44]	; (80033d0 <log_init+0x44>)
 80033a4:	2101      	movs	r1, #1
 80033a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80033aa:	f001 fffa 	bl	80053a2 <osMessageQueueNew>
 80033ae:	4603      	mov	r3, r0
 80033b0:	4a08      	ldr	r2, [pc, #32]	; (80033d4 <log_init+0x48>)
 80033b2:	6013      	str	r3, [r2, #0]

    lwprintf_init_ex(&console, lwprintf_console_out);
 80033b4:	4908      	ldr	r1, [pc, #32]	; (80033d8 <log_init+0x4c>)
 80033b6:	4809      	ldr	r0, [pc, #36]	; (80033dc <log_init+0x50>)
 80033b8:	f00a fba8 	bl	800db0c <lwprintf_init_ex>
    lwprintf_init_ex(&logs, lwprintf_logs_out);
 80033bc:	4908      	ldr	r1, [pc, #32]	; (80033e0 <log_init+0x54>)
 80033be:	4809      	ldr	r0, [pc, #36]	; (80033e4 <log_init+0x58>)
 80033c0:	f00a fba4 	bl	800db0c <lwprintf_init_ex>
}
 80033c4:	bf00      	nop
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	08013aa0 	.word	0x08013aa0
 80033cc:	20000f6c 	.word	0x20000f6c
 80033d0:	08013ab8 	.word	0x08013ab8
 80033d4:	20000f70 	.word	0x20000f70
 80033d8:	080034a1 	.word	0x080034a1
 80033dc:	20000f74 	.word	0x20000f74
 80033e0:	0800346d 	.word	0x0800346d
 80033e4:	20000f7c 	.word	0x20000f7c

080033e8 <log_clear_queues>:




void log_clear_queues(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
    osMessageQueueReset(logsQueueHandle);
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <log_clear_queues+0x1c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f002 f907 	bl	8005604 <osMessageQueueReset>
    osMessageQueueReset(consoleQueueHandle);
 80033f6:	4b04      	ldr	r3, [pc, #16]	; (8003408 <log_clear_queues+0x20>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f002 f902 	bl	8005604 <osMessageQueueReset>
}
 8003400:	bf00      	nop
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20000f70 	.word	0x20000f70
 8003408:	20000f6c 	.word	0x20000f6c

0800340c <log_printf_logs>:




int log_printf_logs(const char *fmt, ...)
{
 800340c:	b40f      	push	{r0, r1, r2, r3}
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
    va_list args;
    int len;

    va_start(args, fmt);
 8003414:	f107 0314 	add.w	r3, r7, #20
 8003418:	603b      	str	r3, [r7, #0]
    len = lwprintf_vprintf_ex(&logs, fmt, args);
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	6939      	ldr	r1, [r7, #16]
 800341e:	4806      	ldr	r0, [pc, #24]	; (8003438 <log_printf_logs+0x2c>)
 8003420:	f00a fba4 	bl	800db6c <lwprintf_vprintf_ex>
 8003424:	6078      	str	r0, [r7, #4]
    va_end(args);

    return (len);
 8003426:	687b      	ldr	r3, [r7, #4]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003432:	b004      	add	sp, #16
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000f7c 	.word	0x20000f7c

0800343c <log_printf_console>:




int log_printf_console(const char *fmt, ...)
{
 800343c:	b40f      	push	{r0, r1, r2, r3}
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
    va_list args;
    int len;

    va_start(args, fmt);
 8003444:	f107 0314 	add.w	r3, r7, #20
 8003448:	603b      	str	r3, [r7, #0]
    len = lwprintf_vprintf_ex(&console, fmt, args);
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	6939      	ldr	r1, [r7, #16]
 800344e:	4806      	ldr	r0, [pc, #24]	; (8003468 <log_printf_console+0x2c>)
 8003450:	f00a fb8c 	bl	800db6c <lwprintf_vprintf_ex>
 8003454:	6078      	str	r0, [r7, #4]
    va_end(args);

    return (len);
 8003456:	687b      	ldr	r3, [r7, #4]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3708      	adds	r7, #8
 800345c:	46bd      	mov	sp, r7
 800345e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003462:	b004      	add	sp, #16
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	20000f74 	.word	0x20000f74

0800346c <lwprintf_logs_out>:
/******************************************************************************/



static int lwprintf_logs_out(int ch, lwprintf_t* p)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
    uint8_t c = (uint8_t)ch;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	73fb      	strb	r3, [r7, #15]

    if (c == '\0') {
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <lwprintf_logs_out+0x18>
        return ch;           //to prevent printing '0' in the end of any (char*)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	e007      	b.n	8003494 <lwprintf_logs_out+0x28>
    }

    osMessageQueuePut(logsQueueHandle, &ch, 0, 200);
 8003484:	4b05      	ldr	r3, [pc, #20]	; (800349c <lwprintf_logs_out+0x30>)
 8003486:	6818      	ldr	r0, [r3, #0]
 8003488:	1d39      	adds	r1, r7, #4
 800348a:	23c8      	movs	r3, #200	; 0xc8
 800348c:	2200      	movs	r2, #0
 800348e:	f001 fffb 	bl	8005488 <osMessageQueuePut>

    return (ch);
 8003492:	687b      	ldr	r3, [r7, #4]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20000f70 	.word	0x20000f70

080034a0 <lwprintf_console_out>:




static int lwprintf_console_out(int ch, lwprintf_t* p)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
    uint8_t c = (uint8_t)ch;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	73fb      	strb	r3, [r7, #15]

    if (c == '\0') {
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <lwprintf_console_out+0x18>
        return ch;           //to prevent printing '0' in the end of any (char*)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	e007      	b.n	80034c8 <lwprintf_console_out+0x28>
    }

    osMessageQueuePut(consoleQueueHandle, &ch, 0, 200);
 80034b8:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <lwprintf_console_out+0x30>)
 80034ba:	6818      	ldr	r0, [r3, #0]
 80034bc:	1d39      	adds	r1, r7, #4
 80034be:	23c8      	movs	r3, #200	; 0xc8
 80034c0:	2200      	movs	r2, #0
 80034c2:	f001 ffe1 	bl	8005488 <osMessageQueuePut>

    return (ch);
 80034c6:	687b      	ldr	r3, [r7, #4]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20000f6c 	.word	0x20000f6c

080034d4 <log_print_welcome_msg>:




void log_print_welcome_msg(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
    log_printf_crlf("");
 80034d8:	480f      	ldr	r0, [pc, #60]	; (8003518 <log_print_welcome_msg+0x44>)
 80034da:	f7ff ff97 	bl	800340c <log_printf_logs>
 80034de:	480f      	ldr	r0, [pc, #60]	; (800351c <log_print_welcome_msg+0x48>)
 80034e0:	f7ff ff94 	bl	800340c <log_printf_logs>
    log_printf_crlf("");
 80034e4:	480c      	ldr	r0, [pc, #48]	; (8003518 <log_print_welcome_msg+0x44>)
 80034e6:	f7ff ff91 	bl	800340c <log_printf_logs>
 80034ea:	480c      	ldr	r0, [pc, #48]	; (800351c <log_print_welcome_msg+0x48>)
 80034ec:	f7ff ff8e 	bl	800340c <log_printf_logs>
    log_printf_crlf("\tWelcome to STM32F407 Discovery firmware with FreeRTOS");
 80034f0:	480b      	ldr	r0, [pc, #44]	; (8003520 <log_print_welcome_msg+0x4c>)
 80034f2:	f7ff ff8b 	bl	800340c <log_printf_logs>
 80034f6:	4809      	ldr	r0, [pc, #36]	; (800351c <log_print_welcome_msg+0x48>)
 80034f8:	f7ff ff88 	bl	800340c <log_printf_logs>
    log_printf_crlf("");
 80034fc:	4806      	ldr	r0, [pc, #24]	; (8003518 <log_print_welcome_msg+0x44>)
 80034fe:	f7ff ff85 	bl	800340c <log_printf_logs>
 8003502:	4806      	ldr	r0, [pc, #24]	; (800351c <log_print_welcome_msg+0x48>)
 8003504:	f7ff ff82 	bl	800340c <log_printf_logs>
    log_printf_crlf("");
 8003508:	4803      	ldr	r0, [pc, #12]	; (8003518 <log_print_welcome_msg+0x44>)
 800350a:	f7ff ff7f 	bl	800340c <log_printf_logs>
 800350e:	4803      	ldr	r0, [pc, #12]	; (800351c <log_print_welcome_msg+0x48>)
 8003510:	f7ff ff7c 	bl	800340c <log_printf_logs>
}
 8003514:	bf00      	nop
 8003516:	bd80      	pop	{r7, pc}
 8003518:	08013924 	.word	0x08013924
 800351c:	08013928 	.word	0x08013928
 8003520:	0801392c 	.word	0x0801392c

08003524 <prv_cmdline_buf_split>:
 * \param[out]      tkn_str_arr: Tokens buffer stored split words
 * \param[out]      tkn_cnt_ptr: Number of split tokens
 * \param[in]       limit: Number of command line characters to split
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
static microrlr_t prv_cmdline_buf_split(microrl_t* mrl, const char** tkn_str_arr, uint8_t* tkn_cnt_ptr, size_t limit) {
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
 8003530:	603b      	str	r3, [r7, #0]
    uint8_t num = 0;
 8003532:	2300      	movs	r3, #0
 8003534:	75fb      	strb	r3, [r7, #23]
    char *str = mrl->cmdline_str;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	3314      	adds	r3, #20
 800353a:	613b      	str	r3, [r7, #16]

    /* Process complete string */
    while (*str != '\0') {
 800353c:	e03c      	b.n	80035b8 <prv_cmdline_buf_split+0x94>
                    ++str;
                }
            }
        } else {
#endif /* MICRORL_CFG_USE_QUOTING */
            tkn_str_arr[num++] = str;           /* Set start of argument directly on character */
 800353e:	7dfb      	ldrb	r3, [r7, #23]
 8003540:	1c5a      	adds	r2, r3, #1
 8003542:	75fa      	strb	r2, [r7, #23]
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	4413      	add	r3, r2
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	601a      	str	r2, [r3, #0]
            while ((*str != ' ' && *str != '\0')) {
 800354e:	e018      	b.n	8003582 <prv_cmdline_buf_split+0x5e>
                if (!((size_t)(str - mrl->cmdline_str) < limit)) {
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	3314      	adds	r3, #20
 8003554:	693a      	ldr	r2, [r7, #16]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	461a      	mov	r2, r3
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	4293      	cmp	r3, r2
 800355e:	d80d      	bhi.n	800357c <prv_cmdline_buf_split+0x58>
                    tkn_str_arr[--num] = NULL;
 8003560:	7dfb      	ldrb	r3, [r7, #23]
 8003562:	3b01      	subs	r3, #1
 8003564:	75fb      	strb	r3, [r7, #23]
 8003566:	7dfb      	ldrb	r3, [r7, #23]
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	4413      	add	r3, r2
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
                    *tkn_cnt_ptr = num;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	7dfa      	ldrb	r2, [r7, #23]
 8003576:	701a      	strb	r2, [r3, #0]
                    return microrlOK;
 8003578:	2300      	movs	r3, #0
 800357a:	e027      	b.n	80035cc <prv_cmdline_buf_split+0xa8>
#if MICRORL_CFG_USE_QUOTING
                if (*str == '"' || *str == '\'') {   /* Quote should not be here... */
                    *str = '\0';                /* ...add NULL termination to end token */
                }
#endif /* MICRORL_CFG_USE_QUOTING */
                ++str;
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	3301      	adds	r3, #1
 8003580:	613b      	str	r3, [r7, #16]
            while ((*str != ' ' && *str != '\0')) {
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	2b20      	cmp	r3, #32
 8003588:	d003      	beq.n	8003592 <prv_cmdline_buf_split+0x6e>
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1de      	bne.n	8003550 <prv_cmdline_buf_split+0x2c>
            }
            if (*str == '\0') {
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d013      	beq.n	80035c2 <prv_cmdline_buf_split+0x9e>
                break;
            }
            *str = '\0';
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	2200      	movs	r2, #0
 800359e:	701a      	strb	r2, [r3, #0]
            ++str;
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	3301      	adds	r3, #1
 80035a4:	613b      	str	r3, [r7, #16]
#if MICRORL_CFG_USE_QUOTING
        }
#endif /* MICRORL_CFG_USE_QUOTING */
        if (num == MICRORL_CFG_CMD_TOKEN_NMB && *str != '\0') {     /* Check for number of tokens */
 80035a6:	7dfb      	ldrb	r3, [r7, #23]
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d105      	bne.n	80035b8 <prv_cmdline_buf_split+0x94>
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <prv_cmdline_buf_split+0x94>
            return microrlERRTKNNUM;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e009      	b.n	80035cc <prv_cmdline_buf_split+0xa8>
    while (*str != '\0') {
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1be      	bne.n	800353e <prv_cmdline_buf_split+0x1a>
 80035c0:	e000      	b.n	80035c4 <prv_cmdline_buf_split+0xa0>
                break;
 80035c2:	bf00      	nop
        }
    }

    *tkn_cnt_ptr = num;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	7dfa      	ldrb	r2, [r7, #23]
 80035c8:	701a      	strb	r2, [r3, #0]
    return microrlOK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	371c      	adds	r7, #28
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <prv_cmdline_buf_insert_text>:
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       text_str: Text to store on the command line
 * \param[in]       len: Length of text to store
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
static microrlr_t prv_cmdline_buf_insert_text(microrl_t* mrl, const char* text_str, size_t len) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
    if ((mrl->cmdlen + len) > (MICRORL_ARRAYSIZE(mrl->cmdline_str) - 1)) {
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4413      	add	r3, r2
 80035ec:	2b3c      	cmp	r3, #60	; 0x3c
 80035ee:	d901      	bls.n	80035f4 <prv_cmdline_buf_insert_text+0x1c>
        return microrlERRCLFULL;
 80035f0:	2304      	movs	r3, #4
 80035f2:	e057      	b.n	80036a4 <prv_cmdline_buf_insert_text+0xcc>
    }

#if MICRORL_CFG_USE_ECHO_OFF
    if ((mrl->echo != MICRORL_ECHO_ON) && (mrl->echo_off_pos == -1)) {
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d00b      	beq.n	8003616 <prv_cmdline_buf_insert_text+0x3e>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003608:	d105      	bne.n	8003616 <prv_cmdline_buf_insert_text+0x3e>
        mrl->echo_off_pos = mrl->cmdlen;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360e:	461a      	mov	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
#endif /* MICRORL_CFG_USE_ECHO_OFF */
    memmove(mrl->cmdline_str + mrl->cursor + len,
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f103 0214 	add.w	r2, r3, #20
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	440b      	add	r3, r1
 8003624:	18d0      	adds	r0, r2, r3
            mrl->cmdline_str + mrl->cursor,
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f103 0214 	add.w	r2, r3, #20
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    memmove(mrl->cmdline_str + mrl->cursor + len,
 8003630:	18d1      	adds	r1, r2, r3
            mrl->cmdlen - mrl->cursor);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    memmove(mrl->cmdline_str + mrl->cursor + len,
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	461a      	mov	r2, r3
 800363e:	f00c fcab 	bl	800ff98 <memmove>
    for (size_t i = 0; i < len; ++i) {
 8003642:	2300      	movs	r3, #0
 8003644:	617b      	str	r3, [r7, #20]
 8003646:	e00e      	b.n	8003666 <prv_cmdline_buf_insert_text+0x8e>
        mrl->cmdline_str[mrl->cursor + i] = text_str[i];
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	441a      	add	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	440b      	add	r3, r1
 8003656:	7811      	ldrb	r1, [r2, #0]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4413      	add	r3, r2
 800365c:	460a      	mov	r2, r1
 800365e:	751a      	strb	r2, [r3, #20]
    for (size_t i = 0; i < len; ++i) {
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	3301      	adds	r3, #1
 8003664:	617b      	str	r3, [r7, #20]
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	429a      	cmp	r2, r3
 800366c:	d3ec      	bcc.n	8003648 <prv_cmdline_buf_insert_text+0x70>
    }
    mrl->cursor += len;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	441a      	add	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	659a      	str	r2, [r3, #88]	; 0x58
    mrl->cmdlen += len;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	441a      	add	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	655a      	str	r2, [r3, #84]	; 0x54
    memset(&mrl->cmdline_str[mrl->cmdlen], 0x00, MICRORL_ARRAYSIZE(mrl->cmdline_str) - 1 - mrl->cmdlen);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368a:	3310      	adds	r3, #16
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	4413      	add	r3, r2
 8003690:	1d18      	adds	r0, r3, #4
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003696:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 800369a:	461a      	mov	r2, r3
 800369c:	2100      	movs	r1, #0
 800369e:	f00c fc95 	bl	800ffcc <memset>

    return microrlOK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <prv_cmdline_buf_backspace>:
/**
 * \brief           Remove len characters backwards at cursor
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       len: Number of chars to remove
 */
static void prv_cmdline_buf_backspace(microrl_t* mrl, size_t len) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
    if (mrl->cursor < len) {
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d82a      	bhi.n	8003716 <prv_cmdline_buf_backspace+0x6a>
        return;
    }

    memmove(mrl->cmdline_str + mrl->cursor - len,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f103 0214 	add.w	r2, r3, #20
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	1acb      	subs	r3, r1, r3
 80036ce:	18d0      	adds	r0, r2, r3
            mrl->cmdline_str + mrl->cursor,
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f103 0214 	add.w	r2, r3, #20
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    memmove(mrl->cmdline_str + mrl->cursor - len,
 80036da:	18d1      	adds	r1, r2, r3
            mrl->cmdlen - mrl->cursor + len);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e4:	1ad2      	subs	r2, r2, r3
    memmove(mrl->cmdline_str + mrl->cursor - len,
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	4413      	add	r3, r2
 80036ea:	461a      	mov	r2, r3
 80036ec:	f00c fc54 	bl	800ff98 <memmove>
    mrl->cursor -= len;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	1ad2      	subs	r2, r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	659a      	str	r2, [r3, #88]	; 0x58
    mrl->cmdline_str[mrl->cmdlen] = '\0';
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4413      	add	r3, r2
 8003704:	2200      	movs	r2, #0
 8003706:	751a      	strb	r2, [r3, #20]
    mrl->cmdlen -= len;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	1ad2      	subs	r2, r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	655a      	str	r2, [r3, #84]	; 0x54
 8003714:	e000      	b.n	8003718 <prv_cmdline_buf_backspace+0x6c>
        return;
 8003716:	bf00      	nop
}
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <prv_cmdline_buf_delete>:

/**
 * \brief           Remove one characters forward at cursor
 * \param[in,out]   mrl: \ref microrl_t working instance
 */
static void prv_cmdline_buf_delete(microrl_t* mrl) {
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
    if ((mrl->cmdlen == 0) || (mrl->cursor == mrl->cmdlen)) {
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800372a:	2b00      	cmp	r3, #0
 800372c:	d027      	beq.n	800377e <prv_cmdline_buf_delete+0x60>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003736:	429a      	cmp	r2, r3
 8003738:	d021      	beq.n	800377e <prv_cmdline_buf_delete+0x60>
        return;
    }

    memmove(mrl->cmdline_str + mrl->cursor,
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f103 0214 	add.w	r2, r3, #20
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003744:	18d0      	adds	r0, r2, r3
            mrl->cmdline_str + mrl->cursor + 1,
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f103 0214 	add.w	r2, r3, #20
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003750:	3301      	adds	r3, #1
    memmove(mrl->cmdline_str + mrl->cursor,
 8003752:	18d1      	adds	r1, r2, r3
            mrl->cmdlen - mrl->cursor + 1);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375c:	1ad3      	subs	r3, r2, r3
    memmove(mrl->cmdline_str + mrl->cursor,
 800375e:	3301      	adds	r3, #1
 8003760:	461a      	mov	r2, r3
 8003762:	f00c fc19 	bl	800ff98 <memmove>
    mrl->cmdline_str[mrl->cmdlen] = '\0';
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	4413      	add	r3, r2
 800376e:	2200      	movs	r2, #0
 8003770:	751a      	strb	r2, [r3, #20]
    --mrl->cmdlen;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003776:	1e5a      	subs	r2, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	655a      	str	r2, [r3, #84]	; 0x54
 800377c:	e000      	b.n	8003780 <prv_cmdline_buf_delete+0x62>
        return;
 800377e:	bf00      	nop
}
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <prv_cmdline_buf_reset>:

/**
 * \brief           Reset command line buffer and its position pointers
 * \param[out]      mrl: \ref microrl_t working instance
 */
MICRORL_CFG_STATIC_INLINE void prv_cmdline_buf_reset(microrl_t* mrl) {
 8003786:	b580      	push	{r7, lr}
 8003788:	b082      	sub	sp, #8
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
    memset(mrl->cmdline_str, 0x00, sizeof(mrl->cmdline_str));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	3314      	adds	r3, #20
 8003792:	223d      	movs	r2, #61	; 0x3d
 8003794:	2100      	movs	r1, #0
 8003796:	4618      	mov	r0, r3
 8003798:	f00c fc18 	bl	800ffcc <memset>
    mrl->cmdlen = 0;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	655a      	str	r2, [r3, #84]	; 0x54
    mrl->cursor = 0;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	659a      	str	r2, [r3, #88]	; 0x58
}
 80037a8:	bf00      	nop
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <prv_terminal_print_prompt>:

/**
 * \brief           Print prompt string in terminal
 * \param[in]       mrl: \ref microrl_t working instance
 */
MICRORL_CFG_STATIC_INLINE void prv_terminal_print_prompt(microrl_t* mrl) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
    mrl->out_fn(mrl, MICRORL_CFG_PROMPT_COLOR);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4909      	ldr	r1, [pc, #36]	; (80037e4 <prv_terminal_print_prompt+0x34>)
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	4798      	blx	r3
    mrl->out_fn(mrl, mrl->prompt_ptr);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6912      	ldr	r2, [r2, #16]
 80037ca:	4611      	mov	r1, r2
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	4798      	blx	r3
    mrl->out_fn(mrl, MICRORL_COLOR_DEFAULT);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4904      	ldr	r1, [pc, #16]	; (80037e8 <prv_terminal_print_prompt+0x38>)
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	4798      	blx	r3
}
 80037da:	bf00      	nop
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	08013964 	.word	0x08013964
 80037e8:	0801396c 	.word	0x0801396c

080037ec <prv_terminal_backspace>:
/**
 * \brief           Clear the last character in the terminal command line
 *                      and move the cursor to its position
 * \param[in]       mrl: \ref microrl_t working instance
 */
MICRORL_CFG_STATIC_INLINE void prv_terminal_backspace(microrl_t* mrl) {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
    mrl->out_fn(mrl, "\033[D \033[D");
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4903      	ldr	r1, [pc, #12]	; (8003808 <prv_terminal_backspace+0x1c>)
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	4798      	blx	r3
}
 80037fe:	bf00      	nop
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	08013974 	.word	0x08013974

0800380c <prv_terminal_newline>:

/**
 * \brief           Print end line symbol defined in \ref MICRORL_CFG_END_LINE config
 * \param[in]       mrl: \ref microrl_t working instance
 */
MICRORL_CFG_STATIC_INLINE void prv_terminal_newline(microrl_t* mrl) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
    mrl->out_fn(mrl, MICRORL_CFG_END_LINE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4903      	ldr	r1, [pc, #12]	; (8003828 <prv_terminal_newline+0x1c>)
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	4798      	blx	r3
}
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	0801397c 	.word	0x0801397c

0800382c <prv_cursor_generate_move>:
 *                      The passed string must be at least 7 bytes long
 * \param[in]       str: The original string before moving the cursor
 * \param[in]       offset: Positive or negative interval to move cursor
 * \return          The original string after moving the cursor
 */
static char* prv_cursor_generate_move(char* str, int32_t offset) {
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
    char c = 'C';
 8003836:	2343      	movs	r3, #67	; 0x43
 8003838:	75fb      	strb	r3, [r7, #23]

    if (offset > 999) {
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003840:	db02      	blt.n	8003848 <prv_cursor_generate_move+0x1c>
        offset = 999;
 8003842:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003846:	603b      	str	r3, [r7, #0]
    }
    if (offset < -999) {
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800384e:	dc01      	bgt.n	8003854 <prv_cursor_generate_move+0x28>
        offset = -999;
 8003850:	4b33      	ldr	r3, [pc, #204]	; (8003920 <prv_cursor_generate_move+0xf4>)
 8003852:	603b      	str	r3, [r7, #0]
    }
    if (offset < 0) {
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	da05      	bge.n	8003866 <prv_cursor_generate_move+0x3a>
        offset = -offset;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	425b      	negs	r3, r3
 800385e:	603b      	str	r3, [r7, #0]
        c = 'D';
 8003860:	2344      	movs	r3, #68	; 0x44
 8003862:	75fb      	strb	r3, [r7, #23]
 8003864:	e007      	b.n	8003876 <prv_cursor_generate_move+0x4a>
    } else if (offset == 0) {
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d104      	bne.n	8003876 <prv_cursor_generate_move+0x4a>
        *str = '\0';
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	701a      	strb	r2, [r3, #0]
        return str;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	e04e      	b.n	8003914 <prv_cursor_generate_move+0xe8>
    }

#if MICRORL_CFG_USE_LIBC_STDIO
    str += sprintf(str, "\033[%d%c", offset, c);
#else
    *str++ = '\033';
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	1c5a      	adds	r2, r3, #1
 800387a:	607a      	str	r2, [r7, #4]
 800387c:	221b      	movs	r2, #27
 800387e:	701a      	strb	r2, [r3, #0]
    *str++ = '[';
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	225b      	movs	r2, #91	; 0x5b
 8003888:	701a      	strb	r2, [r3, #0]

    char tmp_str[4] = {0};
 800388a:	2300      	movs	r3, #0
 800388c:	60bb      	str	r3, [r7, #8]
    size_t i = 0;
 800388e:	2300      	movs	r3, #0
 8003890:	613b      	str	r3, [r7, #16]

    while (offset > 0) {
 8003892:	e01d      	b.n	80038d0 <prv_cursor_generate_move+0xa4>
        tmp_str[i++] = (offset % 10) + '0';
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	4b23      	ldr	r3, [pc, #140]	; (8003924 <prv_cursor_generate_move+0xf8>)
 8003898:	fb83 1302 	smull	r1, r3, r3, r2
 800389c:	1099      	asrs	r1, r3, #2
 800389e:	17d3      	asrs	r3, r2, #31
 80038a0:	1ac9      	subs	r1, r1, r3
 80038a2:	460b      	mov	r3, r1
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	1ad1      	subs	r1, r2, r3
 80038ac:	b2ca      	uxtb	r2, r1
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1c59      	adds	r1, r3, #1
 80038b2:	6139      	str	r1, [r7, #16]
 80038b4:	3230      	adds	r2, #48	; 0x30
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	3318      	adds	r3, #24
 80038ba:	443b      	add	r3, r7
 80038bc:	f803 2c10 	strb.w	r2, [r3, #-16]
        offset /= 10;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	4a18      	ldr	r2, [pc, #96]	; (8003924 <prv_cursor_generate_move+0xf8>)
 80038c4:	fb82 1203 	smull	r1, r2, r2, r3
 80038c8:	1092      	asrs	r2, r2, #2
 80038ca:	17db      	asrs	r3, r3, #31
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	603b      	str	r3, [r7, #0]
    while (offset > 0) {
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	dcde      	bgt.n	8003894 <prv_cursor_generate_move+0x68>
    }

    for (size_t j = 0; j < i; ++j) {            /* Write reversed numerals to result */
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	e00e      	b.n	80038fa <prv_cursor_generate_move+0xce>
        *str++ = tmp_str[i - j - 1];
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	1e5a      	subs	r2, r3, #1
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	1c59      	adds	r1, r3, #1
 80038e8:	6079      	str	r1, [r7, #4]
 80038ea:	3218      	adds	r2, #24
 80038ec:	443a      	add	r2, r7
 80038ee:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80038f2:	701a      	strb	r2, [r3, #0]
    for (size_t j = 0; j < i; ++j) {            /* Write reversed numerals to result */
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	3301      	adds	r3, #1
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d3ec      	bcc.n	80038dc <prv_cursor_generate_move+0xb0>
    }

    *str++ = c;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	7dfa      	ldrb	r2, [r7, #23]
 800390a:	701a      	strb	r2, [r3, #0]
    *str = '\0';
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	701a      	strb	r2, [r3, #0]
#endif /* MICRORL_CFG_USE_LIBC_STDIO */

    return str;
 8003912:	687b      	ldr	r3, [r7, #4]
}
 8003914:	4618      	mov	r0, r3
 8003916:	371c      	adds	r7, #28
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	fffffc19 	.word	0xfffffc19
 8003924:	66666667 	.word	0x66666667

08003928 <prv_terminal_move_cursor>:
 * \brief           Set cursor at current position + offset (positive or negative)
 *                      in terminal command line
 * \param[in]       mrl: \ref microrl_t working instance
 * \param[in]       offset: Positive or negative interval to move cursor
 */
static void prv_terminal_move_cursor(microrl_t* mrl, int32_t offset) {
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
    if (offset == 0) {
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d015      	beq.n	8003964 <prv_terminal_move_cursor+0x3c>
        return;
    }

    char str[16] = {0};
 8003938:	2300      	movs	r3, #0
 800393a:	60bb      	str	r3, [r7, #8]
 800393c:	f107 030c 	add.w	r3, r7, #12
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	609a      	str	r2, [r3, #8]
    prv_cursor_generate_move(str, offset);
 8003948:	f107 0308 	add.w	r3, r7, #8
 800394c:	6839      	ldr	r1, [r7, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff ff6c 	bl	800382c <prv_cursor_generate_move>
    mrl->out_fn(mrl, str);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f107 0208 	add.w	r2, r7, #8
 800395c:	4611      	mov	r1, r2
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	4798      	blx	r3
 8003962:	e000      	b.n	8003966 <prv_terminal_move_cursor+0x3e>
        return;
 8003964:	bf00      	nop
}
 8003966:	3718      	adds	r7, #24
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <prv_terminal_print_line>:
 * \brief           Print command line buffer to specified position
 * \param[in]       mrl: \ref microrl_t working instance
 * \param[in]       pos: Start position from which the line will be printed
 * \param[in]       reset: Flag to reset the cursor position
 */
static void prv_terminal_print_line(microrl_t* mrl, int32_t pos, uint8_t reset) {
 800396c:	b590      	push	{r4, r7, lr}
 800396e:	b091      	sub	sp, #68	; 0x44
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	4613      	mov	r3, r2
 8003978:	71fb      	strb	r3, [r7, #7]
    char str[MICRORL_CFG_PRINT_BUFFER_LEN] = {0};
 800397a:	2300      	movs	r3, #0
 800397c:	613b      	str	r3, [r7, #16]
 800397e:	f107 0314 	add.w	r3, r7, #20
 8003982:	2224      	movs	r2, #36	; 0x24
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f00c fb20 	bl	800ffcc <memset>
    char* str_ptr = str;
 800398c:	f107 0310 	add.w	r3, r7, #16
 8003990:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (reset) {
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d011      	beq.n	80039bc <prv_terminal_print_line+0x50>
#if MICRORL_CFG_USE_CARRIAGE_RETURN
        *str_ptr++ = '\r';
 8003998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800399e:	220d      	movs	r2, #13
 80039a0:	701a      	strb	r2, [r3, #0]
        str_ptr = prv_cursor_generate_move(str_ptr, strlen(mrl->prompt_ptr) + pos);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fc fc2c 	bl	8000204 <strlen>
 80039ac:	4602      	mov	r2, r0
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	4413      	add	r3, r2
 80039b2:	4619      	mov	r1, r3
 80039b4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80039b6:	f7ff ff39 	bl	800382c <prv_cursor_generate_move>
 80039ba:	63f8      	str	r0, [r7, #60]	; 0x3c
        str_ptr = prv_cursor_generate_move(str_ptr, -(MICRORL_ARRAYSIZE(mrl->cmdline_str) - 1 + strlen(mrl->prompt_ptr) + 2));
        str_ptr = prv_cursor_generate_move(str_ptr, strlen(mrl->prompt_ptr) + pos);
#endif /* MICRORL_CFG_USE_CARRIAGE_RETURN */
    }

    for (size_t i = pos; i < mrl->cmdlen; ++i) {
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	63bb      	str	r3, [r7, #56]	; 0x38
 80039c0:	e033      	b.n	8003a2a <prv_terminal_print_line+0xbe>
        *str_ptr = mrl->cmdline_str[i];
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c6:	4413      	add	r3, r2
 80039c8:	3314      	adds	r3, #20
 80039ca:	781a      	ldrb	r2, [r3, #0]
 80039cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039ce:	701a      	strb	r2, [r3, #0]

#if MICRORL_CFG_USE_ECHO_OFF
        if (((int32_t)i >= mrl->echo_off_pos) && (mrl->echo != MICRORL_ECHO_ON)) {
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80039d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d8:	429a      	cmp	r2, r3
 80039da:	dc07      	bgt.n	80039ec <prv_terminal_print_line+0x80>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d002      	beq.n	80039ec <prv_terminal_print_line+0x80>
            *str_ptr = MICRORL_CFG_ECHO_OFF_MASK;
 80039e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e8:	222a      	movs	r2, #42	; 0x2a
 80039ea:	701a      	strb	r2, [r3, #0]
        }
#endif /* MICRORL_CFG_USE_ECHO_OFF */

        ++str_ptr;
 80039ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039ee:	3301      	adds	r3, #1
 80039f0:	63fb      	str	r3, [r7, #60]	; 0x3c

        if ((size_t)(str_ptr - str) == strlen(str)) {
 80039f2:	f107 0310 	add.w	r3, r7, #16
 80039f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039f8:	1ad4      	subs	r4, r2, r3
 80039fa:	f107 0310 	add.w	r3, r7, #16
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7fc fc00 	bl	8000204 <strlen>
 8003a04:	4603      	mov	r3, r0
 8003a06:	429c      	cmp	r4, r3
 8003a08:	d10c      	bne.n	8003a24 <prv_terminal_print_line+0xb8>
            *str_ptr = '\0';
 8003a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	701a      	strb	r2, [r3, #0]
            mrl->out_fn(mrl, str);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f107 0210 	add.w	r2, r7, #16
 8003a18:	4611      	mov	r1, r2
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	4798      	blx	r3
            str_ptr = str;
 8003a1e:	f107 0310 	add.w	r3, r7, #16
 8003a22:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (size_t i = pos; i < mrl->cmdlen; ++i) {
 8003a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a26:	3301      	adds	r3, #1
 8003a28:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d3c6      	bcc.n	80039c2 <prv_terminal_print_line+0x56>
        }
    }

    if ((size_t)(str_ptr - str + 3 + 6 + 1) > MICRORL_ARRAYSIZE(str)) {
 8003a34:	f107 0310 	add.w	r3, r7, #16
 8003a38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	330a      	adds	r3, #10
 8003a3e:	2b28      	cmp	r3, #40	; 0x28
 8003a40:	d90c      	bls.n	8003a5c <prv_terminal_print_line+0xf0>
        *str_ptr = '\0';
 8003a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a44:	2200      	movs	r2, #0
 8003a46:	701a      	strb	r2, [r3, #0]
        mrl->out_fn(mrl, str);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f107 0210 	add.w	r2, r7, #16
 8003a50:	4611      	mov	r1, r2
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	4798      	blx	r3
        str_ptr = str;
 8003a56:	f107 0310 	add.w	r3, r7, #16
 8003a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    *str_ptr++ = '\033';                        /* Delete all past end of text */
 8003a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003a62:	221b      	movs	r2, #27
 8003a64:	701a      	strb	r2, [r3, #0]
    *str_ptr++ = '[';
 8003a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003a6c:	225b      	movs	r2, #91	; 0x5b
 8003a6e:	701a      	strb	r2, [r3, #0]
    *str_ptr++ = 'K';
 8003a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003a76:	224b      	movs	r2, #75	; 0x4b
 8003a78:	701a      	strb	r2, [r3, #0]
    prv_cursor_generate_move(str_ptr, mrl->cursor - mrl->cmdlen);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	4619      	mov	r1, r3
 8003a86:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003a88:	f7ff fed0 	bl	800382c <prv_cursor_generate_move>
    mrl->out_fn(mrl, str);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f107 0210 	add.w	r2, r7, #16
 8003a94:	4611      	mov	r1, r2
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	4798      	blx	r3
}
 8003a9a:	bf00      	nop
 8003a9c:	3744      	adds	r7, #68	; 0x44
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd90      	pop	{r4, r7, pc}

08003aa2 <prv_hist_next_record>:
/**
 * \brief           Set the next record start position to the passed index
 * \param[in]       rbuf_ptr: Pointer to \ref microrl_hist_rbuf_t structure
 * \param[in,out]   idx_ptr: Pointer to the current record
 */
MICRORL_CFG_STATIC_INLINE void prv_hist_next_record(microrl_hist_rbuf_t* rbuf_ptr, size_t* idx_ptr) {
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	6039      	str	r1, [r7, #0]
    while (rbuf_ptr->ring_buf[++(*idx_ptr)] != '\0') {
 8003aac:	e009      	b.n	8003ac2 <prv_hist_next_record+0x20>
        if (*idx_ptr >= MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf)) {
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2b3f      	cmp	r3, #63	; 0x3f
 8003ab4:	d905      	bls.n	8003ac2 <prv_hist_next_record+0x20>
            *idx_ptr -= MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	601a      	str	r2, [r3, #0]
    while (rbuf_ptr->ring_buf[++(*idx_ptr)] != '\0') {
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	5cd3      	ldrb	r3, [r2, r3]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1ea      	bne.n	8003aae <prv_hist_next_record+0xc>
        }
    }
}
 8003ad8:	bf00      	nop
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <prv_hist_erase_older>:

/**
 * \brief           Remove older record from ring buffer
 * \param[in,out]   rbuf_ptr: Pointer to \ref microrl_hist_rbuf_t structure
 */
static void prv_hist_erase_older(microrl_hist_rbuf_t* rbuf_ptr) {
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b084      	sub	sp, #16
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
    size_t new_pos = rbuf_ptr->head;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	60fb      	str	r3, [r7, #12]
    prv_hist_next_record(rbuf_ptr, &new_pos);
 8003af4:	f107 030c 	add.w	r3, r7, #12
 8003af8:	4619      	mov	r1, r3
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7ff ffd1 	bl	8003aa2 <prv_hist_next_record>
    rbuf_ptr->head = new_pos;
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003b06:	bf00      	nop
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <prv_hist_is_space_for_new>:
 * \brief           Check space in history buffer for new record
 * \param[in]       rbuf_ptr: Pointer to \ref microrl_hist_rbuf_t structure
 * \param[in]       len: Length of new record to save in history
 * \return          Member of \ref microrl_hist_status_t enumeration
 */
static microrl_hist_status_t prv_hist_is_space_for_new(microrl_hist_rbuf_t* rbuf_ptr, size_t len) {
 8003b0e:	b480      	push	{r7}
 8003b10:	b083      	sub	sp, #12
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	6039      	str	r1, [r7, #0]
    if (rbuf_ptr->tail >= rbuf_ptr->head) {
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d30a      	bcc.n	8003b3a <prv_hist_is_space_for_new+0x2c>
        if ((MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf) - rbuf_ptr->tail + rbuf_ptr->head - 1) > len) {
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	333f      	adds	r3, #63	; 0x3f
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d20c      	bcs.n	8003b50 <prv_hist_is_space_for_new+0x42>
            return MICRORL_HIST_NOT_FULL;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e00b      	b.n	8003b52 <prv_hist_is_space_for_new+0x44>
        }
    } else {
        if ((rbuf_ptr->head - rbuf_ptr->tail - 1) > len) {
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	3b01      	subs	r3, #1
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d201      	bcs.n	8003b50 <prv_hist_is_space_for_new+0x42>
            return MICRORL_HIST_NOT_FULL;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <prv_hist_is_space_for_new+0x44>
        }
    }

    return MICRORL_HIST_FULL;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <prv_hist_restore_line>:
 * \param[in]       rbuf_ptr: Pointer to \ref microrl_hist_rbuf_t structure
 * \param[out]      line_str: Line to restore from history
 * \param[in]       dir: Record search direction, member of \ref microrl_hist_dir_t
 * \return          Size of restored line. `0` is returned, if history is empty
 */
static size_t prv_hist_restore_line(microrl_hist_rbuf_t* rbuf_ptr, char* line_str, microrl_hist_dir_t dir) {
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b08c      	sub	sp, #48	; 0x30
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	71fb      	strb	r3, [r7, #7]
    size_t cnt = 0;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t i = rbuf_ptr->head;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b74:	61bb      	str	r3, [r7, #24]
    while (i != rbuf_ptr->tail) {               /* Count history records */
 8003b76:	e008      	b.n	8003b8a <prv_hist_restore_line+0x2c>
        prv_hist_next_record(rbuf_ptr, &i);
 8003b78:	f107 0318 	add.w	r3, r7, #24
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f7ff ff8f 	bl	8003aa2 <prv_hist_next_record>
        ++cnt;
 8003b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b86:	3301      	adds	r3, #1
 8003b88:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (i != rbuf_ptr->tail) {               /* Count history records */
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d1f1      	bne.n	8003b78 <prv_hist_restore_line+0x1a>
    }

    switch (dir) {
 8003b94:	79fb      	ldrb	r3, [r7, #7]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d002      	beq.n	8003ba0 <prv_hist_restore_line+0x42>
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d012      	beq.n	8003bc4 <prv_hist_restore_line+0x66>
                return 0;                       /* Empty line */
            }
            break;
        }
        default:
            break;
 8003b9e:	e025      	b.n	8003bec <prv_hist_restore_line+0x8e>
            if (cnt < rbuf_ptr->count) {
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d201      	bcs.n	8003bae <prv_hist_restore_line+0x50>
                return 0;                       /* Impossible state, return empty line */
 8003baa:	2300      	movs	r3, #0
 8003bac:	e077      	b.n	8003c9e <prv_hist_restore_line+0x140>
            if (cnt != rbuf_ptr->count) {
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d016      	beq.n	8003be6 <prv_hist_restore_line+0x88>
                ++rbuf_ptr->count;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bbc:	1c5a      	adds	r2, r3, #1
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 8003bc2:	e010      	b.n	8003be6 <prv_hist_restore_line+0x88>
            if (rbuf_ptr->count == 0) {
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d101      	bne.n	8003bd0 <prv_hist_restore_line+0x72>
                return 0;                       /* Empty line */
 8003bcc:	2300      	movs	r3, #0
 8003bce:	e066      	b.n	8003c9e <prv_hist_restore_line+0x140>
            if (--rbuf_ptr->count == 0) {
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd4:	1e5a      	subs	r2, r3, #1
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	649a      	str	r2, [r3, #72]	; 0x48
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d103      	bne.n	8003bea <prv_hist_restore_line+0x8c>
                return 0;                       /* Empty line */
 8003be2:	2300      	movs	r3, #0
 8003be4:	e05b      	b.n	8003c9e <prv_hist_restore_line+0x140>
            break;
 8003be6:	bf00      	nop
 8003be8:	e000      	b.n	8003bec <prv_hist_restore_line+0x8e>
            break;
 8003bea:	bf00      	nop
    }

    size_t idx = rbuf_ptr->head;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf0:	617b      	str	r3, [r7, #20]
    size_t j = 0;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    while ((cnt - j++) != rbuf_ptr->count) {    /* Find record for 'rbuf_ptr->count' counter */
 8003bf6:	e005      	b.n	8003c04 <prv_hist_restore_line+0xa6>
        prv_hist_next_record(rbuf_ptr, &idx);
 8003bf8:	f107 0314 	add.w	r3, r7, #20
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f7ff ff4f 	bl	8003aa2 <prv_hist_next_record>
    while ((cnt - j++) != rbuf_ptr->count) {    /* Find record for 'rbuf_ptr->count' counter */
 8003c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	62ba      	str	r2, [r7, #40]	; 0x28
 8003c0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c0c:	1ad2      	subs	r2, r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d1f0      	bne.n	8003bf8 <prv_hist_restore_line+0x9a>
    }

    ++idx;                                      /* Move position from `\0` marker */
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	617b      	str	r3, [r7, #20]

    size_t rec_len = 0;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	627b      	str	r3, [r7, #36]	; 0x24
    size_t k = idx;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	623b      	str	r3, [r7, #32]
    while (rbuf_ptr->ring_buf[k] != '\0') {     /* Calculating the length of the found record */
 8003c24:	e00b      	b.n	8003c3e <prv_hist_restore_line+0xe0>
        ++k;
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	623b      	str	r3, [r7, #32]
        if (k >= MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf)) {
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	2b3f      	cmp	r3, #63	; 0x3f
 8003c30:	d902      	bls.n	8003c38 <prv_hist_restore_line+0xda>
            k -= MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf);
 8003c32:	6a3b      	ldr	r3, [r7, #32]
 8003c34:	3b40      	subs	r3, #64	; 0x40
 8003c36:	623b      	str	r3, [r7, #32]
        }
        ++rec_len;
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24
    while (rbuf_ptr->ring_buf[k] != '\0') {     /* Calculating the length of the found record */
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	4413      	add	r3, r2
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1ed      	bne.n	8003c26 <prv_hist_restore_line+0xc8>
    }

    memset(line_str, 0x00, MICRORL_CFG_CMDLINE_LEN);    /* Placing the found record on the command line */
 8003c4a:	223c      	movs	r2, #60	; 0x3c
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	68b8      	ldr	r0, [r7, #8]
 8003c50:	f00c f9bc 	bl	800ffcc <memset>
    if ((idx + rec_len) < MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf)) {
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	4413      	add	r3, r2
 8003c5a:	2b3f      	cmp	r3, #63	; 0x3f
 8003c5c:	d808      	bhi.n	8003c70 <prv_hist_restore_line+0x112>
        memcpy(line_str, rbuf_ptr->ring_buf + idx, rec_len);
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	4413      	add	r3, r2
 8003c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c66:	4619      	mov	r1, r3
 8003c68:	68b8      	ldr	r0, [r7, #8]
 8003c6a:	f00c f987 	bl	800ff7c <memcpy>
 8003c6e:	e015      	b.n	8003c9c <prv_hist_restore_line+0x13e>
    } else {
        size_t part0 = MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf) - idx;
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003c76:	61fb      	str	r3, [r7, #28]
        memcpy(line_str, rbuf_ptr->ring_buf + idx, part0);
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	69fa      	ldr	r2, [r7, #28]
 8003c80:	4619      	mov	r1, r3
 8003c82:	68b8      	ldr	r0, [r7, #8]
 8003c84:	f00c f97a 	bl	800ff7c <memcpy>
        memcpy(line_str + part0, rbuf_ptr->ring_buf, rec_len - part0);
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	18d0      	adds	r0, r2, r3
 8003c8e:	68f9      	ldr	r1, [r7, #12]
 8003c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	461a      	mov	r2, r3
 8003c98:	f00c f970 	bl	800ff7c <memcpy>
    }

    return rec_len;
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3730      	adds	r7, #48	; 0x30
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <prv_hist_search>:
/**
 * \brief           Restore record to command line from history buffer
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       dir: Member of \ref microrl_hist_dir_t enumeration
 */
static void prv_hist_search(microrl_t* mrl, microrl_hist_dir_t dir) {
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b084      	sub	sp, #16
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	70fb      	strb	r3, [r7, #3]
#if MICRORL_CFG_USE_ECHO_OFF
    if (mrl->echo != MICRORL_ECHO_ON) {
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d122      	bne.n	8003d02 <prv_hist_search+0x5c>
        return;
    }
#endif /* MICRORL_CFG_USE_ECHO_OFF */

    size_t len = prv_hist_restore_line(&mrl->ring_hist, mrl->cmdline_str, dir);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3314      	adds	r3, #20
 8003cc6:	78fa      	ldrb	r2, [r7, #3]
 8003cc8:	4619      	mov	r1, r3
 8003cca:	f7ff ff48 	bl	8003b5e <prv_hist_restore_line>
 8003cce:	60f8      	str	r0, [r7, #12]
    memset(&mrl->cmdline_str[len], 0x00, MICRORL_ARRAYSIZE(mrl->cmdline_str) - 1 - len);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3310      	adds	r3, #16
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	1d18      	adds	r0, r3, #4
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	f00c f972 	bl	800ffcc <memset>
    mrl->cursor = mrl->cmdlen = len;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	655a      	str	r2, [r3, #84]	; 0x54
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	659a      	str	r2, [r3, #88]	; 0x58
    prv_terminal_print_line(mrl, 0, 1);
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7ff fe36 	bl	800396c <prv_terminal_print_line>
 8003d00:	e000      	b.n	8003d04 <prv_hist_search+0x5e>
        return;
 8003d02:	bf00      	nop
}
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <prv_hist_save_line>:
 * \brief           Put record to ring buffer
 * \param[in,out]   rbuf_ptr: Pointer to \ref microrl_hist_rbuf_t structure
 * \param[in]       line_str: Record to save in history
 * \param[in]       len: Record length
 */
static void prv_hist_save_line(microrl_hist_rbuf_t* rbuf_ptr, char* line_str, size_t len) {
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b096      	sub	sp, #88	; 0x58
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	607a      	str	r2, [r7, #4]
    if (len > (MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf) - 1)) {
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b3f      	cmp	r3, #63	; 0x3f
 8003d1a:	d869      	bhi.n	8003df0 <prv_hist_save_line+0xe6>
    }

    /* Don't save the same line as the last record */
    char last_record_str[MICRORL_CFG_CMDLINE_LEN + 1];
    prv_hist_restore_line(rbuf_ptr, last_record_str,
                              rbuf_ptr->count == 1 ? MICRORL_HIST_DIR_NONE : MICRORL_HIST_DIR_UP);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    prv_hist_restore_line(rbuf_ptr, last_record_str,
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	bf14      	ite	ne
 8003d24:	2301      	movne	r3, #1
 8003d26:	2300      	moveq	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f107 0314 	add.w	r3, r7, #20
 8003d30:	4619      	mov	r1, r3
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f7ff ff13 	bl	8003b5e <prv_hist_restore_line>
    if (strcmp(line_str, last_record_str) == 0) {
 8003d38:	f107 0314 	add.w	r3, r7, #20
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	68b8      	ldr	r0, [r7, #8]
 8003d40:	f7fc fa56 	bl	80001f0 <strcmp>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <prv_hist_save_line+0x4e>
        rbuf_ptr->count = 0;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	649a      	str	r2, [r3, #72]	; 0x48
        return;
 8003d50:	e04f      	b.n	8003df2 <prv_hist_save_line+0xe8>
    }

    /* Freeing up space for saving in the ring buffer */
    while (prv_hist_is_space_for_new(rbuf_ptr, len) == MICRORL_HIST_FULL) {
        prv_hist_erase_older(rbuf_ptr);
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f7ff fec7 	bl	8003ae6 <prv_hist_erase_older>
    while (prv_hist_is_space_for_new(rbuf_ptr, len) == MICRORL_HIST_FULL) {
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f7ff fed7 	bl	8003b0e <prv_hist_is_space_for_new>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f5      	beq.n	8003d52 <prv_hist_save_line+0x48>
    }

    if (len < (MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf) - rbuf_ptr->tail - 1)) {  /* Store record */
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6a:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d20a      	bcs.n	8003d8a <prv_hist_save_line+0x80>
        memcpy(rbuf_ptr->ring_buf + rbuf_ptr->tail + 1, line_str, len);
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	4413      	add	r3, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f00c f8fa 	bl	800ff7c <memcpy>
 8003d88:	e018      	b.n	8003dbc <prv_hist_save_line+0xb2>
    } else {
        size_t part_len = MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf) - rbuf_ptr->tail - 1;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8e:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8003d92:	657b      	str	r3, [r7, #84]	; 0x54
        memcpy(rbuf_ptr->ring_buf + rbuf_ptr->tail + 1, line_str, part_len);
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	4413      	add	r3, r2
 8003d9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003da0:	68b9      	ldr	r1, [r7, #8]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f00c f8ea 	bl	800ff7c <memcpy>
        memcpy(rbuf_ptr->ring_buf, line_str + part_len, len - part_len);
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dae:	18d1      	adds	r1, r2, r3
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	f00c f8e0 	bl	800ff7c <memcpy>
    }

    rbuf_ptr->tail = rbuf_ptr->tail + len + 1;  /* Update position pointer and navigation counter */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	1c5a      	adds	r2, r3, #1
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	645a      	str	r2, [r3, #68]	; 0x44
    if (rbuf_ptr->tail >= MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf)) {
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dce:	2b3f      	cmp	r3, #63	; 0x3f
 8003dd0:	d905      	bls.n	8003dde <prv_hist_save_line+0xd4>
        rbuf_ptr->tail -= MICRORL_ARRAYSIZE(rbuf_ptr->ring_buf);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd6:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	645a      	str	r2, [r3, #68]	; 0x44
    }
    rbuf_ptr->ring_buf[rbuf_ptr->tail] = 0;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	2100      	movs	r1, #0
 8003de6:	54d1      	strb	r1, [r2, r3]
    rbuf_ptr->count = 0;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	649a      	str	r2, [r3, #72]	; 0x48
 8003dee:	e000      	b.n	8003df2 <prv_hist_save_line+0xe8>
        return;
 8003df0:	bf00      	nop
}
 8003df2:	3758      	adds	r7, #88	; 0x58
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <prv_escape_process>:
 * \brief           Handle ANSI escape code sequences
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       ch: Input character
 * \return          '1' if full escape sequence is processed, '0' otherwise
 */
static uint8_t prv_escape_process(microrl_t* mrl, char ch) {
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
    if (ch == '[') {
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	2b5b      	cmp	r3, #91	; 0x5b
 8003e08:	d105      	bne.n	8003e16 <prv_escape_process+0x1e>
        mrl->esc_code = MICRORL_ESC_BRACKET;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        return 0;
 8003e12:	2300      	movs	r3, #0
 8003e14:	e0a7      	b.n	8003f66 <prv_escape_process+0x16e>
    } else if (ch == MICRORL_ESC_ANSI_DEL) {    /* Alt+BACKSPACE */
 8003e16:	78fb      	ldrb	r3, [r7, #3]
 8003e18:	2b7f      	cmp	r3, #127	; 0x7f
 8003e1a:	d10b      	bne.n	8003e34 <prv_escape_process+0x3c>
        prv_cmdline_buf_delete(mrl);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff fc7e 	bl	800371e <prv_cmdline_buf_delete>
        prv_terminal_print_line(mrl, mrl->cursor, 0);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e26:	2200      	movs	r2, #0
 8003e28:	4619      	mov	r1, r3
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7ff fd9e 	bl	800396c <prv_terminal_print_line>
        return 1;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e098      	b.n	8003f66 <prv_escape_process+0x16e>
    } else if (mrl->esc_code == MICRORL_ESC_BRACKET) {
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d159      	bne.n	8003ef2 <prv_escape_process+0xfa>
        if (ch == 'A') {                        /* UP */
 8003e3e:	78fb      	ldrb	r3, [r7, #3]
 8003e40:	2b41      	cmp	r3, #65	; 0x41
 8003e42:	d105      	bne.n	8003e50 <prv_escape_process+0x58>
#if MICRORL_CFG_USE_HISTORY
            prv_hist_search(mrl, MICRORL_HIST_DIR_UP);
 8003e44:	2101      	movs	r1, #1
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f7ff ff2d 	bl	8003ca6 <prv_hist_search>
#endif /* MICRORL_CFG_USE_HISTORY */
            return 1;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e08a      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (ch == 'B') {                 /* DOWN */
 8003e50:	78fb      	ldrb	r3, [r7, #3]
 8003e52:	2b42      	cmp	r3, #66	; 0x42
 8003e54:	d105      	bne.n	8003e62 <prv_escape_process+0x6a>
#if MICRORL_CFG_USE_HISTORY
            prv_hist_search(mrl, MICRORL_HIST_DIR_DOWN);
 8003e56:	2102      	movs	r1, #2
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ff24 	bl	8003ca6 <prv_hist_search>
#endif /* MICRORL_CFG_USE_HISTORY */
            return 1;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e081      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (ch == 'C') {                 /* RIGHT */
 8003e62:	78fb      	ldrb	r3, [r7, #3]
 8003e64:	2b43      	cmp	r3, #67	; 0x43
 8003e66:	d110      	bne.n	8003e8a <prv_escape_process+0x92>
            if (mrl->cursor < mrl->cmdlen) {
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d208      	bcs.n	8003e86 <prv_escape_process+0x8e>
                prv_terminal_move_cursor(mrl, 1);
 8003e74:	2101      	movs	r1, #1
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff fd56 	bl	8003928 <prv_terminal_move_cursor>
                ++mrl->cursor;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	659a      	str	r2, [r3, #88]	; 0x58
            }
            return 1;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e06d      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (ch == 'D') {                 /* LEFT */
 8003e8a:	78fb      	ldrb	r3, [r7, #3]
 8003e8c:	2b44      	cmp	r3, #68	; 0x44
 8003e8e:	d10f      	bne.n	8003eb0 <prv_escape_process+0xb8>
            if (mrl->cursor > 0) {
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d009      	beq.n	8003eac <prv_escape_process+0xb4>
                prv_terminal_move_cursor(mrl, -1);
 8003e98:	f04f 31ff 	mov.w	r1, #4294967295
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff fd43 	bl	8003928 <prv_terminal_move_cursor>
                --mrl->cursor;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea6:	1e5a      	subs	r2, r3, #1
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	659a      	str	r2, [r3, #88]	; 0x58
            }
            return 1;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e05a      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (ch == '7' || ch == '1') {
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	2b37      	cmp	r3, #55	; 0x37
 8003eb4:	d002      	beq.n	8003ebc <prv_escape_process+0xc4>
 8003eb6:	78fb      	ldrb	r3, [r7, #3]
 8003eb8:	2b31      	cmp	r3, #49	; 0x31
 8003eba:	d105      	bne.n	8003ec8 <prv_escape_process+0xd0>
            mrl->esc_code = MICRORL_ESC_HOME;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
            return 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e04e      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (ch == '8' || ch == '4') {
 8003ec8:	78fb      	ldrb	r3, [r7, #3]
 8003eca:	2b38      	cmp	r3, #56	; 0x38
 8003ecc:	d002      	beq.n	8003ed4 <prv_escape_process+0xdc>
 8003ece:	78fb      	ldrb	r3, [r7, #3]
 8003ed0:	2b34      	cmp	r3, #52	; 0x34
 8003ed2:	d105      	bne.n	8003ee0 <prv_escape_process+0xe8>
            mrl->esc_code = MICRORL_ESC_END;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
            return 0;
 8003edc:	2300      	movs	r3, #0
 8003ede:	e042      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (ch == '3') {
 8003ee0:	78fb      	ldrb	r3, [r7, #3]
 8003ee2:	2b33      	cmp	r3, #51	; 0x33
 8003ee4:	d13e      	bne.n	8003f64 <prv_escape_process+0x16c>
            mrl->esc_code = MICRORL_ESC_DEL;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2203      	movs	r2, #3
 8003eea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
            return 0;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	e039      	b.n	8003f66 <prv_escape_process+0x16e>
        }
    } else if (ch == '~') {
 8003ef2:	78fb      	ldrb	r3, [r7, #3]
 8003ef4:	2b7e      	cmp	r3, #126	; 0x7e
 8003ef6:	d135      	bne.n	8003f64 <prv_escape_process+0x16c>
        if (mrl->esc_code == MICRORL_ESC_HOME) {/* HOME */
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d10b      	bne.n	8003f1a <prv_escape_process+0x122>
            prv_terminal_move_cursor(mrl, -mrl->cursor);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f06:	425b      	negs	r3, r3
 8003f08:	4619      	mov	r1, r3
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7ff fd0c 	bl	8003928 <prv_terminal_move_cursor>
            mrl->cursor = 0;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	659a      	str	r2, [r3, #88]	; 0x58
            return 1;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e025      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (mrl->esc_code == MICRORL_ESC_END) {  /* END */
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d10e      	bne.n	8003f42 <prv_escape_process+0x14a>
            prv_terminal_move_cursor(mrl, mrl->cmdlen - mrl->cursor);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	4619      	mov	r1, r3
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff fcf9 	bl	8003928 <prv_terminal_move_cursor>
            mrl->cursor = mrl->cmdlen;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	659a      	str	r2, [r3, #88]	; 0x58
            return 1;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e011      	b.n	8003f66 <prv_escape_process+0x16e>
        } else if (mrl->esc_code == MICRORL_ESC_DEL) {  /* DELETE */
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f48:	2b03      	cmp	r3, #3
 8003f4a:	d10b      	bne.n	8003f64 <prv_escape_process+0x16c>
            prv_cmdline_buf_delete(mrl);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff fbe6 	bl	800371e <prv_cmdline_buf_delete>
            prv_terminal_print_line(mrl, mrl->cursor, 0);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f56:	2200      	movs	r2, #0
 8003f58:	4619      	mov	r1, r3
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff fd06 	bl	800396c <prv_terminal_print_line>
            return 1;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e000      	b.n	8003f66 <prv_escape_process+0x16e>
        }
    }

    return 1;                                   /* Unknown escape sequence, stop processing */
 8003f64:	2301      	movs	r3, #1
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <prv_handle_newline>:
/**
 * \brief           Processing input string from command line and calling execute_fn() callback
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
static microrlr_t prv_handle_newline(microrl_t* mrl) {
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b08c      	sub	sp, #48	; 0x30
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
    const char* tkn_str_arr[MICRORL_CFG_CMD_TOKEN_NMB] = {0};
 8003f78:	f107 030c 	add.w	r3, r7, #12
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	2100      	movs	r1, #0
 8003f80:	4618      	mov	r0, r3
 8003f82:	f00c f823 	bl	800ffcc <memset>
    uint8_t tkn_cnt = 0;
 8003f86:	2300      	movs	r3, #0
 8003f88:	72fb      	strb	r3, [r7, #11]
    microrlr_t status = microrlOK;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    prv_terminal_newline(mrl);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7ff fc3b 	bl	800380c <prv_terminal_newline>

    if (mrl->cmdlen == 0) {
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d047      	beq.n	800402e <prv_handle_newline+0xbe>
        goto exit;
    }

#if MICRORL_CFG_USE_HISTORY
#if MICRORL_CFG_USE_ECHO_OFF
    if (mrl->echo == MICRORL_ECHO_ON) {
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d10a      	bne.n	8003fbe <prv_handle_newline+0x4e>
#endif /* MICRORL_CFG_USE_ECHO_OFF */
        prv_hist_save_line(&mrl->ring_hist, mrl->cmdline_str, mrl->cmdlen);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f103 0114 	add.w	r1, r3, #20
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb8:	461a      	mov	r2, r3
 8003fba:	f7ff fea6 	bl	8003d0a <prv_hist_save_line>
    }
#endif /* MICRORL_CFG_USE_ECHO_OFF */
#endif /* MICRORL_CFG_USE_HISTORY */

#if MICRORL_CFG_USE_ECHO_OFF
    if (mrl->echo == MICRORL_ECHO_ONCE && mrl->cmdline_str[mrl->echo_off_pos] != '\0') {
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d110      	bne.n	8003fea <prv_handle_newline+0x7a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	7d1b      	ldrb	r3, [r3, #20]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d008      	beq.n	8003fea <prv_handle_newline+0x7a>
        microrl_set_echo(mrl, MICRORL_ECHO_ON);
 8003fd8:	2101      	movs	r1, #1
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 f9f5 	bl	80043ca <microrl_set_echo>
        mrl->echo_off_pos = -1;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
#endif /* MICRORL_CFG_USE_ECHO_OFF */

    status = prv_cmdline_buf_split(mrl, tkn_str_arr, &tkn_cnt, mrl->cmdlen);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fee:	f107 020b 	add.w	r2, r7, #11
 8003ff2:	f107 010c 	add.w	r1, r7, #12
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7ff fa94 	bl	8003524 <prv_cmdline_buf_split>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == microrlOK) {
 8004002:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004006:	2b00      	cmp	r3, #0
 8004008:	d108      	bne.n	800401c <prv_handle_newline+0xac>

        exec_status = mrl->exec_fn(mrl, tkn_cnt, tkn_str_arr);

        MICRORL_POST_COMMAND_HOOK(mrl, exec_status, tkn_cnt, tkn_str_arr);
#else
        mrl->exec_fn(mrl, tkn_cnt, tkn_str_arr);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	7afa      	ldrb	r2, [r7, #11]
 8004010:	4611      	mov	r1, r2
 8004012:	f107 020c 	add.w	r2, r7, #12
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	4798      	blx	r3
 800401a:	e009      	b.n	8004030 <prv_handle_newline+0xc0>
#endif /* MICRORL_CFG_USE_COMMAND_HOOKS */
    } else {
        mrl->out_fn(mrl, "ERROR: too many tokens");
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4909      	ldr	r1, [pc, #36]	; (8004048 <prv_handle_newline+0xd8>)
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	4798      	blx	r3
        prv_terminal_newline(mrl);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7ff fbf0 	bl	800380c <prv_terminal_newline>
 800402c:	e000      	b.n	8004030 <prv_handle_newline+0xc0>
        goto exit;
 800402e:	bf00      	nop
    }

exit:
    prv_terminal_print_prompt(mrl);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f7ff fbbd 	bl	80037b0 <prv_terminal_print_prompt>
    prv_cmdline_buf_reset(mrl);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7ff fba5 	bl	8003786 <prv_cmdline_buf_reset>

    return status;
 800403c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004040:	4618      	mov	r0, r3
 8004042:	3730      	adds	r7, #48	; 0x30
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	08013980 	.word	0x08013980

0800404c <prv_complite_total_len>:
/**
 * \brief           Calculate total length of all completion tokens
 * \param[in]       arr: Completion tokens array
 * \return          Total length of all completion tokens
 */
static size_t prv_complite_total_len(const char* const * argv) {
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
    size_t i;
    const char* short_str = (const char*)argv[0];
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	613b      	str	r3, [r7, #16]
    size_t shortlen = strlen(short_str);
 800405a:	6938      	ldr	r0, [r7, #16]
 800405c:	f7fc f8d2 	bl	8000204 <strlen>
 8004060:	60f8      	str	r0, [r7, #12]

    for (i = 0; argv[i] != NULL; ++i) {
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	e018      	b.n	800409a <prv_complite_total_len+0x4e>
        if (strlen(argv[i]) < shortlen) {
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	4413      	add	r3, r2
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f7fc f8c6 	bl	8000204 <strlen>
 8004078:	4602      	mov	r2, r0
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4293      	cmp	r3, r2
 800407e:	d909      	bls.n	8004094 <prv_complite_total_len+0x48>
            short_str = argv[i];
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	4413      	add	r3, r2
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	613b      	str	r3, [r7, #16]
            shortlen = strlen(short_str);
 800408c:	6938      	ldr	r0, [r7, #16]
 800408e:	f7fc f8b9 	bl	8000204 <strlen>
 8004092:	60f8      	str	r0, [r7, #12]
    for (i = 0; argv[i] != NULL; ++i) {
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	3301      	adds	r3, #1
 8004098:	617b      	str	r3, [r7, #20]
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	4413      	add	r3, r2
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1df      	bne.n	8004068 <prv_complite_total_len+0x1c>
        }
    }

    for (i = 0; i < shortlen; ++i) {
 80040a8:	2300      	movs	r3, #0
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	e01f      	b.n	80040ee <prv_complite_total_len+0xa2>
        for (size_t j = 0; argv[j] != NULL; ++j) {
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
 80040b2:	e012      	b.n	80040da <prv_complite_total_len+0x8e>
            if (short_str[i] != argv[j][i]) {
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	4413      	add	r3, r2
 80040ba:	781a      	ldrb	r2, [r3, #0]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	440b      	add	r3, r1
 80040c4:	6819      	ldr	r1, [r3, #0]
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	440b      	add	r3, r1
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <prv_complite_total_len+0x88>
                return i;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	e011      	b.n	80040f8 <prv_complite_total_len+0xac>
        for (size_t j = 0; argv[j] != NULL; ++j) {
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	3301      	adds	r3, #1
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	4413      	add	r3, r2
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1e5      	bne.n	80040b4 <prv_complite_total_len+0x68>
    for (i = 0; i < shortlen; ++i) {
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	3301      	adds	r3, #1
 80040ec:	617b      	str	r3, [r7, #20]
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d3db      	bcc.n	80040ae <prv_complite_total_len+0x62>
            }
        }
    }

    return i;
 80040f6:	697b      	ldr	r3, [r7, #20]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3718      	adds	r7, #24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <prv_complite_get_input>:
 * \brief           Auto-complete activities to complete input in
 *                      command line
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
static microrlr_t prv_complite_get_input(microrl_t* mrl) {
 8004100:	b590      	push	{r4, r7, lr}
 8004102:	b091      	sub	sp, #68	; 0x44
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
    /* Skip completion when echo is OFF */
    if (mrl->echo != MICRORL_ECHO_ON) {
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800410e:	2b01      	cmp	r3, #1
 8004110:	d001      	beq.n	8004116 <prv_complite_get_input+0x16>
        return microrlOK;
 8004112:	2300      	movs	r3, #0
 8004114:	e0da      	b.n	80042cc <prv_complite_get_input+0x1cc>
    }

    uint8_t tkn_cnt = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    const char* tkn_str_arr[MICRORL_CFG_CMD_TOKEN_NMB] = {0};
 800411c:	f107 0308 	add.w	r3, r7, #8
 8004120:	2220      	movs	r2, #32
 8004122:	2100      	movs	r1, #0
 8004124:	4618      	mov	r0, r3
 8004126:	f00b ff51 	bl	800ffcc <memset>
    char** cmplt_tkn_arr;

    if (prv_cmdline_buf_split(mrl, tkn_str_arr, &tkn_cnt, mrl->cursor) != microrlOK) {
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	f107 022b 	add.w	r2, r7, #43	; 0x2b
 8004132:	f107 0108 	add.w	r1, r7, #8
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7ff f9f4 	bl	8003524 <prv_cmdline_buf_split>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <prv_complite_get_input+0x46>
        return microrlERRCPLT;
 8004142:	2305      	movs	r3, #5
 8004144:	e0c2      	b.n	80042cc <prv_complite_get_input+0x1cc>
    }

    if (mrl->cmdline_str[mrl->cursor - 1] == '\0') {
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800414a:	3b01      	subs	r3, #1
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	4413      	add	r3, r2
 8004150:	7d1b      	ldrb	r3, [r3, #20]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d113      	bne.n	800417e <prv_complite_get_input+0x7e>
        /* Last char is whitespace */
        tkn_str_arr[tkn_cnt++] = "";
 8004156:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800415a:	1c5a      	adds	r2, r3, #1
 800415c:	b2d2      	uxtb	r2, r2
 800415e:	f887 202b 	strb.w	r2, [r7, #43]	; 0x2b
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	3340      	adds	r3, #64	; 0x40
 8004166:	443b      	add	r3, r7
 8004168:	4a5a      	ldr	r2, [pc, #360]	; (80042d4 <prv_complite_get_input+0x1d4>)
 800416a:	f843 2c38 	str.w	r2, [r3, #-56]
        tkn_str_arr[tkn_cnt] = NULL;
 800416e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	3340      	adds	r3, #64	; 0x40
 8004176:	443b      	add	r3, r7
 8004178:	2200      	movs	r2, #0
 800417a:	f843 2c38 	str.w	r2, [r3, #-56]
    }

    cmplt_tkn_arr = mrl->get_completion_fn(mrl, tkn_cnt, tkn_str_arr);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004186:	4611      	mov	r1, r2
 8004188:	f107 0208 	add.w	r2, r7, #8
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	4798      	blx	r3
 8004190:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (cmplt_tkn_arr[0] == NULL) {
 8004192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <prv_complite_get_input+0x9e>
        return microrlERRCPLT;
 800419a:	2305      	movs	r3, #5
 800419c:	e096      	b.n	80042cc <prv_complite_get_input+0x1cc>
    }

    size_t i = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    size_t len;
    size_t pos = mrl->cursor;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a6:	637b      	str	r3, [r7, #52]	; 0x34

    if (cmplt_tkn_arr[1] == NULL) {
 80041a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041aa:	3304      	adds	r3, #4
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <prv_complite_get_input+0xc0>
        len = strlen(cmplt_tkn_arr[0]);
 80041b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fc f824 	bl	8000204 <strlen>
 80041bc:	63b8      	str	r0, [r7, #56]	; 0x38
 80041be:	e028      	b.n	8004212 <prv_complite_get_input+0x112>
    } else {
        len = prv_complite_total_len((const char* const *)cmplt_tkn_arr);
 80041c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80041c2:	f7ff ff43 	bl	800404c <prv_complite_total_len>
 80041c6:	63b8      	str	r0, [r7, #56]	; 0x38
        prv_terminal_newline(mrl);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff fb1f 	bl	800380c <prv_terminal_newline>
        while (cmplt_tkn_arr[i] != NULL) {
 80041ce:	e011      	b.n	80041f4 <prv_complite_get_input+0xf4>
            mrl->out_fn(mrl, cmplt_tkn_arr[i]);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80041d6:	0092      	lsls	r2, r2, #2
 80041d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041da:	440a      	add	r2, r1
 80041dc:	6812      	ldr	r2, [r2, #0]
 80041de:	4611      	mov	r1, r2
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	4798      	blx	r3
            mrl->out_fn(mrl, " ");
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	493b      	ldr	r1, [pc, #236]	; (80042d8 <prv_complite_get_input+0x1d8>)
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	4798      	blx	r3
            ++i;
 80041ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f0:	3301      	adds	r3, #1
 80041f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        while (cmplt_tkn_arr[i] != NULL) {
 80041f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041fa:	4413      	add	r3, r2
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1e6      	bne.n	80041d0 <prv_complite_get_input+0xd0>
        }
        prv_terminal_newline(mrl);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff fb02 	bl	800380c <prv_terminal_newline>
        prv_terminal_print_prompt(mrl);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f7ff fad1 	bl	80037b0 <prv_terminal_print_prompt>
        pos = 0;
 800420e:	2300      	movs	r3, #0
 8004210:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if (len != 0) {
 8004212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004214:	2b00      	cmp	r3, #0
 8004216:	d021      	beq.n	800425c <prv_complite_get_input+0x15c>
        prv_cmdline_buf_insert_text(mrl, cmplt_tkn_arr[0] + strlen(tkn_str_arr[tkn_cnt - 1]),
 8004218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421a:	681c      	ldr	r4, [r3, #0]
 800421c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004220:	3b01      	subs	r3, #1
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	3340      	adds	r3, #64	; 0x40
 8004226:	443b      	add	r3, r7
 8004228:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800422c:	4618      	mov	r0, r3
 800422e:	f7fb ffe9 	bl	8000204 <strlen>
 8004232:	4603      	mov	r3, r0
 8004234:	441c      	add	r4, r3
                                    len - strlen(tkn_str_arr[tkn_cnt - 1]));
 8004236:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800423a:	3b01      	subs	r3, #1
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	3340      	adds	r3, #64	; 0x40
 8004240:	443b      	add	r3, r7
 8004242:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8004246:	4618      	mov	r0, r3
 8004248:	f7fb ffdc 	bl	8000204 <strlen>
 800424c:	4602      	mov	r2, r0
        prv_cmdline_buf_insert_text(mrl, cmplt_tkn_arr[0] + strlen(tkn_str_arr[tkn_cnt - 1]),
 800424e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004250:	1a9b      	subs	r3, r3, r2
 8004252:	461a      	mov	r2, r3
 8004254:	4621      	mov	r1, r4
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff f9be 	bl	80035d8 <prv_cmdline_buf_insert_text>
    }

    /* Insert end space if completion is performed */
    if (cmplt_tkn_arr[1] == NULL) {
 800425c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425e:	3304      	adds	r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d104      	bne.n	8004270 <prv_complite_get_input+0x170>
        prv_cmdline_buf_insert_text(mrl, " ", 1);
 8004266:	2201      	movs	r2, #1
 8004268:	491b      	ldr	r1, [pc, #108]	; (80042d8 <prv_complite_get_input+0x1d8>)
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff f9b4 	bl	80035d8 <prv_cmdline_buf_insert_text>
    }

    /* Restore whitespaces replaced with '0' when command line buffer was split */
    if (tkn_cnt != 0) {
 8004270:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004274:	2b00      	cmp	r3, #0
 8004276:	d022      	beq.n	80042be <prv_complite_get_input+0x1be>
        for (size_t i = 0; i < (size_t)(tkn_cnt - 1); ++i) {
 8004278:	2300      	movs	r3, #0
 800427a:	633b      	str	r3, [r7, #48]	; 0x30
 800427c:	e018      	b.n	80042b0 <prv_complite_get_input+0x1b0>
            memset((char*)tkn_str_arr[i] + strlen(tkn_str_arr[i]), ' ', 1);
 800427e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	3340      	adds	r3, #64	; 0x40
 8004284:	443b      	add	r3, r7
 8004286:	f853 4c38 	ldr.w	r4, [r3, #-56]
 800428a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	3340      	adds	r3, #64	; 0x40
 8004290:	443b      	add	r3, r7
 8004292:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8004296:	4618      	mov	r0, r3
 8004298:	f7fb ffb4 	bl	8000204 <strlen>
 800429c:	4603      	mov	r3, r0
 800429e:	4423      	add	r3, r4
 80042a0:	2201      	movs	r2, #1
 80042a2:	2120      	movs	r1, #32
 80042a4:	4618      	mov	r0, r3
 80042a6:	f00b fe91 	bl	800ffcc <memset>
        for (size_t i = 0; i < (size_t)(tkn_cnt - 1); ++i) {
 80042aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ac:	3301      	adds	r3, #1
 80042ae:	633b      	str	r3, [r7, #48]	; 0x30
 80042b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80042b4:	3b01      	subs	r3, #1
 80042b6:	461a      	mov	r2, r3
 80042b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d3df      	bcc.n	800427e <prv_complite_get_input+0x17e>
        }
    }

    prv_terminal_print_line(mrl, pos, 0);
 80042be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c0:	2200      	movs	r2, #0
 80042c2:	4619      	mov	r1, r3
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff fb51 	bl	800396c <prv_terminal_print_line>

    return microrlOK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3744      	adds	r7, #68	; 0x44
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd90      	pop	{r4, r7, pc}
 80042d4:	08013998 	.word	0x08013998
 80042d8:	0801399c 	.word	0x0801399c

080042dc <microrl_init>:
 * \param[in,out]   mrl: microRL working instance
 * \param[in]       out_fn: Output function used for print operation
 * \brief           exec_fn: Command execute callback function
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
microrlr_t microrl_init(microrl_t* mrl, microrl_output_fn out_fn, microrl_exec_fn exec_fn) {
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
    if (mrl == NULL || out_fn == NULL || exec_fn == NULL) {
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <microrl_init+0x1e>
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <microrl_init+0x1e>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <microrl_init+0x22>
        return microrlERRPAR;
 80042fa:	2302      	movs	r3, #2
 80042fc:	e01a      	b.n	8004334 <microrl_init+0x58>
    }

    memset(mrl, 0x00, sizeof(microrl_t));
 80042fe:	22b8      	movs	r2, #184	; 0xb8
 8004300:	2100      	movs	r1, #0
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f00b fe62 	bl	800ffcc <memset>
    mrl->out_fn = out_fn;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	601a      	str	r2, [r3, #0]
    mrl->exec_fn = exec_fn;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	605a      	str	r2, [r3, #4]
    mrl->prompt_ptr = MICRORL_CFG_PROMPT_STRING;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	4a09      	ldr	r2, [pc, #36]	; (800433c <microrl_init+0x60>)
 8004318:	611a      	str	r2, [r3, #16]

#if MICRORL_CFG_PROMPT_ON_INIT
    prv_terminal_print_prompt(mrl);
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f7ff fa48 	bl	80037b0 <prv_terminal_print_prompt>
#endif /* MICRORL_CFG_PROMPT_ON_INIT */

#if MICRORL_CFG_USE_ECHO_OFF
    mrl->echo = MICRORL_ECHO_ON;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
    mrl->echo_off_pos = -1;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f04f 32ff 	mov.w	r2, #4294967295
 800432e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
#endif /* MICRORL_CFG_USE_ECHO_OFF */

    return microrlOK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	080139a0 	.word	0x080139a0

08004340 <microrl_set_execute_callback>:
 * \brief           Set pointer to command execute callback, that called when user press 'Enter'
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       exec_fn: Command execute callback
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
microrlr_t microrl_set_execute_callback(microrl_t* mrl, microrl_exec_fn exec_fn) {
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
    if (mrl == NULL || exec_fn == NULL) {
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d002      	beq.n	8004356 <microrl_set_execute_callback+0x16>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <microrl_set_execute_callback+0x1a>
        return microrlERRPAR;
 8004356:	2302      	movs	r3, #2
 8004358:	e003      	b.n	8004362 <microrl_set_execute_callback+0x22>
    }

    mrl->exec_fn = exec_fn;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	605a      	str	r2, [r3, #4]

    return microrlOK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <microrl_set_complete_callback>:
 * \brief           Set pointer to input complition callback, that called when user press 'Tab'
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       get_completion_fn: Auto-complete input string callback
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
microrlr_t microrl_set_complete_callback(microrl_t* mrl, microrl_get_compl_fn get_completion_fn) {
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
 8004376:	6039      	str	r1, [r7, #0]
    if (mrl == NULL || get_completion_fn == NULL) {
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d002      	beq.n	8004384 <microrl_set_complete_callback+0x16>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <microrl_set_complete_callback+0x1a>
        return microrlERRPAR;
 8004384:	2302      	movs	r3, #2
 8004386:	e003      	b.n	8004390 <microrl_set_complete_callback+0x22>
    }

    mrl->get_completion_fn = get_completion_fn;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	609a      	str	r2, [r3, #8]

    return microrlOK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <microrl_set_sigint_callback>:
 * \brief           Set callback for Ctrl+C terminal signal
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       sigint_fn: Ctrl+C terminal signal callback
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
microrlr_t microrl_set_sigint_callback(microrl_t* mrl, microrl_sigint_fn sigint_fn) {
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
    if (mrl == NULL || sigint_fn == NULL) {
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <microrl_set_sigint_callback+0x16>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <microrl_set_sigint_callback+0x1a>
        return microrlERRPAR;
 80043b2:	2302      	movs	r3, #2
 80043b4:	e003      	b.n	80043be <microrl_set_sigint_callback+0x22>
    }

    mrl->sigint_fn = sigint_fn;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	60da      	str	r2, [r3, #12]

    return microrlOK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <microrl_set_echo>:
 *
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       echo: Member of \ref microrl_echo_t enumeration
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
microrlr_t microrl_set_echo(microrl_t* mrl, microrl_echo_t echo) {
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
 80043d2:	460b      	mov	r3, r1
 80043d4:	70fb      	strb	r3, [r7, #3]
    if (mrl == NULL) {
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <microrl_set_echo+0x16>
        return microrlERRPAR;
 80043dc:	2302      	movs	r3, #2
 80043de:	e004      	b.n	80043ea <microrl_set_echo+0x20>
    }

    mrl->echo = echo;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	78fa      	ldrb	r2, [r7, #3]
 80043e4:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac

    return microrlOK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
	...

080043f8 <prv_control_char_process>:
 * \brief           Process ANSI control key
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       ch: Input char to process
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
static microrlr_t prv_control_char_process(microrl_t* mrl, char ch) {
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	460b      	mov	r3, r1
 8004402:	70fb      	strb	r3, [r7, #3]
    switch (ch) {
 8004404:	78fb      	ldrb	r3, [r7, #3]
 8004406:	2b1b      	cmp	r3, #27
 8004408:	dc40      	bgt.n	800448c <prv_control_char_process+0x94>
 800440a:	2b00      	cmp	r3, #0
 800440c:	f340 80ed 	ble.w	80045ea <prv_control_char_process+0x1f2>
 8004410:	3b01      	subs	r3, #1
 8004412:	2b1a      	cmp	r3, #26
 8004414:	f200 80e9 	bhi.w	80045ea <prv_control_char_process+0x1f2>
 8004418:	a201      	add	r2, pc, #4	; (adr r2, 8004420 <prv_control_char_process+0x28>)
 800441a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441e:	bf00      	nop
 8004420:	0800450b 	.word	0x0800450b
 8004424:	08004541 	.word	0x08004541
 8004428:	080045d5 	.word	0x080045d5
 800442c:	080045a7 	.word	0x080045a7
 8004430:	080044ef 	.word	0x080044ef
 8004434:	08004521 	.word	0x08004521
 8004438:	080045eb 	.word	0x080045eb
 800443c:	08004573 	.word	0x08004573
 8004440:	08004493 	.word	0x08004493
 8004444:	080045eb 	.word	0x080045eb
 8004448:	080044db 	.word	0x080044db
 800444c:	080045eb 	.word	0x080045eb
 8004450:	080045eb 	.word	0x080045eb
 8004454:	08004569 	.word	0x08004569
 8004458:	080045eb 	.word	0x080045eb
 800445c:	0800455f 	.word	0x0800455f
 8004460:	080045eb 	.word	0x080045eb
 8004464:	080045bd 	.word	0x080045bd
 8004468:	080045eb 	.word	0x080045eb
 800446c:	080045eb 	.word	0x080045eb
 8004470:	080044bb 	.word	0x080044bb
 8004474:	080045eb 	.word	0x080045eb
 8004478:	080045eb 	.word	0x080045eb
 800447c:	080045eb 	.word	0x080045eb
 8004480:	080045eb 	.word	0x080045eb
 8004484:	080045eb 	.word	0x080045eb
 8004488:	080044b1 	.word	0x080044b1
 800448c:	2b7f      	cmp	r3, #127	; 0x7f
 800448e:	d070      	beq.n	8004572 <prv_control_char_process+0x17a>
            mrl->sigint_fn(mrl);
#endif /* MICRORL_CFG_USE_CTRL_C */
            break;
        }
        default:
            break;
 8004490:	e0ab      	b.n	80045ea <prv_control_char_process+0x1f2>
            if (mrl->get_completion_fn == NULL) {
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <prv_control_char_process+0xa6>
                return microrlERRPAR;
 800449a:	2302      	movs	r3, #2
 800449c:	e0af      	b.n	80045fe <prv_control_char_process+0x206>
            if (prv_complite_get_input(mrl) != microrlOK) {
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7ff fe2e 	bl	8004100 <prv_complite_get_input>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 80a1 	beq.w	80045ee <prv_control_char_process+0x1f6>
                return microrlERRCPLT;
 80044ac:	2305      	movs	r3, #5
 80044ae:	e0a6      	b.n	80045fe <prv_control_char_process+0x206>
            mrl->escape = 1;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
            break;
 80044b8:	e0a0      	b.n	80045fc <prv_control_char_process+0x204>
            if (mrl->cursor > 0) {
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d005      	beq.n	80044ce <prv_control_char_process+0xd6>
                prv_cmdline_buf_backspace(mrl, mrl->cursor);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c6:	4619      	mov	r1, r3
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7ff f8ef 	bl	80036ac <prv_cmdline_buf_backspace>
            prv_terminal_print_line(mrl, 0, 1);
 80044ce:	2201      	movs	r2, #1
 80044d0:	2100      	movs	r1, #0
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7ff fa4a 	bl	800396c <prv_terminal_print_line>
            break;
 80044d8:	e090      	b.n	80045fc <prv_control_char_process+0x204>
            mrl->out_fn(mrl, "\033[K");
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	494a      	ldr	r1, [pc, #296]	; (8004608 <prv_control_char_process+0x210>)
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	4798      	blx	r3
            mrl->cmdlen = mrl->cursor;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	655a      	str	r2, [r3, #84]	; 0x54
            break;
 80044ec:	e086      	b.n	80045fc <prv_control_char_process+0x204>
            prv_terminal_move_cursor(mrl, mrl->cmdlen - mrl->cursor);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	4619      	mov	r1, r3
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7ff fa14 	bl	8003928 <prv_terminal_move_cursor>
            mrl->cursor = mrl->cmdlen;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	659a      	str	r2, [r3, #88]	; 0x58
            break;
 8004508:	e078      	b.n	80045fc <prv_control_char_process+0x204>
            prv_terminal_move_cursor(mrl, -mrl->cursor);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450e:	425b      	negs	r3, r3
 8004510:	4619      	mov	r1, r3
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7ff fa08 	bl	8003928 <prv_terminal_move_cursor>
            mrl->cursor = 0;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	659a      	str	r2, [r3, #88]	; 0x58
            break;
 800451e:	e06d      	b.n	80045fc <prv_control_char_process+0x204>
            if (mrl->cursor < mrl->cmdlen) {
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004528:	429a      	cmp	r2, r3
 800452a:	d262      	bcs.n	80045f2 <prv_control_char_process+0x1fa>
                prv_terminal_move_cursor(mrl, 1);
 800452c:	2101      	movs	r1, #1
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7ff f9fa 	bl	8003928 <prv_terminal_move_cursor>
                ++mrl->cursor;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	659a      	str	r2, [r3, #88]	; 0x58
            break;
 800453e:	e058      	b.n	80045f2 <prv_control_char_process+0x1fa>
            if (mrl->cursor != 0) {
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004544:	2b00      	cmp	r3, #0
 8004546:	d056      	beq.n	80045f6 <prv_control_char_process+0x1fe>
                prv_terminal_move_cursor(mrl, -1);
 8004548:	f04f 31ff 	mov.w	r1, #4294967295
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7ff f9eb 	bl	8003928 <prv_terminal_move_cursor>
                --mrl->cursor;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004556:	1e5a      	subs	r2, r3, #1
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	659a      	str	r2, [r3, #88]	; 0x58
            break;
 800455c:	e04b      	b.n	80045f6 <prv_control_char_process+0x1fe>
            prv_hist_search(mrl, MICRORL_HIST_DIR_UP);
 800455e:	2101      	movs	r1, #1
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f7ff fba0 	bl	8003ca6 <prv_hist_search>
            break;
 8004566:	e049      	b.n	80045fc <prv_control_char_process+0x204>
            prv_hist_search(mrl, MICRORL_HIST_DIR_DOWN);
 8004568:	2102      	movs	r1, #2
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7ff fb9b 	bl	8003ca6 <prv_hist_search>
            break;
 8004570:	e044      	b.n	80045fc <prv_control_char_process+0x204>
            if (mrl->cursor > 0) {
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004576:	2b00      	cmp	r3, #0
 8004578:	d03f      	beq.n	80045fa <prv_control_char_process+0x202>
                prv_cmdline_buf_backspace(mrl, 1);
 800457a:	2101      	movs	r1, #1
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7ff f895 	bl	80036ac <prv_cmdline_buf_backspace>
                if (mrl->cursor == mrl->cmdlen) {
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458a:	429a      	cmp	r2, r3
 800458c:	d103      	bne.n	8004596 <prv_control_char_process+0x19e>
                    prv_terminal_backspace(mrl);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7ff f92c 	bl	80037ec <prv_terminal_backspace>
            break;
 8004594:	e031      	b.n	80045fa <prv_control_char_process+0x202>
                    prv_terminal_print_line(mrl, mrl->cursor, 1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459a:	2201      	movs	r2, #1
 800459c:	4619      	mov	r1, r3
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7ff f9e4 	bl	800396c <prv_terminal_print_line>
            break;
 80045a4:	e029      	b.n	80045fa <prv_control_char_process+0x202>
            prv_cmdline_buf_delete(mrl);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7ff f8b9 	bl	800371e <prv_cmdline_buf_delete>
            prv_terminal_print_line(mrl, mrl->cursor, 0);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b0:	2200      	movs	r2, #0
 80045b2:	4619      	mov	r1, r3
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7ff f9d9 	bl	800396c <prv_terminal_print_line>
            break;
 80045ba:	e01f      	b.n	80045fc <prv_control_char_process+0x204>
            prv_terminal_newline(mrl);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff f925 	bl	800380c <prv_terminal_newline>
            prv_terminal_print_prompt(mrl);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f7ff f8f4 	bl	80037b0 <prv_terminal_print_prompt>
            prv_terminal_print_line(mrl, 0, 0);
 80045c8:	2200      	movs	r2, #0
 80045ca:	2100      	movs	r1, #0
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7ff f9cd 	bl	800396c <prv_terminal_print_line>
            break;
 80045d2:	e013      	b.n	80045fc <prv_control_char_process+0x204>
            if (mrl->sigint_fn == NULL) {
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <prv_control_char_process+0x1e8>
                return microrlERRPAR;
 80045dc:	2302      	movs	r3, #2
 80045de:	e00e      	b.n	80045fe <prv_control_char_process+0x206>
            mrl->sigint_fn(mrl);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	4798      	blx	r3
            break;
 80045e8:	e008      	b.n	80045fc <prv_control_char_process+0x204>
            break;
 80045ea:	bf00      	nop
 80045ec:	e006      	b.n	80045fc <prv_control_char_process+0x204>
            break;
 80045ee:	bf00      	nop
 80045f0:	e004      	b.n	80045fc <prv_control_char_process+0x204>
            break;
 80045f2:	bf00      	nop
 80045f4:	e002      	b.n	80045fc <prv_control_char_process+0x204>
            break;
 80045f6:	bf00      	nop
 80045f8:	e000      	b.n	80045fc <prv_control_char_process+0x204>
            break;
 80045fa:	bf00      	nop
    }

    return microrlOK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	080139a4 	.word	0x080139a4

0800460c <prv_insert_char>:
 * \brief           Print character in terminal
 * \param[in,out]   mrl: \ref microrl_t working instance
 * \param[in]       ch: Character to print
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
static microrlr_t prv_insert_char(microrl_t* mrl, char ch) {
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	70fb      	strb	r3, [r7, #3]
    if (prv_cmdline_buf_insert_text(mrl, &ch, 1) != microrlOK) {
 8004618:	1cfb      	adds	r3, r7, #3
 800461a:	2201      	movs	r2, #1
 800461c:	4619      	mov	r1, r3
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fe ffda 	bl	80035d8 <prv_cmdline_buf_insert_text>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <prv_insert_char+0x22>
        return microrlERRCLFULL;
 800462a:	2304      	movs	r3, #4
 800462c:	e029      	b.n	8004682 <prv_insert_char+0x76>
    }
    if (mrl->cursor == mrl->cmdlen) {
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004636:	429a      	cmp	r2, r3
 8004638:	d11a      	bne.n	8004670 <prv_insert_char+0x64>
        char nch[] = {0, 0};
 800463a:	2300      	movs	r3, #0
 800463c:	81bb      	strh	r3, [r7, #12]
        nch[0] = ch;
 800463e:	78fb      	ldrb	r3, [r7, #3]
 8004640:	733b      	strb	r3, [r7, #12]
#if MICRORL_CFG_USE_ECHO_OFF
        if (((int32_t)mrl->cursor >= mrl->echo_off_pos) && (mrl->echo != MICRORL_ECHO_ON)) {
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004646:	461a      	mov	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800464e:	429a      	cmp	r2, r3
 8004650:	db06      	blt.n	8004660 <prv_insert_char+0x54>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8004658:	2b01      	cmp	r3, #1
 800465a:	d001      	beq.n	8004660 <prv_insert_char+0x54>
            nch[0] = MICRORL_CFG_ECHO_OFF_MASK;
 800465c:	232a      	movs	r3, #42	; 0x2a
 800465e:	733b      	strb	r3, [r7, #12]
        }
#endif /* MICRORL_CFG_USE_ECHO_OFF */
        mrl->out_fn(mrl, nch);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f107 020c 	add.w	r2, r7, #12
 8004668:	4611      	mov	r1, r2
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	4798      	blx	r3
 800466e:	e007      	b.n	8004680 <prv_insert_char+0x74>
    } else {
        prv_terminal_print_line(mrl, mrl->cursor - 1, 0);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004674:	3b01      	subs	r3, #1
 8004676:	2200      	movs	r2, #0
 8004678:	4619      	mov	r1, r3
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7ff f976 	bl	800396c <prv_terminal_print_line>
    }

    return microrlOK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <microrl_processing_input>:
 * \param[in]       mrl: \ref microrl_t working instance
 * \param[in]       data_ptr: Input data to process
 * \param[in]       len: Length of data for input
 * \return          \ref microrlOK on success, member of \ref microrlr_t enumeration otherwise
 */
microrlr_t microrl_processing_input(microrl_t* mrl, const void* data_ptr, size_t len) {
 800468a:	b580      	push	{r7, lr}
 800468c:	b086      	sub	sp, #24
 800468e:	af00      	add	r7, sp, #0
 8004690:	60f8      	str	r0, [r7, #12]
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	607a      	str	r2, [r7, #4]
    if (mrl == NULL || data_ptr == NULL || len == 0) {
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <microrl_processing_input+0x1e>
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <microrl_processing_input+0x1e>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <microrl_processing_input+0x22>
        return microrlERRPAR;
 80046a8:	2302      	movs	r3, #2
 80046aa:	e06b      	b.n	8004784 <microrl_processing_input+0xfa>
    }

    char* buf_ptr = (char*)data_ptr;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	617b      	str	r3, [r7, #20]

    while (len-- != 0) {
 80046b0:	e060      	b.n	8004774 <microrl_processing_input+0xea>
        char ch = *buf_ptr++;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	1c5a      	adds	r2, r3, #1
 80046b6:	617a      	str	r2, [r7, #20]
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	74bb      	strb	r3, [r7, #18]

#if MICRORL_CFG_USE_ESC_SEQ
        if (mrl->escape) {
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00c      	beq.n	80046e0 <microrl_processing_input+0x56>
            if (prv_escape_process(mrl, ch)) {
 80046c6:	7cbb      	ldrb	r3, [r7, #18]
 80046c8:	4619      	mov	r1, r3
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f7ff fb94 	bl	8003df8 <prv_escape_process>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d04e      	beq.n	8004774 <microrl_processing_input+0xea>
                mrl->escape = 0;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
            }
            continue;
 80046de:	e049      	b.n	8004774 <microrl_processing_input+0xea>
        }
#endif /* MICRORL_CFG_USE_ESC_SEQ */

        if ((ch == MICRORL_ESC_ANSI_CR) || (ch == MICRORL_ESC_ANSI_LF)) {
 80046e0:	7cbb      	ldrb	r3, [r7, #18]
 80046e2:	2b0d      	cmp	r3, #13
 80046e4:	d002      	beq.n	80046ec <microrl_processing_input+0x62>
 80046e6:	7cbb      	ldrb	r3, [r7, #18]
 80046e8:	2b0a      	cmp	r3, #10
 80046ea:	d11c      	bne.n	8004726 <microrl_processing_input+0x9c>
            /*
             * Only trigger a newline if `ch` doen't follow its companion's
             * triggering a newline.
             */
            if (mrl->last_endl == (ch == MICRORL_ESC_ANSI_CR ? MICRORL_ESC_ANSI_LF : MICRORL_ESC_ANSI_CR)) {
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80046f2:	461a      	mov	r2, r3
 80046f4:	7cbb      	ldrb	r3, [r7, #18]
 80046f6:	2b0d      	cmp	r3, #13
 80046f8:	d101      	bne.n	80046fe <microrl_processing_input+0x74>
 80046fa:	230a      	movs	r3, #10
 80046fc:	e000      	b.n	8004700 <microrl_processing_input+0x76>
 80046fe:	230d      	movs	r3, #13
 8004700:	4293      	cmp	r3, r2
 8004702:	d104      	bne.n	800470e <microrl_processing_input+0x84>
                mrl->last_endl = 0;             /* Ignore char, but clear newline state */
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800470c:	e032      	b.n	8004774 <microrl_processing_input+0xea>
            } else {
                mrl->last_endl = ch;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	7cba      	ldrb	r2, [r7, #18]
 8004712:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
                if (prv_handle_newline(mrl) != microrlOK) {
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f7ff fc2a 	bl	8003f70 <prv_handle_newline>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d028      	beq.n	8004774 <microrl_processing_input+0xea>
                    return microrlERRTKNNUM;
 8004722:	2303      	movs	r3, #3
 8004724:	e02e      	b.n	8004784 <microrl_processing_input+0xfa>
                }
            }
            continue;
        }
        mrl->last_endl = 0;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        microrlr_t res = microrlOK;
 800472e:	2300      	movs	r3, #0
 8004730:	74fb      	strb	r3, [r7, #19]
        if (IS_CONTROL_CHAR(ch)) {
 8004732:	7cbb      	ldrb	r3, [r7, #18]
 8004734:	2b1f      	cmp	r3, #31
 8004736:	d902      	bls.n	800473e <microrl_processing_input+0xb4>
 8004738:	7cbb      	ldrb	r3, [r7, #18]
 800473a:	2b7f      	cmp	r3, #127	; 0x7f
 800473c:	d107      	bne.n	800474e <microrl_processing_input+0xc4>
            res = prv_control_char_process(mrl, ch);
 800473e:	7cbb      	ldrb	r3, [r7, #18]
 8004740:	4619      	mov	r1, r3
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f7ff fe58 	bl	80043f8 <prv_control_char_process>
 8004748:	4603      	mov	r3, r0
 800474a:	74fb      	strb	r3, [r7, #19]
 800474c:	e00d      	b.n	800476a <microrl_processing_input+0xe0>
        } else {
            if ((ch == ' ') && (mrl->cmdlen == 0)) {    /* Skip spaces before first command line symbol */
 800474e:	7cbb      	ldrb	r3, [r7, #18]
 8004750:	2b20      	cmp	r3, #32
 8004752:	d103      	bne.n	800475c <microrl_processing_input+0xd2>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004758:	2b00      	cmp	r3, #0
 800475a:	d011      	beq.n	8004780 <microrl_processing_input+0xf6>
                break;
            }
            res = prv_insert_char(mrl, ch);
 800475c:	7cbb      	ldrb	r3, [r7, #18]
 800475e:	4619      	mov	r1, r3
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f7ff ff53 	bl	800460c <prv_insert_char>
 8004766:	4603      	mov	r3, r0
 8004768:	74fb      	strb	r3, [r7, #19]
        }
        if (res != microrlOK) {
 800476a:	7cfb      	ldrb	r3, [r7, #19]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <microrl_processing_input+0xea>
            return res;
 8004770:	7cfb      	ldrb	r3, [r7, #19]
 8004772:	e007      	b.n	8004784 <microrl_processing_input+0xfa>
    while (len-- != 0) {
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	1e5a      	subs	r2, r3, #1
 8004778:	607a      	str	r2, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d199      	bne.n	80046b2 <microrl_processing_input+0x28>
 800477e:	e000      	b.n	8004782 <microrl_processing_input+0xf8>
                break;
 8004780:	bf00      	nop
        }
    }

    return microrlOK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3718      	adds	r7, #24
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <microrl_get_version>:
 * \return          MicroRL library version number combined into an uint32_t:
 *                      - [23:16] Major version
 *                      - [15:8]  Minor version
 *                      - [7:0]   Patch version
 */
uint32_t microrl_get_version(void) {
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
    return ((MICRORL_VERSION_MAJOR << 16) | (MICRORL_VERSION_MINOR << 8) | (MICRORL_VERSION_PATCH));
 8004790:	4b02      	ldr	r3, [pc, #8]	; (800479c <microrl_get_version+0x10>)
}
 8004792:	4618      	mov	r0, r3
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	00020500 	.word	0x00020500

080047a0 <MX_FREERTOS_Init>:




void MX_FREERTOS_Init(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
    ButtonInput = osThreadNew(ButtonTaskStart, NULL, &ButtonTask_attributes);
 80047a4:	4a0c      	ldr	r2, [pc, #48]	; (80047d8 <MX_FREERTOS_Init+0x38>)
 80047a6:	2100      	movs	r1, #0
 80047a8:	480c      	ldr	r0, [pc, #48]	; (80047dc <MX_FREERTOS_Init+0x3c>)
 80047aa:	f000 fc3f 	bl	800502c <osThreadNew>
 80047ae:	4603      	mov	r3, r0
 80047b0:	4a0b      	ldr	r2, [pc, #44]	; (80047e0 <MX_FREERTOS_Init+0x40>)
 80047b2:	6013      	str	r3, [r2, #0]

    IndicationUpdate = osThreadNew(IndicationUpdateTaskStart, NULL, &IndicationTask_attributes);
 80047b4:	4a0b      	ldr	r2, [pc, #44]	; (80047e4 <MX_FREERTOS_Init+0x44>)
 80047b6:	2100      	movs	r1, #0
 80047b8:	480b      	ldr	r0, [pc, #44]	; (80047e8 <MX_FREERTOS_Init+0x48>)
 80047ba:	f000 fc37 	bl	800502c <osThreadNew>
 80047be:	4603      	mov	r3, r0
 80047c0:	4a0a      	ldr	r2, [pc, #40]	; (80047ec <MX_FREERTOS_Init+0x4c>)
 80047c2:	6013      	str	r3, [r2, #0]

    MicrophoneInput = osThreadNew(MicrophoneTaskStart, NULL, &MicrophoneTask_attributes);
 80047c4:	4a0a      	ldr	r2, [pc, #40]	; (80047f0 <MX_FREERTOS_Init+0x50>)
 80047c6:	2100      	movs	r1, #0
 80047c8:	480a      	ldr	r0, [pc, #40]	; (80047f4 <MX_FREERTOS_Init+0x54>)
 80047ca:	f000 fc2f 	bl	800502c <osThreadNew>
 80047ce:	4603      	mov	r3, r0
 80047d0:	4a09      	ldr	r2, [pc, #36]	; (80047f8 <MX_FREERTOS_Init+0x58>)
 80047d2:	6013      	str	r3, [r2, #0]
}
 80047d4:	bf00      	nop
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	08013ad0 	.word	0x08013ad0
 80047dc:	08000fad 	.word	0x08000fad
 80047e0:	20000f84 	.word	0x20000f84
 80047e4:	08013af4 	.word	0x08013af4
 80047e8:	0800128d 	.word	0x0800128d
 80047ec:	20000f88 	.word	0x20000f88
 80047f0:	08013b18 	.word	0x08013b18
 80047f4:	08001be1 	.word	0x08001be1
 80047f8:	20000f8c 	.word	0x20000f8c

080047fc <main>:

/**
 * @brief          Main endless cycle
 */
int main(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
    prvInitializeMCU();
 8004800:	f000 f809 	bl	8004816 <prvInitializeMCU>

    osKernelInitialize();
 8004804:	f000 fbc8 	bl	8004f98 <osKernelInitialize>

    prvInitializeDrivers();
 8004808:	f000 f812 	bl	8004830 <prvInitializeDrivers>

    MX_FREERTOS_Init();
 800480c:	f7ff ffc8 	bl	80047a0 <MX_FREERTOS_Init>

    osKernelStart();
 8004810:	f000 fbe6 	bl	8004fe0 <osKernelStart>

    for(;;)
 8004814:	e7fe      	b.n	8004814 <main+0x18>

08004816 <prvInitializeMCU>:

/**
 * @brief          MCU initialization fns
 */
void prvInitializeMCU(void)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	af00      	add	r7, sp, #0
    HAL_Init();
 800481a:	f004 f8cb 	bl	80089b4 <HAL_Init>
    prvSystemClockConfig();
 800481e:	f000 f823 	bl	8004868 <prvSystemClockConfig>
    prvDMAInit();
 8004822:	f000 f8a3 	bl	800496c <prvDMAInit>
    MX_TIM1_Init();
 8004826:	f7fd fd59 	bl	80022dc <MX_TIM1_Init>
}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <prvInitializeDrivers>:

/**
 * @brief          Drivers init fns
 */
void prvInitializeDrivers(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
    IndicationInit();
 8004834:	f7fc fc88 	bl	8001148 <IndicationInit>
    IndicationLedLoading();
 8004838:	f7fc fd72 	bl	8001320 <IndicationLedLoading>
    ButtonInit();
 800483c:	f7fc fb56 	bl	8000eec <ButtonInit>

    microphone_init();
 8004840:	f7fd f9a0 	bl	8001b84 <microphone_init>
    ring_buf_i2s2_init();
 8004844:	f7fd fcbe 	bl	80021c4 <ring_buf_i2s2_init>

    uart_all_init();
 8004848:	f7fd ff02 	bl	8002650 <uart_all_init>
    ring_buf_uart_init();
 800484c:	f7fd fc7c 	bl	8002148 <ring_buf_uart_init>
    uart_setup_receive_char(&huart3, &data_uart.keyboarb_input);
 8004850:	4903      	ldr	r1, [pc, #12]	; (8004860 <prvInitializeDrivers+0x30>)
 8004852:	4804      	ldr	r0, [pc, #16]	; (8004864 <prvInitializeDrivers+0x34>)
 8004854:	f7fd ff02 	bl	800265c <uart_setup_receive_char>

    io_init();
 8004858:	f7fe fbda 	bl	8003010 <io_init>
}
 800485c:	bf00      	nop
 800485e:	bd80      	pop	{r7, pc}
 8004860:	20000e60 	.word	0x20000e60
 8004864:	20000d60 	.word	0x20000d60

08004868 <prvSystemClockConfig>:

/**
 * @brief          System clock configuration
 */
void prvSystemClockConfig(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b098      	sub	sp, #96	; 0x60
 800486c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800486e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004872:	2230      	movs	r2, #48	; 0x30
 8004874:	2100      	movs	r1, #0
 8004876:	4618      	mov	r0, r3
 8004878:	f00b fba8 	bl	800ffcc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800487c:	f107 031c 	add.w	r3, r7, #28
 8004880:	2200      	movs	r2, #0
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	605a      	str	r2, [r3, #4]
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	60da      	str	r2, [r3, #12]
 800488a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800488c:	f107 030c 	add.w	r3, r7, #12
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
 8004896:	609a      	str	r2, [r3, #8]
 8004898:	60da      	str	r2, [r3, #12]

    /** Configure the main internal regulator output voltage
    */
    __HAL_RCC_PWR_CLK_ENABLE();
 800489a:	2300      	movs	r3, #0
 800489c:	60bb      	str	r3, [r7, #8]
 800489e:	4b31      	ldr	r3, [pc, #196]	; (8004964 <prvSystemClockConfig+0xfc>)
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	4a30      	ldr	r2, [pc, #192]	; (8004964 <prvSystemClockConfig+0xfc>)
 80048a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a8:	6413      	str	r3, [r2, #64]	; 0x40
 80048aa:	4b2e      	ldr	r3, [pc, #184]	; (8004964 <prvSystemClockConfig+0xfc>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b2:	60bb      	str	r3, [r7, #8]
 80048b4:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80048b6:	2300      	movs	r3, #0
 80048b8:	607b      	str	r3, [r7, #4]
 80048ba:	4b2b      	ldr	r3, [pc, #172]	; (8004968 <prvSystemClockConfig+0x100>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a2a      	ldr	r2, [pc, #168]	; (8004968 <prvSystemClockConfig+0x100>)
 80048c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	4b28      	ldr	r3, [pc, #160]	; (8004968 <prvSystemClockConfig+0x100>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ce:	607b      	str	r3, [r7, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
    /** Initializes the CPU, AHB and APB busses clocks
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80048d2:	2301      	movs	r3, #1
 80048d4:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80048d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048da:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048dc:	2302      	movs	r3, #2
 80048de:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80048e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80048e4:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLM = 8;
 80048e6:	2308      	movs	r3, #8
 80048e8:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLN = 336;
 80048ea:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80048ee:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048f0:	2302      	movs	r3, #2
 80048f2:	65bb      	str	r3, [r7, #88]	; 0x58
    RCC_OscInitStruct.PLL.PLLQ = 7;
 80048f4:	2307      	movs	r3, #7
 80048f6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80048fc:	4618      	mov	r0, r3
 80048fe:	f005 fe6f 	bl	800a5e0 <HAL_RCC_OscConfig>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <prvSystemClockConfig+0xa4>
    {
      Error_Handler();
 8004908:	f000 f858 	bl	80049bc <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800490c:	230f      	movs	r3, #15
 800490e:	61fb      	str	r3, [r7, #28]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004910:	2302      	movs	r3, #2
 8004912:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004914:	2300      	movs	r3, #0
 8004916:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004918:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800491c:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800491e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004924:	f107 031c 	add.w	r3, r7, #28
 8004928:	2105      	movs	r1, #5
 800492a:	4618      	mov	r0, r3
 800492c:	f006 f8d0 	bl	800aad0 <HAL_RCC_ClockConfig>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <prvSystemClockConfig+0xd2>
    {
      Error_Handler();
 8004936:	f000 f841 	bl	80049bc <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800493a:	2301      	movs	r3, #1
 800493c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800493e:	23c0      	movs	r3, #192	; 0xc0
 8004940:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8004942:	2302      	movs	r3, #2
 8004944:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004946:	f107 030c 	add.w	r3, r7, #12
 800494a:	4618      	mov	r0, r3
 800494c:	f006 fae0 	bl	800af10 <HAL_RCCEx_PeriphCLKConfig>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <prvSystemClockConfig+0xf2>
    {
      Error_Handler();
 8004956:	f000 f831 	bl	80049bc <Error_Handler>
    }
}
 800495a:	bf00      	nop
 800495c:	3760      	adds	r7, #96	; 0x60
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40023800 	.word	0x40023800
 8004968:	40007000 	.word	0x40007000

0800496c <prvDMAInit>:
/******************************************************************************/



void prvDMAInit(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
    __HAL_RCC_DMA1_CLK_ENABLE();
 8004972:	2300      	movs	r3, #0
 8004974:	607b      	str	r3, [r7, #4]
 8004976:	4b10      	ldr	r3, [pc, #64]	; (80049b8 <prvDMAInit+0x4c>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	4a0f      	ldr	r2, [pc, #60]	; (80049b8 <prvDMAInit+0x4c>)
 800497c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004980:	6313      	str	r3, [r2, #48]	; 0x30
 8004982:	4b0d      	ldr	r3, [pc, #52]	; (80049b8 <prvDMAInit+0x4c>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800498a:	607b      	str	r3, [r7, #4]
 800498c:	687b      	ldr	r3, [r7, #4]

    HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800498e:	2200      	movs	r2, #0
 8004990:	2105      	movs	r1, #5
 8004992:	200e      	movs	r0, #14
 8004994:	f004 f95b 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004998:	200e      	movs	r0, #14
 800499a:	f004 f974 	bl	8008c86 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800499e:	2200      	movs	r2, #0
 80049a0:	2105      	movs	r1, #5
 80049a2:	2010      	movs	r0, #16
 80049a4:	f004 f953 	bl	8008c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80049a8:	2010      	movs	r0, #16
 80049aa:	f004 f96c 	bl	8008c86 <HAL_NVIC_EnableIRQ>
}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	40023800 	.word	0x40023800

080049bc <Error_Handler>:

/**
 * @brief          Error handler
 */
void Error_Handler(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80049c0:	b672      	cpsid	i
}
 80049c2:	bf00      	nop
  __disable_irq();
  while (1)
 80049c4:	e7fe      	b.n	80049c4 <Error_Handler+0x8>
	...

080049c8 <HAL_MspInit>:

DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi3_tx;

void HAL_MspInit(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ce:	2300      	movs	r3, #0
 80049d0:	607b      	str	r3, [r7, #4]
 80049d2:	4b10      	ldr	r3, [pc, #64]	; (8004a14 <HAL_MspInit+0x4c>)
 80049d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d6:	4a0f      	ldr	r2, [pc, #60]	; (8004a14 <HAL_MspInit+0x4c>)
 80049d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049dc:	6453      	str	r3, [r2, #68]	; 0x44
 80049de:	4b0d      	ldr	r3, [pc, #52]	; (8004a14 <HAL_MspInit+0x4c>)
 80049e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049e6:	607b      	str	r3, [r7, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049ea:	2300      	movs	r3, #0
 80049ec:	603b      	str	r3, [r7, #0]
 80049ee:	4b09      	ldr	r3, [pc, #36]	; (8004a14 <HAL_MspInit+0x4c>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	4a08      	ldr	r2, [pc, #32]	; (8004a14 <HAL_MspInit+0x4c>)
 80049f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049f8:	6413      	str	r3, [r2, #64]	; 0x40
 80049fa:	4b06      	ldr	r3, [pc, #24]	; (8004a14 <HAL_MspInit+0x4c>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a02:	603b      	str	r3, [r7, #0]
 8004a04:	683b      	ldr	r3, [r7, #0]
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40023800 	.word	0x40023800

08004a18 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b08e      	sub	sp, #56	; 0x38
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	605a      	str	r2, [r3, #4]
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	60da      	str	r2, [r3, #12]
 8004a2e:	611a      	str	r2, [r3, #16]

    if (i2sHandle->Instance==SPI2) {
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a90      	ldr	r2, [pc, #576]	; (8004c78 <HAL_I2S_MspInit+0x260>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d17b      	bne.n	8004b32 <HAL_I2S_MspInit+0x11a>
      __HAL_RCC_SPI2_CLK_ENABLE();
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	623b      	str	r3, [r7, #32]
 8004a3e:	4b8f      	ldr	r3, [pc, #572]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a42:	4a8e      	ldr	r2, [pc, #568]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a48:	6413      	str	r3, [r2, #64]	; 0x40
 8004a4a:	4b8c      	ldr	r3, [pc, #560]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a52:	623b      	str	r3, [r7, #32]
 8004a54:	6a3b      	ldr	r3, [r7, #32]

      __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a56:	2300      	movs	r3, #0
 8004a58:	61fb      	str	r3, [r7, #28]
 8004a5a:	4b88      	ldr	r3, [pc, #544]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	4a87      	ldr	r2, [pc, #540]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a60:	f043 0304 	orr.w	r3, r3, #4
 8004a64:	6313      	str	r3, [r2, #48]	; 0x30
 8004a66:	4b85      	ldr	r3, [pc, #532]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	f003 0304 	and.w	r3, r3, #4
 8004a6e:	61fb      	str	r3, [r7, #28]
 8004a70:	69fb      	ldr	r3, [r7, #28]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a72:	2300      	movs	r3, #0
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	4b81      	ldr	r3, [pc, #516]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	4a80      	ldr	r2, [pc, #512]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a7c:	f043 0302 	orr.w	r3, r3, #2
 8004a80:	6313      	str	r3, [r2, #48]	; 0x30
 8004a82:	4b7e      	ldr	r3, [pc, #504]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	61bb      	str	r3, [r7, #24]
 8004a8c:	69bb      	ldr	r3, [r7, #24]
      /**I2S2 GPIO Configuration
      PC3     ------> I2S2_SD
      PB10     ------> I2S2_CK
      PB12     ------> I2S2_WS
      */
      GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004a8e:	2308      	movs	r3, #8
 8004a90:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a92:	2302      	movs	r3, #2
 8004a94:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004a9e:	2305      	movs	r3, #5
 8004aa0:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004aa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4875      	ldr	r0, [pc, #468]	; (8004c80 <HAL_I2S_MspInit+0x268>)
 8004aaa:	f004 fd25 	bl	80094f8 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8004aae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004ab2:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004abc:	2300      	movs	r3, #0
 8004abe:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ac0:	2305      	movs	r3, #5
 8004ac2:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ac8:	4619      	mov	r1, r3
 8004aca:	486e      	ldr	r0, [pc, #440]	; (8004c84 <HAL_I2S_MspInit+0x26c>)
 8004acc:	f004 fd14 	bl	80094f8 <HAL_GPIO_Init>

      hdma_spi2_rx.Instance = DMA1_Stream3;
 8004ad0:	4b6d      	ldr	r3, [pc, #436]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004ad2:	4a6e      	ldr	r2, [pc, #440]	; (8004c8c <HAL_I2S_MspInit+0x274>)
 8004ad4:	601a      	str	r2, [r3, #0]
      hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8004ad6:	4b6c      	ldr	r3, [pc, #432]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	605a      	str	r2, [r3, #4]
      hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004adc:	4b6a      	ldr	r3, [pc, #424]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	609a      	str	r2, [r3, #8]
      hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ae2:	4b69      	ldr	r3, [pc, #420]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	60da      	str	r2, [r3, #12]
      hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ae8:	4b67      	ldr	r3, [pc, #412]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004aea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004aee:	611a      	str	r2, [r3, #16]
      hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004af0:	4b65      	ldr	r3, [pc, #404]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004af2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004af6:	615a      	str	r2, [r3, #20]
      hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004af8:	4b63      	ldr	r3, [pc, #396]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004afa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004afe:	619a      	str	r2, [r3, #24]
      hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8004b00:	4b61      	ldr	r3, [pc, #388]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004b02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b06:	61da      	str	r2, [r3, #28]
      hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b08:	4b5f      	ldr	r3, [pc, #380]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	621a      	str	r2, [r3, #32]
      hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b0e:	4b5e      	ldr	r3, [pc, #376]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	625a      	str	r2, [r3, #36]	; 0x24
      if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK) {
 8004b14:	485c      	ldr	r0, [pc, #368]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004b16:	f004 f8ed 	bl	8008cf4 <HAL_DMA_Init>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <HAL_I2S_MspInit+0x10c>
        Error_Handler();
 8004b20:	f7ff ff4c 	bl	80049bc <Error_Handler>
      }

      __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a58      	ldr	r2, [pc, #352]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004b28:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b2a:	4a57      	ldr	r2, [pc, #348]	; (8004c88 <HAL_I2S_MspInit+0x270>)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6393      	str	r3, [r2, #56]	; 0x38
        Error_Handler();
      }

      __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
    }
}
 8004b30:	e09e      	b.n	8004c70 <HAL_I2S_MspInit+0x258>
    else if(i2sHandle->Instance==SPI3) {
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a56      	ldr	r2, [pc, #344]	; (8004c90 <HAL_I2S_MspInit+0x278>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	f040 8099 	bne.w	8004c70 <HAL_I2S_MspInit+0x258>
      __HAL_RCC_SPI3_CLK_ENABLE();
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	4b4e      	ldr	r3, [pc, #312]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	4a4d      	ldr	r2, [pc, #308]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8004b4e:	4b4b      	ldr	r3, [pc, #300]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	697b      	ldr	r3, [r7, #20]
      __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	613b      	str	r3, [r7, #16]
 8004b5e:	4b47      	ldr	r3, [pc, #284]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b62:	4a46      	ldr	r2, [pc, #280]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b64:	f043 0301 	orr.w	r3, r3, #1
 8004b68:	6313      	str	r3, [r2, #48]	; 0x30
 8004b6a:	4b44      	ldr	r3, [pc, #272]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	693b      	ldr	r3, [r7, #16]
      __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b76:	2300      	movs	r3, #0
 8004b78:	60fb      	str	r3, [r7, #12]
 8004b7a:	4b40      	ldr	r3, [pc, #256]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7e:	4a3f      	ldr	r2, [pc, #252]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b80:	f043 0304 	orr.w	r3, r3, #4
 8004b84:	6313      	str	r3, [r2, #48]	; 0x30
 8004b86:	4b3d      	ldr	r3, [pc, #244]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b92:	2300      	movs	r3, #0
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	4b39      	ldr	r3, [pc, #228]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	4a38      	ldr	r2, [pc, #224]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004b9c:	f043 0302 	orr.w	r3, r3, #2
 8004ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ba2:	4b36      	ldr	r3, [pc, #216]	; (8004c7c <HAL_I2S_MspInit+0x264>)
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	60bb      	str	r3, [r7, #8]
 8004bac:	68bb      	ldr	r3, [r7, #8]
      GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004bae:	2310      	movs	r3, #16
 8004bb0:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004bbe:	2306      	movs	r3, #6
 8004bc0:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4832      	ldr	r0, [pc, #200]	; (8004c94 <HAL_I2S_MspInit+0x27c>)
 8004bca:	f004 fc95 	bl	80094f8 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_7;
 8004bce:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8004bd2:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004be0:	2306      	movs	r3, #6
 8004be2:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004be8:	4619      	mov	r1, r3
 8004bea:	4825      	ldr	r0, [pc, #148]	; (8004c80 <HAL_I2S_MspInit+0x268>)
 8004bec:	f004 fc84 	bl	80094f8 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004bf0:	2308      	movs	r3, #8
 8004bf2:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004c00:	2306      	movs	r3, #6
 8004c02:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c08:	4619      	mov	r1, r3
 8004c0a:	481e      	ldr	r0, [pc, #120]	; (8004c84 <HAL_I2S_MspInit+0x26c>)
 8004c0c:	f004 fc74 	bl	80094f8 <HAL_GPIO_Init>
      hdma_spi3_tx.Instance = DMA1_Stream5;
 8004c10:	4b21      	ldr	r3, [pc, #132]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c12:	4a22      	ldr	r2, [pc, #136]	; (8004c9c <HAL_I2S_MspInit+0x284>)
 8004c14:	601a      	str	r2, [r3, #0]
      hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8004c16:	4b20      	ldr	r3, [pc, #128]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	605a      	str	r2, [r3, #4]
      hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c1c:	4b1e      	ldr	r3, [pc, #120]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c1e:	2240      	movs	r2, #64	; 0x40
 8004c20:	609a      	str	r2, [r3, #8]
      hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c22:	4b1d      	ldr	r3, [pc, #116]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	60da      	str	r2, [r3, #12]
      hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c28:	4b1b      	ldr	r3, [pc, #108]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c2e:	611a      	str	r2, [r3, #16]
      hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004c30:	4b19      	ldr	r3, [pc, #100]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c36:	615a      	str	r2, [r3, #20]
      hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c38:	4b17      	ldr	r3, [pc, #92]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c3e:	619a      	str	r2, [r3, #24]
      hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8004c40:	4b15      	ldr	r3, [pc, #84]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c46:	61da      	str	r2, [r3, #28]
      hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004c48:	4b13      	ldr	r3, [pc, #76]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	621a      	str	r2, [r3, #32]
      hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c4e:	4b12      	ldr	r3, [pc, #72]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	625a      	str	r2, [r3, #36]	; 0x24
      if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8004c54:	4810      	ldr	r0, [pc, #64]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c56:	f004 f84d 	bl	8008cf4 <HAL_DMA_Init>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <HAL_I2S_MspInit+0x24c>
        Error_Handler();
 8004c60:	f7ff feac 	bl	80049bc <Error_Handler>
      __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a0c      	ldr	r2, [pc, #48]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c68:	639a      	str	r2, [r3, #56]	; 0x38
 8004c6a:	4a0b      	ldr	r2, [pc, #44]	; (8004c98 <HAL_I2S_MspInit+0x280>)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004c70:	bf00      	nop
 8004c72:	3738      	adds	r7, #56	; 0x38
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40003800 	.word	0x40003800
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	40020800 	.word	0x40020800
 8004c84:	40020400 	.word	0x40020400
 8004c88:	20000f90 	.word	0x20000f90
 8004c8c:	40026058 	.word	0x40026058
 8004c90:	40003c00 	.word	0x40003c00
 8004c94:	40020000 	.word	0x40020000
 8004c98:	20000ff0 	.word	0x20000ff0
 8004c9c:	40026088 	.word	0x40026088

08004ca0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
    if(hcrc->Instance==CRC) {
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a0b      	ldr	r2, [pc, #44]	; (8004cdc <HAL_CRC_MspInit+0x3c>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d10d      	bne.n	8004cce <HAL_CRC_MspInit+0x2e>
        __HAL_RCC_CRC_CLK_ENABLE();
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ce0 <HAL_CRC_MspInit+0x40>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cba:	4a09      	ldr	r2, [pc, #36]	; (8004ce0 <HAL_CRC_MspInit+0x40>)
 8004cbc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8004cc2:	4b07      	ldr	r3, [pc, #28]	; (8004ce0 <HAL_CRC_MspInit+0x40>)
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cca:	60fb      	str	r3, [r7, #12]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
    }
}
 8004cce:	bf00      	nop
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	40023000 	.word	0x40023000
 8004ce0:	40023800 	.word	0x40023800

08004ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0

}
 8004ce8:	bf00      	nop
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	af00      	add	r7, sp, #0
  while (1)
 8004cf6:	e7fe      	b.n	8004cf6 <HardFault_Handler+0x4>

08004cf8 <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  while (1)
 8004cfc:	e7fe      	b.n	8004cfc <MemManage_Handler+0x4>

08004cfe <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	af00      	add	r7, sp, #0
  while (1)
 8004d02:	e7fe      	b.n	8004d02 <BusFault_Handler+0x4>

08004d04 <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  while (1)
 8004d08:	e7fe      	b.n	8004d08 <UsageFault_Handler+0x4>

08004d0a <DebugMon_Handler>:
  {
  }
}

void DebugMon_Handler(void)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	af00      	add	r7, sp, #0
}
 8004d0e:	bf00      	nop
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 8004d1c:	4802      	ldr	r0, [pc, #8]	; (8004d28 <USART2_IRQHandler+0x10>)
 8004d1e:	f006 fe1d 	bl	800b95c <HAL_UART_IRQHandler>
}
 8004d22:	bf00      	nop
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	20000da4 	.word	0x20000da4

08004d2c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart3);
 8004d30:	4802      	ldr	r0, [pc, #8]	; (8004d3c <USART3_IRQHandler+0x10>)
 8004d32:	f006 fe13 	bl	800b95c <HAL_UART_IRQHandler>
}
 8004d36:	bf00      	nop
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20000d60 	.word	0x20000d60

08004d40 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004d44:	4802      	ldr	r0, [pc, #8]	; (8004d50 <DMA1_Stream3_IRQHandler+0x10>)
 8004d46:	f004 f96d 	bl	8009024 <HAL_DMA_IRQHandler>
}
 8004d4a:	bf00      	nop
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	20000f90 	.word	0x20000f90

08004d54 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004d58:	4802      	ldr	r0, [pc, #8]	; (8004d64 <DMA1_Stream5_IRQHandler+0x10>)
 8004d5a:	f004 f963 	bl	8009024 <HAL_DMA_IRQHandler>
}
 8004d5e:	bf00      	nop
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000ff0 	.word	0x20000ff0

08004d68 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8004d6c:	f003 fe74 	bl	8008a58 <HAL_IncTick>

#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004d70:	f002 fcd0 	bl	8007714 <xTaskGetSchedulerState>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d001      	beq.n	8004d7e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004d7a:	f003 fbbd 	bl	80084f8 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d82:	b480      	push	{r7}
 8004d84:	af00      	add	r7, sp, #0
  return 1;
 8004d86:	2301      	movs	r3, #1
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <_kill>:

int _kill(int pid, int sig)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b082      	sub	sp, #8
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d9c:	f00b f8c4 	bl	800ff28 <__errno>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2216      	movs	r2, #22
 8004da4:	601a      	str	r2, [r3, #0]
  return -1;
 8004da6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <_exit>:

void _exit (int status)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b082      	sub	sp, #8
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004dba:	f04f 31ff 	mov.w	r1, #4294967295
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7ff ffe7 	bl	8004d92 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004dc4:	e7fe      	b.n	8004dc4 <_exit+0x12>

08004dc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b086      	sub	sp, #24
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	60f8      	str	r0, [r7, #12]
 8004dce:	60b9      	str	r1, [r7, #8]
 8004dd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]
 8004dd6:	e00a      	b.n	8004dee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004dd8:	f3af 8000 	nop.w
 8004ddc:	4601      	mov	r1, r0
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	1c5a      	adds	r2, r3, #1
 8004de2:	60ba      	str	r2, [r7, #8]
 8004de4:	b2ca      	uxtb	r2, r1
 8004de6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	3301      	adds	r3, #1
 8004dec:	617b      	str	r3, [r7, #20]
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	dbf0      	blt.n	8004dd8 <_read+0x12>
  }

  return len;
 8004df6:	687b      	ldr	r3, [r7, #4]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	e009      	b.n	8004e26 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	60ba      	str	r2, [r7, #8]
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	3301      	adds	r3, #1
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	dbf1      	blt.n	8004e12 <_write+0x12>
  }
  return len;
 8004e2e:	687b      	ldr	r3, [r7, #4]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <_close>:

int _close(int file)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e60:	605a      	str	r2, [r3, #4]
  return 0;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <_isatty>:

int _isatty(int file)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e78:	2301      	movs	r3, #1
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b085      	sub	sp, #20
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ea8:	4a14      	ldr	r2, [pc, #80]	; (8004efc <_sbrk+0x5c>)
 8004eaa:	4b15      	ldr	r3, [pc, #84]	; (8004f00 <_sbrk+0x60>)
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004eb4:	4b13      	ldr	r3, [pc, #76]	; (8004f04 <_sbrk+0x64>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d102      	bne.n	8004ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ebc:	4b11      	ldr	r3, [pc, #68]	; (8004f04 <_sbrk+0x64>)
 8004ebe:	4a12      	ldr	r2, [pc, #72]	; (8004f08 <_sbrk+0x68>)
 8004ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ec2:	4b10      	ldr	r3, [pc, #64]	; (8004f04 <_sbrk+0x64>)
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4413      	add	r3, r2
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d207      	bcs.n	8004ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ed0:	f00b f82a 	bl	800ff28 <__errno>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	220c      	movs	r2, #12
 8004ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004eda:	f04f 33ff 	mov.w	r3, #4294967295
 8004ede:	e009      	b.n	8004ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ee0:	4b08      	ldr	r3, [pc, #32]	; (8004f04 <_sbrk+0x64>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ee6:	4b07      	ldr	r3, [pc, #28]	; (8004f04 <_sbrk+0x64>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4413      	add	r3, r2
 8004eee:	4a05      	ldr	r2, [pc, #20]	; (8004f04 <_sbrk+0x64>)
 8004ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3718      	adds	r7, #24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	20020000 	.word	0x20020000
 8004f00:	00000400 	.word	0x00000400
 8004f04:	20001050 	.word	0x20001050
 8004f08:	200059c0 	.word	0x200059c0

08004f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f10:	4b06      	ldr	r3, [pc, #24]	; (8004f2c <SystemInit+0x20>)
 8004f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f16:	4a05      	ldr	r2, [pc, #20]	; (8004f2c <SystemInit+0x20>)
 8004f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f20:	bf00      	nop
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	e000ed00 	.word	0xe000ed00

08004f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	4603      	mov	r3, r0
 8004f38:	6039      	str	r1, [r7, #0]
 8004f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	db0a      	blt.n	8004f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	b2da      	uxtb	r2, r3
 8004f48:	490c      	ldr	r1, [pc, #48]	; (8004f7c <__NVIC_SetPriority+0x4c>)
 8004f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f4e:	0112      	lsls	r2, r2, #4
 8004f50:	b2d2      	uxtb	r2, r2
 8004f52:	440b      	add	r3, r1
 8004f54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f58:	e00a      	b.n	8004f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	b2da      	uxtb	r2, r3
 8004f5e:	4908      	ldr	r1, [pc, #32]	; (8004f80 <__NVIC_SetPriority+0x50>)
 8004f60:	79fb      	ldrb	r3, [r7, #7]
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	3b04      	subs	r3, #4
 8004f68:	0112      	lsls	r2, r2, #4
 8004f6a:	b2d2      	uxtb	r2, r2
 8004f6c:	440b      	add	r3, r1
 8004f6e:	761a      	strb	r2, [r3, #24]
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	e000e100 	.word	0xe000e100
 8004f80:	e000ed00 	.word	0xe000ed00

08004f84 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004f88:	2100      	movs	r1, #0
 8004f8a:	f06f 0004 	mvn.w	r0, #4
 8004f8e:	f7ff ffcf 	bl	8004f30 <__NVIC_SetPriority>
#endif
}
 8004f92:	bf00      	nop
 8004f94:	bd80      	pop	{r7, pc}
	...

08004f98 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f9e:	f3ef 8305 	mrs	r3, IPSR
 8004fa2:	603b      	str	r3, [r7, #0]
  return(result);
 8004fa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004faa:	f06f 0305 	mvn.w	r3, #5
 8004fae:	607b      	str	r3, [r7, #4]
 8004fb0:	e00c      	b.n	8004fcc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004fb2:	4b0a      	ldr	r3, [pc, #40]	; (8004fdc <osKernelInitialize+0x44>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d105      	bne.n	8004fc6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004fba:	4b08      	ldr	r3, [pc, #32]	; (8004fdc <osKernelInitialize+0x44>)
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	607b      	str	r3, [r7, #4]
 8004fc4:	e002      	b.n	8004fcc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8004fca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004fcc:	687b      	ldr	r3, [r7, #4]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	20001054 	.word	0x20001054

08004fe0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fe6:	f3ef 8305 	mrs	r3, IPSR
 8004fea:	603b      	str	r3, [r7, #0]
  return(result);
 8004fec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <osKernelStart+0x1a>
    stat = osErrorISR;
 8004ff2:	f06f 0305 	mvn.w	r3, #5
 8004ff6:	607b      	str	r3, [r7, #4]
 8004ff8:	e010      	b.n	800501c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004ffa:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <osKernelStart+0x48>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d109      	bne.n	8005016 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005002:	f7ff ffbf 	bl	8004f84 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005006:	4b08      	ldr	r3, [pc, #32]	; (8005028 <osKernelStart+0x48>)
 8005008:	2202      	movs	r2, #2
 800500a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800500c:	f001 fdd0 	bl	8006bb0 <vTaskStartScheduler>
      stat = osOK;
 8005010:	2300      	movs	r3, #0
 8005012:	607b      	str	r3, [r7, #4]
 8005014:	e002      	b.n	800501c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005016:	f04f 33ff 	mov.w	r3, #4294967295
 800501a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800501c:	687b      	ldr	r3, [r7, #4]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	20001054 	.word	0x20001054

0800502c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800502c:	b580      	push	{r7, lr}
 800502e:	b08e      	sub	sp, #56	; 0x38
 8005030:	af04      	add	r7, sp, #16
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005038:	2300      	movs	r3, #0
 800503a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800503c:	f3ef 8305 	mrs	r3, IPSR
 8005040:	617b      	str	r3, [r7, #20]
  return(result);
 8005042:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005044:	2b00      	cmp	r3, #0
 8005046:	d17e      	bne.n	8005146 <osThreadNew+0x11a>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d07b      	beq.n	8005146 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800504e:	2380      	movs	r3, #128	; 0x80
 8005050:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005052:	2318      	movs	r3, #24
 8005054:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005056:	2300      	movs	r3, #0
 8005058:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800505a:	f04f 33ff 	mov.w	r3, #4294967295
 800505e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d045      	beq.n	80050f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d002      	beq.n	8005074 <osThreadNew+0x48>
        name = attr->name;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d002      	beq.n	8005082 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d008      	beq.n	800509a <osThreadNew+0x6e>
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	2b38      	cmp	r3, #56	; 0x38
 800508c:	d805      	bhi.n	800509a <osThreadNew+0x6e>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <osThreadNew+0x72>
        return (NULL);
 800509a:	2300      	movs	r3, #0
 800509c:	e054      	b.n	8005148 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	089b      	lsrs	r3, r3, #2
 80050ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00e      	beq.n	80050d4 <osThreadNew+0xa8>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	2b5b      	cmp	r3, #91	; 0x5b
 80050bc:	d90a      	bls.n	80050d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d006      	beq.n	80050d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <osThreadNew+0xa8>
        mem = 1;
 80050ce:	2301      	movs	r3, #1
 80050d0:	61bb      	str	r3, [r7, #24]
 80050d2:	e010      	b.n	80050f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10c      	bne.n	80050f6 <osThreadNew+0xca>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d108      	bne.n	80050f6 <osThreadNew+0xca>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d104      	bne.n	80050f6 <osThreadNew+0xca>
          mem = 0;
 80050ec:	2300      	movs	r3, #0
 80050ee:	61bb      	str	r3, [r7, #24]
 80050f0:	e001      	b.n	80050f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80050f2:	2300      	movs	r3, #0
 80050f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d110      	bne.n	800511e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005104:	9202      	str	r2, [sp, #8]
 8005106:	9301      	str	r3, [sp, #4]
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	6a3a      	ldr	r2, [r7, #32]
 8005110:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f001 fb46 	bl	80067a4 <xTaskCreateStatic>
 8005118:	4603      	mov	r3, r0
 800511a:	613b      	str	r3, [r7, #16]
 800511c:	e013      	b.n	8005146 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d110      	bne.n	8005146 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005124:	6a3b      	ldr	r3, [r7, #32]
 8005126:	b29a      	uxth	r2, r3
 8005128:	f107 0310 	add.w	r3, r7, #16
 800512c:	9301      	str	r3, [sp, #4]
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f001 fb96 	bl	8006868 <xTaskCreate>
 800513c:	4603      	mov	r3, r0
 800513e:	2b01      	cmp	r3, #1
 8005140:	d001      	beq.n	8005146 <osThreadNew+0x11a>
            hTask = NULL;
 8005142:	2300      	movs	r3, #0
 8005144:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005146:	693b      	ldr	r3, [r7, #16]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3728      	adds	r7, #40	; 0x28
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005158:	f3ef 8305 	mrs	r3, IPSR
 800515c:	60bb      	str	r3, [r7, #8]
  return(result);
 800515e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005160:	2b00      	cmp	r3, #0
 8005162:	d003      	beq.n	800516c <osDelay+0x1c>
    stat = osErrorISR;
 8005164:	f06f 0305 	mvn.w	r3, #5
 8005168:	60fb      	str	r3, [r7, #12]
 800516a:	e007      	b.n	800517c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800516c:	2300      	movs	r3, #0
 800516e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d002      	beq.n	800517c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f001 fce6 	bl	8006b48 <vTaskDelay>
    }
  }

  return (stat);
 800517c:	68fb      	ldr	r3, [r7, #12]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005186:	b580      	push	{r7, lr}
 8005188:	b088      	sub	sp, #32
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800518e:	2300      	movs	r3, #0
 8005190:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005192:	f3ef 8305 	mrs	r3, IPSR
 8005196:	60bb      	str	r3, [r7, #8]
  return(result);
 8005198:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800519a:	2b00      	cmp	r3, #0
 800519c:	d174      	bne.n	8005288 <osMutexNew+0x102>
    if (attr != NULL) {
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d003      	beq.n	80051ac <osMutexNew+0x26>
      type = attr->attr_bits;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	e001      	b.n	80051b0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <osMutexNew+0x3a>
      rmtx = 1U;
 80051ba:	2301      	movs	r3, #1
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	e001      	b.n	80051c4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d15c      	bne.n	8005288 <osMutexNew+0x102>
      mem = -1;
 80051ce:	f04f 33ff 	mov.w	r3, #4294967295
 80051d2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d015      	beq.n	8005206 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d006      	beq.n	80051f0 <osMutexNew+0x6a>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	2b4f      	cmp	r3, #79	; 0x4f
 80051e8:	d902      	bls.n	80051f0 <osMutexNew+0x6a>
          mem = 1;
 80051ea:	2301      	movs	r3, #1
 80051ec:	613b      	str	r3, [r7, #16]
 80051ee:	e00c      	b.n	800520a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d108      	bne.n	800520a <osMutexNew+0x84>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d104      	bne.n	800520a <osMutexNew+0x84>
            mem = 0;
 8005200:	2300      	movs	r3, #0
 8005202:	613b      	str	r3, [r7, #16]
 8005204:	e001      	b.n	800520a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005206:	2300      	movs	r3, #0
 8005208:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d112      	bne.n	8005236 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d007      	beq.n	8005226 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	4619      	mov	r1, r3
 800521c:	2004      	movs	r0, #4
 800521e:	f000 fc6c 	bl	8005afa <xQueueCreateMutexStatic>
 8005222:	61f8      	str	r0, [r7, #28]
 8005224:	e016      	b.n	8005254 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	4619      	mov	r1, r3
 800522c:	2001      	movs	r0, #1
 800522e:	f000 fc64 	bl	8005afa <xQueueCreateMutexStatic>
 8005232:	61f8      	str	r0, [r7, #28]
 8005234:	e00e      	b.n	8005254 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10b      	bne.n	8005254 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d004      	beq.n	800524c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005242:	2004      	movs	r0, #4
 8005244:	f000 fc41 	bl	8005aca <xQueueCreateMutex>
 8005248:	61f8      	str	r0, [r7, #28]
 800524a:	e003      	b.n	8005254 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800524c:	2001      	movs	r0, #1
 800524e:	f000 fc3c 	bl	8005aca <xQueueCreateMutex>
 8005252:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00c      	beq.n	8005274 <osMutexNew+0xee>
        if (attr != NULL) {
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d003      	beq.n	8005268 <osMutexNew+0xe2>
          name = attr->name;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60fb      	str	r3, [r7, #12]
 8005266:	e001      	b.n	800526c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005268:	2300      	movs	r3, #0
 800526a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800526c:	68f9      	ldr	r1, [r7, #12]
 800526e:	69f8      	ldr	r0, [r7, #28]
 8005270:	f001 fa16 	bl	80066a0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d006      	beq.n	8005288 <osMutexNew+0x102>
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	f043 0301 	orr.w	r3, r3, #1
 8005286:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005288:	69fb      	ldr	r3, [r7, #28]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3720      	adds	r7, #32
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005292:	b580      	push	{r7, lr}
 8005294:	b086      	sub	sp, #24
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
 800529a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f023 0301 	bic.w	r3, r3, #1
 80052a2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052b0:	f3ef 8305 	mrs	r3, IPSR
 80052b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80052b6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80052bc:	f06f 0305 	mvn.w	r3, #5
 80052c0:	617b      	str	r3, [r7, #20]
 80052c2:	e02c      	b.n	800531e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d103      	bne.n	80052d2 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80052ca:	f06f 0303 	mvn.w	r3, #3
 80052ce:	617b      	str	r3, [r7, #20]
 80052d0:	e025      	b.n	800531e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d011      	beq.n	80052fc <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80052d8:	6839      	ldr	r1, [r7, #0]
 80052da:	6938      	ldr	r0, [r7, #16]
 80052dc:	f000 fc5c 	bl	8005b98 <xQueueTakeMutexRecursive>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d01b      	beq.n	800531e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d003      	beq.n	80052f4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80052ec:	f06f 0301 	mvn.w	r3, #1
 80052f0:	617b      	str	r3, [r7, #20]
 80052f2:	e014      	b.n	800531e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80052f4:	f06f 0302 	mvn.w	r3, #2
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	e010      	b.n	800531e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80052fc:	6839      	ldr	r1, [r7, #0]
 80052fe:	6938      	ldr	r0, [r7, #16]
 8005300:	f000 ff10 	bl	8006124 <xQueueSemaphoreTake>
 8005304:	4603      	mov	r3, r0
 8005306:	2b01      	cmp	r3, #1
 8005308:	d009      	beq.n	800531e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d003      	beq.n	8005318 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005310:	f06f 0301 	mvn.w	r3, #1
 8005314:	617b      	str	r3, [r7, #20]
 8005316:	e002      	b.n	800531e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005318:	f06f 0302 	mvn.w	r3, #2
 800531c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800531e:	697b      	ldr	r3, [r7, #20]
}
 8005320:	4618      	mov	r0, r3
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f023 0301 	bic.w	r3, r3, #1
 8005336:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005340:	2300      	movs	r3, #0
 8005342:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005344:	f3ef 8305 	mrs	r3, IPSR
 8005348:	60bb      	str	r3, [r7, #8]
  return(result);
 800534a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800534c:	2b00      	cmp	r3, #0
 800534e:	d003      	beq.n	8005358 <osMutexRelease+0x30>
    stat = osErrorISR;
 8005350:	f06f 0305 	mvn.w	r3, #5
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	e01f      	b.n	8005398 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d103      	bne.n	8005366 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800535e:	f06f 0303 	mvn.w	r3, #3
 8005362:	617b      	str	r3, [r7, #20]
 8005364:	e018      	b.n	8005398 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d009      	beq.n	8005380 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800536c:	6938      	ldr	r0, [r7, #16]
 800536e:	f000 fbdf 	bl	8005b30 <xQueueGiveMutexRecursive>
 8005372:	4603      	mov	r3, r0
 8005374:	2b01      	cmp	r3, #1
 8005376:	d00f      	beq.n	8005398 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005378:	f06f 0302 	mvn.w	r3, #2
 800537c:	617b      	str	r3, [r7, #20]
 800537e:	e00b      	b.n	8005398 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005380:	2300      	movs	r3, #0
 8005382:	2200      	movs	r2, #0
 8005384:	2100      	movs	r1, #0
 8005386:	6938      	ldr	r0, [r7, #16]
 8005388:	f000 fc3c 	bl	8005c04 <xQueueGenericSend>
 800538c:	4603      	mov	r3, r0
 800538e:	2b01      	cmp	r3, #1
 8005390:	d002      	beq.n	8005398 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005392:	f06f 0302 	mvn.w	r3, #2
 8005396:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005398:	697b      	ldr	r3, [r7, #20]
}
 800539a:	4618      	mov	r0, r3
 800539c:	3718      	adds	r7, #24
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b08a      	sub	sp, #40	; 0x28
 80053a6:	af02      	add	r7, sp, #8
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053b2:	f3ef 8305 	mrs	r3, IPSR
 80053b6:	613b      	str	r3, [r7, #16]
  return(result);
 80053b8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d15f      	bne.n	800547e <osMessageQueueNew+0xdc>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d05c      	beq.n	800547e <osMessageQueueNew+0xdc>
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d059      	beq.n	800547e <osMessageQueueNew+0xdc>
    mem = -1;
 80053ca:	f04f 33ff 	mov.w	r3, #4294967295
 80053ce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d029      	beq.n	800542a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d012      	beq.n	8005404 <osMessageQueueNew+0x62>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	2b4f      	cmp	r3, #79	; 0x4f
 80053e4:	d90e      	bls.n	8005404 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695a      	ldr	r2, [r3, #20]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	fb01 f303 	mul.w	r3, r1, r3
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d302      	bcc.n	8005404 <osMessageQueueNew+0x62>
        mem = 1;
 80053fe:	2301      	movs	r3, #1
 8005400:	61bb      	str	r3, [r7, #24]
 8005402:	e014      	b.n	800542e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d110      	bne.n	800542e <osMessageQueueNew+0x8c>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10c      	bne.n	800542e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005418:	2b00      	cmp	r3, #0
 800541a:	d108      	bne.n	800542e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d104      	bne.n	800542e <osMessageQueueNew+0x8c>
          mem = 0;
 8005424:	2300      	movs	r3, #0
 8005426:	61bb      	str	r3, [r7, #24]
 8005428:	e001      	b.n	800542e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800542a:	2300      	movs	r3, #0
 800542c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d10b      	bne.n	800544c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691a      	ldr	r2, [r3, #16]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	2100      	movs	r1, #0
 800543e:	9100      	str	r1, [sp, #0]
 8005440:	68b9      	ldr	r1, [r7, #8]
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 fa54 	bl	80058f0 <xQueueGenericCreateStatic>
 8005448:	61f8      	str	r0, [r7, #28]
 800544a:	e008      	b.n	800545e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d105      	bne.n	800545e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005452:	2200      	movs	r2, #0
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 faa8 	bl	80059ac <xQueueGenericCreate>
 800545c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00c      	beq.n	800547e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d003      	beq.n	8005472 <osMessageQueueNew+0xd0>
        name = attr->name;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	617b      	str	r3, [r7, #20]
 8005470:	e001      	b.n	8005476 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005476:	6979      	ldr	r1, [r7, #20]
 8005478:	69f8      	ldr	r0, [r7, #28]
 800547a:	f001 f911 	bl	80066a0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800547e:	69fb      	ldr	r3, [r7, #28]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3720      	adds	r7, #32
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005488:	b580      	push	{r7, lr}
 800548a:	b088      	sub	sp, #32
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	603b      	str	r3, [r7, #0]
 8005494:	4613      	mov	r3, r2
 8005496:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800549c:	2300      	movs	r3, #0
 800549e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054a0:	f3ef 8305 	mrs	r3, IPSR
 80054a4:	617b      	str	r3, [r7, #20]
  return(result);
 80054a6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d028      	beq.n	80054fe <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d005      	beq.n	80054be <osMessageQueuePut+0x36>
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d002      	beq.n	80054be <osMessageQueuePut+0x36>
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d003      	beq.n	80054c6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80054be:	f06f 0303 	mvn.w	r3, #3
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	e038      	b.n	8005538 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80054c6:	2300      	movs	r3, #0
 80054c8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80054ca:	f107 0210 	add.w	r2, r7, #16
 80054ce:	2300      	movs	r3, #0
 80054d0:	68b9      	ldr	r1, [r7, #8]
 80054d2:	69b8      	ldr	r0, [r7, #24]
 80054d4:	f000 fc94 	bl	8005e00 <xQueueGenericSendFromISR>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d003      	beq.n	80054e6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80054de:	f06f 0302 	mvn.w	r3, #2
 80054e2:	61fb      	str	r3, [r7, #28]
 80054e4:	e028      	b.n	8005538 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d025      	beq.n	8005538 <osMessageQueuePut+0xb0>
 80054ec:	4b15      	ldr	r3, [pc, #84]	; (8005544 <osMessageQueuePut+0xbc>)
 80054ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	f3bf 8f4f 	dsb	sy
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	e01c      	b.n	8005538 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <osMessageQueuePut+0x82>
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d103      	bne.n	8005512 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800550a:	f06f 0303 	mvn.w	r3, #3
 800550e:	61fb      	str	r3, [r7, #28]
 8005510:	e012      	b.n	8005538 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005512:	2300      	movs	r3, #0
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	68b9      	ldr	r1, [r7, #8]
 8005518:	69b8      	ldr	r0, [r7, #24]
 800551a:	f000 fb73 	bl	8005c04 <xQueueGenericSend>
 800551e:	4603      	mov	r3, r0
 8005520:	2b01      	cmp	r3, #1
 8005522:	d009      	beq.n	8005538 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800552a:	f06f 0301 	mvn.w	r3, #1
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	e002      	b.n	8005538 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005532:	f06f 0302 	mvn.w	r3, #2
 8005536:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005538:	69fb      	ldr	r3, [r7, #28]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3720      	adds	r7, #32
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	e000ed04 	.word	0xe000ed04

08005548 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005548:	b580      	push	{r7, lr}
 800554a:	b088      	sub	sp, #32
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
 8005554:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800555a:	2300      	movs	r3, #0
 800555c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800555e:	f3ef 8305 	mrs	r3, IPSR
 8005562:	617b      	str	r3, [r7, #20]
  return(result);
 8005564:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005566:	2b00      	cmp	r3, #0
 8005568:	d028      	beq.n	80055bc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <osMessageQueueGet+0x34>
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d002      	beq.n	800557c <osMessageQueueGet+0x34>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d003      	beq.n	8005584 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800557c:	f06f 0303 	mvn.w	r3, #3
 8005580:	61fb      	str	r3, [r7, #28]
 8005582:	e037      	b.n	80055f4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005584:	2300      	movs	r3, #0
 8005586:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005588:	f107 0310 	add.w	r3, r7, #16
 800558c:	461a      	mov	r2, r3
 800558e:	68b9      	ldr	r1, [r7, #8]
 8005590:	69b8      	ldr	r0, [r7, #24]
 8005592:	f000 fec5 	bl	8006320 <xQueueReceiveFromISR>
 8005596:	4603      	mov	r3, r0
 8005598:	2b01      	cmp	r3, #1
 800559a:	d003      	beq.n	80055a4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800559c:	f06f 0302 	mvn.w	r3, #2
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	e027      	b.n	80055f4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d024      	beq.n	80055f4 <osMessageQueueGet+0xac>
 80055aa:	4b15      	ldr	r3, [pc, #84]	; (8005600 <osMessageQueueGet+0xb8>)
 80055ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	f3bf 8f4f 	dsb	sy
 80055b6:	f3bf 8f6f 	isb	sy
 80055ba:	e01b      	b.n	80055f4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <osMessageQueueGet+0x80>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d103      	bne.n	80055d0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80055c8:	f06f 0303 	mvn.w	r3, #3
 80055cc:	61fb      	str	r3, [r7, #28]
 80055ce:	e011      	b.n	80055f4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	68b9      	ldr	r1, [r7, #8]
 80055d4:	69b8      	ldr	r0, [r7, #24]
 80055d6:	f000 fcc5 	bl	8005f64 <xQueueReceive>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d009      	beq.n	80055f4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80055e6:	f06f 0301 	mvn.w	r3, #1
 80055ea:	61fb      	str	r3, [r7, #28]
 80055ec:	e002      	b.n	80055f4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80055ee:	f06f 0302 	mvn.w	r3, #2
 80055f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80055f4:	69fb      	ldr	r3, [r7, #28]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	e000ed04 	.word	0xe000ed04

08005604 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005610:	f3ef 8305 	mrs	r3, IPSR
 8005614:	60fb      	str	r3, [r7, #12]
  return(result);
 8005616:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <osMessageQueueReset+0x20>
    stat = osErrorISR;
 800561c:	f06f 0305 	mvn.w	r3, #5
 8005620:	617b      	str	r3, [r7, #20]
 8005622:	e00c      	b.n	800563e <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d103      	bne.n	8005632 <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 800562a:	f06f 0303 	mvn.w	r3, #3
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	e005      	b.n	800563e <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 8005636:	2100      	movs	r1, #0
 8005638:	6938      	ldr	r0, [r7, #16]
 800563a:	f000 f8c9 	bl	80057d0 <xQueueGenericReset>
  }

  return (stat);
 800563e:	697b      	ldr	r3, [r7, #20]
}
 8005640:	4618      	mov	r0, r3
 8005642:	3718      	adds	r7, #24
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	4a07      	ldr	r2, [pc, #28]	; (8005674 <vApplicationGetIdleTaskMemory+0x2c>)
 8005658:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	4a06      	ldr	r2, [pc, #24]	; (8005678 <vApplicationGetIdleTaskMemory+0x30>)
 800565e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2280      	movs	r2, #128	; 0x80
 8005664:	601a      	str	r2, [r3, #0]
}
 8005666:	bf00      	nop
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	20001058 	.word	0x20001058
 8005678:	200010b4 	.word	0x200010b4

0800567c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4a07      	ldr	r2, [pc, #28]	; (80056a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800568c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4a06      	ldr	r2, [pc, #24]	; (80056ac <vApplicationGetTimerTaskMemory+0x30>)
 8005692:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f44f 7280 	mov.w	r2, #256	; 0x100
 800569a:	601a      	str	r2, [r3, #0]
}
 800569c:	bf00      	nop
 800569e:	3714      	adds	r7, #20
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr
 80056a8:	200012b4 	.word	0x200012b4
 80056ac:	20001310 	.word	0x20001310

080056b0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f103 0208 	add.w	r2, r3, #8
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f04f 32ff 	mov.w	r2, #4294967295
 80056c8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f103 0208 	add.w	r2, r3, #8
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f103 0208 	add.w	r2, r3, #8
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800570a:	b480      	push	{r7}
 800570c:	b085      	sub	sp, #20
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
 8005712:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005720:	d103      	bne.n	800572a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	e00c      	b.n	8005744 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	3308      	adds	r3, #8
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	e002      	b.n	8005738 <vListInsert+0x2e>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	429a      	cmp	r2, r3
 8005742:	d2f6      	bcs.n	8005732 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	601a      	str	r2, [r3, #0]
}
 8005770:	bf00      	nop
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6892      	ldr	r2, [r2, #8]
 8005792:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6852      	ldr	r2, [r2, #4]
 800579c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d103      	bne.n	80057b0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689a      	ldr	r2, [r3, #8]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	1e5a      	subs	r2, r3, #1
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80057da:	2301      	movs	r3, #1
 80057dc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d10a      	bne.n	80057fe <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80057e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ec:	f383 8811 	msr	BASEPRI, r3
 80057f0:	f3bf 8f6f 	isb	sy
 80057f4:	f3bf 8f4f 	dsb	sy
 80057f8:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80057fa:	bf00      	nop
 80057fc:	e7fe      	b.n	80057fc <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d05d      	beq.n	80058c0 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8005808:	2b00      	cmp	r3, #0
 800580a:	d059      	beq.n	80058c0 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005814:	2100      	movs	r1, #0
 8005816:	fba3 2302 	umull	r2, r3, r3, r2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d000      	beq.n	8005820 <xQueueGenericReset+0x50>
 800581e:	2101      	movs	r1, #1
 8005820:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005822:	2b00      	cmp	r3, #0
 8005824:	d14c      	bne.n	80058c0 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8005826:	f002 fdd7 	bl	80083d8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005832:	6939      	ldr	r1, [r7, #16]
 8005834:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005836:	fb01 f303 	mul.w	r3, r1, r3
 800583a:	441a      	add	r2, r3
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	2200      	movs	r2, #0
 8005844:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005856:	3b01      	subs	r3, #1
 8005858:	6939      	ldr	r1, [r7, #16]
 800585a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800585c:	fb01 f303 	mul.w	r3, r1, r3
 8005860:	441a      	add	r2, r3
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	22ff      	movs	r2, #255	; 0xff
 800586a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	22ff      	movs	r2, #255	; 0xff
 8005872:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d114      	bne.n	80058a6 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d01a      	beq.n	80058ba <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	3310      	adds	r3, #16
 8005888:	4618      	mov	r0, r3
 800588a:	f001 fd01 	bl	8007290 <xTaskRemoveFromEventList>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d012      	beq.n	80058ba <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005894:	4b15      	ldr	r3, [pc, #84]	; (80058ec <xQueueGenericReset+0x11c>)
 8005896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	f3bf 8f4f 	dsb	sy
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	e009      	b.n	80058ba <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	3310      	adds	r3, #16
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7ff ff00 	bl	80056b0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	3324      	adds	r3, #36	; 0x24
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7ff fefb 	bl	80056b0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80058ba:	f002 fdbd 	bl	8008438 <vPortExitCritical>
 80058be:	e001      	b.n	80058c4 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 80058c0:	2300      	movs	r3, #0
 80058c2:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10a      	bne.n	80058e0 <xQueueGenericReset+0x110>
        __asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	60bb      	str	r3, [r7, #8]
    }
 80058dc:	bf00      	nop
 80058de:	e7fe      	b.n	80058de <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80058e0:	697b      	ldr	r3, [r7, #20]
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3718      	adds	r7, #24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	e000ed04 	.word	0xe000ed04

080058f0 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b08c      	sub	sp, #48	; 0x30
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	627b      	str	r3, [r7, #36]	; 0x24

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10a      	bne.n	800591e <xQueueGenericCreateStatic+0x2e>
        __asm volatile
 8005908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800590c:	f383 8811 	msr	BASEPRI, r3
 8005910:	f3bf 8f6f 	isb	sy
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	623b      	str	r3, [r7, #32]
    }
 800591a:	bf00      	nop
 800591c:	e7fe      	b.n	800591c <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d030      	beq.n	8005986 <xQueueGenericCreateStatic+0x96>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d02d      	beq.n	8005986 <xQueueGenericCreateStatic+0x96>
            ( pxStaticQueue != NULL ) &&
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <xQueueGenericCreateStatic+0x46>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d027      	beq.n	8005986 <xQueueGenericCreateStatic+0x96>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d102      	bne.n	8005942 <xQueueGenericCreateStatic+0x52>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d121      	bne.n	8005986 <xQueueGenericCreateStatic+0x96>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005942:	2350      	movs	r3, #80	; 0x50
 8005944:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2b50      	cmp	r3, #80	; 0x50
 800594a:	d00a      	beq.n	8005962 <xQueueGenericCreateStatic+0x72>
        __asm volatile
 800594c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	61fb      	str	r3, [r7, #28]
    }
 800595e:	bf00      	nop
 8005960:	e7fe      	b.n	8005960 <xQueueGenericCreateStatic+0x70>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8005962:	697b      	ldr	r3, [r7, #20]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	627b      	str	r3, [r7, #36]	; 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005970:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005976:	9300      	str	r3, [sp, #0]
 8005978:	4613      	mov	r3, r2
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	68b9      	ldr	r1, [r7, #8]
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f000 f866 	bl	8005a50 <prvInitialiseNewQueue>
 8005984:	e00d      	b.n	80059a2 <xQueueGenericCreateStatic+0xb2>
        }
        else
        {
            configASSERT( pxNewQueue );
 8005986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10a      	bne.n	80059a2 <xQueueGenericCreateStatic+0xb2>
        __asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	61bb      	str	r3, [r7, #24]
    }
 800599e:	bf00      	nop
 80059a0:	e7fe      	b.n	80059a0 <xQueueGenericCreateStatic+0xb0>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80059a4:	4618      	mov	r0, r3
 80059a6:	3728      	adds	r7, #40	; 0x28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08a      	sub	sp, #40	; 0x28
 80059b0:	af02      	add	r7, sp, #8
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	4613      	mov	r3, r2
 80059b8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d032      	beq.n	8005a2a <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80059c4:	2100      	movs	r1, #0
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	fba3 2302 	umull	r2, r3, r3, r2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d000      	beq.n	80059d4 <xQueueGenericCreate+0x28>
 80059d2:	2101      	movs	r1, #1
 80059d4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d127      	bne.n	8005a2a <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80059e2:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80059e6:	d820      	bhi.n	8005a2a <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	fb02 f303 	mul.w	r3, r2, r3
 80059f0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	3350      	adds	r3, #80	; 0x50
 80059f6:	4618      	mov	r0, r3
 80059f8:	f002 fe10 	bl	800861c <pvPortMalloc>
 80059fc:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d020      	beq.n	8005a46 <xQueueGenericCreate+0x9a>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	3350      	adds	r3, #80	; 0x50
 8005a0c:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a16:	79fa      	ldrb	r2, [r7, #7]
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	68b9      	ldr	r1, [r7, #8]
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f000 f814 	bl	8005a50 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005a28:	e00d      	b.n	8005a46 <xQueueGenericCreate+0x9a>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10a      	bne.n	8005a46 <xQueueGenericCreate+0x9a>
        __asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	613b      	str	r3, [r7, #16]
    }
 8005a42:	bf00      	nop
 8005a44:	e7fe      	b.n	8005a44 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005a46:	69fb      	ldr	r3, [r7, #28]
    }
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3720      	adds	r7, #32
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
 8005a5c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d103      	bne.n	8005a6c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	e002      	b.n	8005a72 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a7e:	2101      	movs	r1, #1
 8005a80:	69b8      	ldr	r0, [r7, #24]
 8005a82:	f7ff fea5 	bl	80057d0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	78fa      	ldrb	r2, [r7, #3]
 8005a8a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005a8e:	bf00      	nop
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b082      	sub	sp, #8
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00e      	beq.n	8005ac2 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	2200      	movs	r2, #0
 8005aba:	2100      	movs	r1, #0
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f8a1 	bl	8005c04 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8005ac2:	bf00      	nop
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b086      	sub	sp, #24
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	617b      	str	r3, [r7, #20]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005adc:	79fb      	ldrb	r3, [r7, #7]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	6939      	ldr	r1, [r7, #16]
 8005ae2:	6978      	ldr	r0, [r7, #20]
 8005ae4:	f7ff ff62 	bl	80059ac <xQueueGenericCreate>
 8005ae8:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f7ff ffd3 	bl	8005a96 <prvInitialiseMutex>

        return xNewQueue;
 8005af0:	68fb      	ldr	r3, [r7, #12]
    }
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <xQueueCreateMutexStatic>:

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType,
                                           StaticQueue_t * pxStaticQueue )
    {
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b088      	sub	sp, #32
 8005afe:	af02      	add	r7, sp, #8
 8005b00:	4603      	mov	r3, r0
 8005b02:	6039      	str	r1, [r7, #0]
 8005b04:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005b06:	2301      	movs	r3, #1
 8005b08:	617b      	str	r3, [r7, #20]
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	613b      	str	r3, [r7, #16]

        /* Prevent compiler warnings about unused parameters if
         * configUSE_TRACE_FACILITY does not equal 1. */
        ( void ) ucQueueType;

        xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005b0e:	79fb      	ldrb	r3, [r7, #7]
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2200      	movs	r2, #0
 8005b16:	6939      	ldr	r1, [r7, #16]
 8005b18:	6978      	ldr	r0, [r7, #20]
 8005b1a:	f7ff fee9 	bl	80058f0 <xQueueGenericCreateStatic>
 8005b1e:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f7ff ffb8 	bl	8005a96 <prvInitialiseMutex>

        return xNewQueue;
 8005b26:	68fb      	ldr	r3, [r7, #12]
    }
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
    {
 8005b30:	b590      	push	{r4, r7, lr}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	613b      	str	r3, [r7, #16]

        configASSERT( pxMutex );
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10a      	bne.n	8005b58 <xQueueGiveMutexRecursive+0x28>
        __asm volatile
 8005b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b46:	f383 8811 	msr	BASEPRI, r3
 8005b4a:	f3bf 8f6f 	isb	sy
 8005b4e:	f3bf 8f4f 	dsb	sy
 8005b52:	60fb      	str	r3, [r7, #12]
    }
 8005b54:	bf00      	nop
 8005b56:	e7fe      	b.n	8005b56 <xQueueGiveMutexRecursive+0x26>
         * change outside of this task.  If this task does not hold the mutex then
         * pxMutexHolder can never coincidentally equal the tasks handle, and as
         * this is the only condition we are interested in it does not matter if
         * pxMutexHolder is accessed simultaneously by another task.  Therefore no
         * mutual exclusion is required to test the pxMutexHolder variable. */
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	689c      	ldr	r4, [r3, #8]
 8005b5c:	f001 fdca 	bl	80076f4 <xTaskGetCurrentTaskHandle>
 8005b60:	4603      	mov	r3, r0
 8005b62:	429c      	cmp	r4, r3
 8005b64:	d111      	bne.n	8005b8a <xQueueGiveMutexRecursive+0x5a>
            /* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
             * the task handle, therefore no underflow check is required.  Also,
             * uxRecursiveCallCount is only modified by the mutex holder, and as
             * there can only be one, no mutual exclusion is required to modify the
             * uxRecursiveCallCount member. */
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	1e5a      	subs	r2, r3, #1
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	60da      	str	r2, [r3, #12]

            /* Has the recursive call count unwound to 0? */
            if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d105      	bne.n	8005b84 <xQueueGiveMutexRecursive+0x54>
            {
                /* Return the mutex.  This will automatically unblock any other
                 * task that might be waiting to access the mutex. */
                ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005b78:	2300      	movs	r3, #0
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	6938      	ldr	r0, [r7, #16]
 8005b80:	f000 f840 	bl	8005c04 <xQueueGenericSend>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            xReturn = pdPASS;
 8005b84:	2301      	movs	r3, #1
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	e001      	b.n	8005b8e <xQueueGiveMutexRecursive+0x5e>
        }
        else
        {
            /* The mutex cannot be given because the calling task is not the
             * holder. */
            xReturn = pdFAIL;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]

            traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
        }

        return xReturn;
 8005b8e:	697b      	ldr	r3, [r7, #20]
    }
 8005b90:	4618      	mov	r0, r3
 8005b92:	371c      	adds	r7, #28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd90      	pop	{r4, r7, pc}

08005b98 <xQueueTakeMutexRecursive>:

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex,
                                         TickType_t xTicksToWait )
    {
 8005b98:	b590      	push	{r4, r7, lr}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	613b      	str	r3, [r7, #16]

        configASSERT( pxMutex );
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10a      	bne.n	8005bc2 <xQueueTakeMutexRecursive+0x2a>
        __asm volatile
 8005bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	60fb      	str	r3, [r7, #12]
    }
 8005bbe:	bf00      	nop
 8005bc0:	e7fe      	b.n	8005bc0 <xQueueTakeMutexRecursive+0x28>
        /* Comments regarding mutual exclusion as per those within
         * xQueueGiveMutexRecursive(). */

        traceTAKE_MUTEX_RECURSIVE( pxMutex );

        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	689c      	ldr	r4, [r3, #8]
 8005bc6:	f001 fd95 	bl	80076f4 <xTaskGetCurrentTaskHandle>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	429c      	cmp	r4, r3
 8005bce:	d107      	bne.n	8005be0 <xQueueTakeMutexRecursive+0x48>
        {
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	60da      	str	r2, [r3, #12]
            xReturn = pdPASS;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
 8005bde:	e00c      	b.n	8005bfa <xQueueTakeMutexRecursive+0x62>
        }
        else
        {
            xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005be0:	6839      	ldr	r1, [r7, #0]
 8005be2:	6938      	ldr	r0, [r7, #16]
 8005be4:	f000 fa9e 	bl	8006124 <xQueueSemaphoreTake>
 8005be8:	6178      	str	r0, [r7, #20]

            /* pdPASS will only be returned if the mutex was successfully
             * obtained.  The calling task may have entered the Blocked state
             * before reaching here. */
            if( xReturn != pdFAIL )
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d004      	beq.n	8005bfa <xQueueTakeMutexRecursive+0x62>
            {
                ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	60da      	str	r2, [r3, #12]
            {
                traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
            }
        }

        return xReturn;
 8005bfa:	697b      	ldr	r3, [r7, #20]
    }
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	371c      	adds	r7, #28
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd90      	pop	{r4, r7, pc}

08005c04 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b08e      	sub	sp, #56	; 0x38
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
 8005c10:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c12:	2300      	movs	r3, #0
 8005c14:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8005c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10a      	bne.n	8005c36 <xQueueGenericSend+0x32>
        __asm volatile
 8005c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c24:	f383 8811 	msr	BASEPRI, r3
 8005c28:	f3bf 8f6f 	isb	sy
 8005c2c:	f3bf 8f4f 	dsb	sy
 8005c30:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005c32:	bf00      	nop
 8005c34:	e7fe      	b.n	8005c34 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d103      	bne.n	8005c44 <xQueueGenericSend+0x40>
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d101      	bne.n	8005c48 <xQueueGenericSend+0x44>
 8005c44:	2301      	movs	r3, #1
 8005c46:	e000      	b.n	8005c4a <xQueueGenericSend+0x46>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10a      	bne.n	8005c64 <xQueueGenericSend+0x60>
        __asm volatile
 8005c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c52:	f383 8811 	msr	BASEPRI, r3
 8005c56:	f3bf 8f6f 	isb	sy
 8005c5a:	f3bf 8f4f 	dsb	sy
 8005c5e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005c60:	bf00      	nop
 8005c62:	e7fe      	b.n	8005c62 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d103      	bne.n	8005c72 <xQueueGenericSend+0x6e>
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <xQueueGenericSend+0x72>
 8005c72:	2301      	movs	r3, #1
 8005c74:	e000      	b.n	8005c78 <xQueueGenericSend+0x74>
 8005c76:	2300      	movs	r3, #0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10a      	bne.n	8005c92 <xQueueGenericSend+0x8e>
        __asm volatile
 8005c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c80:	f383 8811 	msr	BASEPRI, r3
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	623b      	str	r3, [r7, #32]
    }
 8005c8e:	bf00      	nop
 8005c90:	e7fe      	b.n	8005c90 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c92:	f001 fd3f 	bl	8007714 <xTaskGetSchedulerState>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d102      	bne.n	8005ca2 <xQueueGenericSend+0x9e>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <xQueueGenericSend+0xa2>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e000      	b.n	8005ca8 <xQueueGenericSend+0xa4>
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10a      	bne.n	8005cc2 <xQueueGenericSend+0xbe>
        __asm volatile
 8005cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb0:	f383 8811 	msr	BASEPRI, r3
 8005cb4:	f3bf 8f6f 	isb	sy
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	61fb      	str	r3, [r7, #28]
    }
 8005cbe:	bf00      	nop
 8005cc0:	e7fe      	b.n	8005cc0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005cc2:	f002 fb89 	bl	80083d8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d302      	bcc.n	8005cd8 <xQueueGenericSend+0xd4>
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d129      	bne.n	8005d2c <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	68b9      	ldr	r1, [r7, #8]
 8005cdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005cde:	f000 fbce 	bl	800647e <prvCopyDataToQueue>
 8005ce2:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d010      	beq.n	8005d0e <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	3324      	adds	r3, #36	; 0x24
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f001 facd 	bl	8007290 <xTaskRemoveFromEventList>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d013      	beq.n	8005d24 <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005cfc:	4b3f      	ldr	r3, [pc, #252]	; (8005dfc <xQueueGenericSend+0x1f8>)
 8005cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	e00a      	b.n	8005d24 <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8005d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d007      	beq.n	8005d24 <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005d14:	4b39      	ldr	r3, [pc, #228]	; (8005dfc <xQueueGenericSend+0x1f8>)
 8005d16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005d24:	f002 fb88 	bl	8008438 <vPortExitCritical>
                return pdPASS;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e063      	b.n	8005df4 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d103      	bne.n	8005d3a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005d32:	f002 fb81 	bl	8008438 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	e05c      	b.n	8005df4 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d106      	bne.n	8005d4e <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005d40:	f107 0314 	add.w	r3, r7, #20
 8005d44:	4618      	mov	r0, r3
 8005d46:	f001 fb7b 	bl	8007440 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005d4e:	f002 fb73 	bl	8008438 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005d52:	f000 ff97 	bl	8006c84 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005d56:	f002 fb3f 	bl	80083d8 <vPortEnterCritical>
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d60:	b25b      	sxtb	r3, r3
 8005d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d66:	d103      	bne.n	8005d70 <xQueueGenericSend+0x16c>
 8005d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d76:	b25b      	sxtb	r3, r3
 8005d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7c:	d103      	bne.n	8005d86 <xQueueGenericSend+0x182>
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d86:	f002 fb57 	bl	8008438 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d8a:	1d3a      	adds	r2, r7, #4
 8005d8c:	f107 0314 	add.w	r3, r7, #20
 8005d90:	4611      	mov	r1, r2
 8005d92:	4618      	mov	r0, r3
 8005d94:	f001 fb6a 	bl	800746c <xTaskCheckForTimeOut>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d124      	bne.n	8005de8 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005da0:	f000 fc65 	bl	800666e <prvIsQueueFull>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d018      	beq.n	8005ddc <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dac:	3310      	adds	r3, #16
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	4611      	mov	r1, r2
 8005db2:	4618      	mov	r0, r3
 8005db4:	f001 fa02 	bl	80071bc <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005db8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005dba:	f000 fbf0 	bl	800659e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8005dbe:	f000 ff6f 	bl	8006ca0 <xTaskResumeAll>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f47f af7c 	bne.w	8005cc2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8005dca:	4b0c      	ldr	r3, [pc, #48]	; (8005dfc <xQueueGenericSend+0x1f8>)
 8005dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dd0:	601a      	str	r2, [r3, #0]
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	e772      	b.n	8005cc2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8005ddc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005dde:	f000 fbde 	bl	800659e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005de2:	f000 ff5d 	bl	8006ca0 <xTaskResumeAll>
 8005de6:	e76c      	b.n	8005cc2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005dea:	f000 fbd8 	bl	800659e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005dee:	f000 ff57 	bl	8006ca0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8005df2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3738      	adds	r7, #56	; 0x38
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	e000ed04 	.word	0xe000ed04

08005e00 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b092      	sub	sp, #72	; 0x48
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	643b      	str	r3, [r7, #64]	; 0x40

    configASSERT( pxQueue );
 8005e12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10a      	bne.n	8005e2e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8005e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 8005e2a:	bf00      	nop
 8005e2c:	e7fe      	b.n	8005e2c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d103      	bne.n	8005e3c <xQueueGenericSendFromISR+0x3c>
 8005e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <xQueueGenericSendFromISR+0x40>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e000      	b.n	8005e42 <xQueueGenericSendFromISR+0x42>
 8005e40:	2300      	movs	r3, #0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10a      	bne.n	8005e5c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8005e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005e58:	bf00      	nop
 8005e5a:	e7fe      	b.n	8005e5a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d103      	bne.n	8005e6a <xQueueGenericSendFromISR+0x6a>
 8005e62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d101      	bne.n	8005e6e <xQueueGenericSendFromISR+0x6e>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e000      	b.n	8005e70 <xQueueGenericSendFromISR+0x70>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10a      	bne.n	8005e8a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8005e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e78:	f383 8811 	msr	BASEPRI, r3
 8005e7c:	f3bf 8f6f 	isb	sy
 8005e80:	f3bf 8f4f 	dsb	sy
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005e86:	bf00      	nop
 8005e88:	e7fe      	b.n	8005e88 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e8a:	f002 fb87 	bl	800859c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8005e8e:	f3ef 8211 	mrs	r2, BASEPRI
 8005e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e96:	f383 8811 	msr	BASEPRI, r3
 8005e9a:	f3bf 8f6f 	isb	sy
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	623a      	str	r2, [r7, #32]
 8005ea4:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8005ea6:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ea8:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005eae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d302      	bcc.n	8005ebc <xQueueGenericSendFromISR+0xbc>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d146      	bne.n	8005f4a <xQueueGenericSendFromISR+0x14a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005ebc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ebe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ec2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ec6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	637b      	str	r3, [r7, #52]	; 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	68b9      	ldr	r1, [r7, #8]
 8005ed0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005ed2:	f000 fad4 	bl	800647e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8005ed6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8005eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ede:	d112      	bne.n	8005f06 <xQueueGenericSendFromISR+0x106>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d02d      	beq.n	8005f44 <xQueueGenericSendFromISR+0x144>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eea:	3324      	adds	r3, #36	; 0x24
 8005eec:	4618      	mov	r0, r3
 8005eee:	f001 f9cf 	bl	8007290 <xTaskRemoveFromEventList>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d025      	beq.n	8005f44 <xQueueGenericSendFromISR+0x144>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d022      	beq.n	8005f44 <xQueueGenericSendFromISR+0x144>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	e01e      	b.n	8005f44 <xQueueGenericSendFromISR+0x144>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8005f06:	f000 ffd7 	bl	8006eb8 <uxTaskGetNumberOfTasks>
 8005f0a:	6338      	str	r0, [r7, #48]	; 0x30
 8005f0c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8005f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d916      	bls.n	8005f44 <xQueueGenericSendFromISR+0x144>
 8005f16:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8005f1a:	2b7f      	cmp	r3, #127	; 0x7f
 8005f1c:	d10a      	bne.n	8005f34 <xQueueGenericSendFromISR+0x134>
        __asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	61bb      	str	r3, [r7, #24]
    }
 8005f30:	bf00      	nop
 8005f32:	e7fe      	b.n	8005f32 <xQueueGenericSendFromISR+0x132>
 8005f34:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005f38:	3301      	adds	r3, #1
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	b25a      	sxtb	r2, r3
 8005f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8005f44:	2301      	movs	r3, #1
 8005f46:	647b      	str	r3, [r7, #68]	; 0x44
        {
 8005f48:	e001      	b.n	8005f4e <xQueueGenericSendFromISR+0x14e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	647b      	str	r3, [r7, #68]	; 0x44
 8005f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f50:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005f58:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005f5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3748      	adds	r7, #72	; 0x48
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b08c      	sub	sp, #48	; 0x30
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005f70:	2300      	movs	r3, #0
 8005f72:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d10a      	bne.n	8005f94 <xQueueReceive+0x30>
        __asm volatile
 8005f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f82:	f383 8811 	msr	BASEPRI, r3
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	623b      	str	r3, [r7, #32]
    }
 8005f90:	bf00      	nop
 8005f92:	e7fe      	b.n	8005f92 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d103      	bne.n	8005fa2 <xQueueReceive+0x3e>
 8005f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d101      	bne.n	8005fa6 <xQueueReceive+0x42>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <xQueueReceive+0x44>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10a      	bne.n	8005fc2 <xQueueReceive+0x5e>
        __asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	61fb      	str	r3, [r7, #28]
    }
 8005fbe:	bf00      	nop
 8005fc0:	e7fe      	b.n	8005fc0 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fc2:	f001 fba7 	bl	8007714 <xTaskGetSchedulerState>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d102      	bne.n	8005fd2 <xQueueReceive+0x6e>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <xQueueReceive+0x72>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e000      	b.n	8005fd8 <xQueueReceive+0x74>
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10a      	bne.n	8005ff2 <xQueueReceive+0x8e>
        __asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	61bb      	str	r3, [r7, #24]
    }
 8005fee:	bf00      	nop
 8005ff0:	e7fe      	b.n	8005ff0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005ff2:	f002 f9f1 	bl	80083d8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffa:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d01f      	beq.n	8006042 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006002:	68b9      	ldr	r1, [r7, #8]
 8006004:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006006:	f000 faa4 	bl	8006552 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800600a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600c:	1e5a      	subs	r2, r3, #1
 800600e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006010:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00f      	beq.n	800603a <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800601a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800601c:	3310      	adds	r3, #16
 800601e:	4618      	mov	r0, r3
 8006020:	f001 f936 	bl	8007290 <xTaskRemoveFromEventList>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d007      	beq.n	800603a <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800602a:	4b3d      	ldr	r3, [pc, #244]	; (8006120 <xQueueReceive+0x1bc>)
 800602c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800603a:	f002 f9fd 	bl	8008438 <vPortExitCritical>
                return pdPASS;
 800603e:	2301      	movs	r3, #1
 8006040:	e069      	b.n	8006116 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d103      	bne.n	8006050 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006048:	f002 f9f6 	bl	8008438 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800604c:	2300      	movs	r3, #0
 800604e:	e062      	b.n	8006116 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006052:	2b00      	cmp	r3, #0
 8006054:	d106      	bne.n	8006064 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006056:	f107 0310 	add.w	r3, r7, #16
 800605a:	4618      	mov	r0, r3
 800605c:	f001 f9f0 	bl	8007440 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006060:	2301      	movs	r3, #1
 8006062:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006064:	f002 f9e8 	bl	8008438 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006068:	f000 fe0c 	bl	8006c84 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800606c:	f002 f9b4 	bl	80083d8 <vPortEnterCritical>
 8006070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006072:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006076:	b25b      	sxtb	r3, r3
 8006078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607c:	d103      	bne.n	8006086 <xQueueReceive+0x122>
 800607e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006088:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800608c:	b25b      	sxtb	r3, r3
 800608e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006092:	d103      	bne.n	800609c <xQueueReceive+0x138>
 8006094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006096:	2200      	movs	r2, #0
 8006098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800609c:	f002 f9cc 	bl	8008438 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060a0:	1d3a      	adds	r2, r7, #4
 80060a2:	f107 0310 	add.w	r3, r7, #16
 80060a6:	4611      	mov	r1, r2
 80060a8:	4618      	mov	r0, r3
 80060aa:	f001 f9df 	bl	800746c <xTaskCheckForTimeOut>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d123      	bne.n	80060fc <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060b6:	f000 fac4 	bl	8006642 <prvIsQueueEmpty>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d017      	beq.n	80060f0 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c2:	3324      	adds	r3, #36	; 0x24
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	4611      	mov	r1, r2
 80060c8:	4618      	mov	r0, r3
 80060ca:	f001 f877 	bl	80071bc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80060ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060d0:	f000 fa65 	bl	800659e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80060d4:	f000 fde4 	bl	8006ca0 <xTaskResumeAll>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d189      	bne.n	8005ff2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80060de:	4b10      	ldr	r3, [pc, #64]	; (8006120 <xQueueReceive+0x1bc>)
 80060e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	f3bf 8f4f 	dsb	sy
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	e780      	b.n	8005ff2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80060f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060f2:	f000 fa54 	bl	800659e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80060f6:	f000 fdd3 	bl	8006ca0 <xTaskResumeAll>
 80060fa:	e77a      	b.n	8005ff2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80060fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060fe:	f000 fa4e 	bl	800659e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006102:	f000 fdcd 	bl	8006ca0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006108:	f000 fa9b 	bl	8006642 <prvIsQueueEmpty>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	f43f af6f 	beq.w	8005ff2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006114:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8006116:	4618      	mov	r0, r3
 8006118:	3730      	adds	r7, #48	; 0x30
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	e000ed04 	.word	0xe000ed04

08006124 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b08c      	sub	sp, #48	; 0x30
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800612e:	2300      	movs	r3, #0
 8006130:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	627b      	str	r3, [r7, #36]	; 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8006136:	2300      	movs	r3, #0
 8006138:	62bb      	str	r3, [r7, #40]	; 0x28
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10a      	bne.n	8006156 <xQueueSemaphoreTake+0x32>
        __asm volatile
 8006140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006144:	f383 8811 	msr	BASEPRI, r3
 8006148:	f3bf 8f6f 	isb	sy
 800614c:	f3bf 8f4f 	dsb	sy
 8006150:	61bb      	str	r3, [r7, #24]
    }
 8006152:	bf00      	nop
 8006154:	e7fe      	b.n	8006154 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8006156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <xQueueSemaphoreTake+0x50>
        __asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	617b      	str	r3, [r7, #20]
    }
 8006170:	bf00      	nop
 8006172:	e7fe      	b.n	8006172 <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006174:	f001 face 	bl	8007714 <xTaskGetSchedulerState>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d102      	bne.n	8006184 <xQueueSemaphoreTake+0x60>
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <xQueueSemaphoreTake+0x64>
 8006184:	2301      	movs	r3, #1
 8006186:	e000      	b.n	800618a <xQueueSemaphoreTake+0x66>
 8006188:	2300      	movs	r3, #0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d10a      	bne.n	80061a4 <xQueueSemaphoreTake+0x80>
        __asm volatile
 800618e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006192:	f383 8811 	msr	BASEPRI, r3
 8006196:	f3bf 8f6f 	isb	sy
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	613b      	str	r3, [r7, #16]
    }
 80061a0:	bf00      	nop
 80061a2:	e7fe      	b.n	80061a2 <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80061a4:	f002 f918 	bl	80083d8 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80061a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ac:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d024      	beq.n	80061fe <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80061b4:	6a3b      	ldr	r3, [r7, #32]
 80061b6:	1e5a      	subs	r2, r3, #1
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d104      	bne.n	80061ce <xQueueSemaphoreTake+0xaa>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80061c4:	f001 fc94 	bl	8007af0 <pvTaskIncrementMutexHeldCount>
 80061c8:	4602      	mov	r2, r0
 80061ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061cc:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00f      	beq.n	80061f6 <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	3310      	adds	r3, #16
 80061da:	4618      	mov	r0, r3
 80061dc:	f001 f858 	bl	8007290 <xTaskRemoveFromEventList>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d007      	beq.n	80061f6 <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80061e6:	4b4d      	ldr	r3, [pc, #308]	; (800631c <xQueueSemaphoreTake+0x1f8>)
 80061e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80061f6:	f002 f91f 	bl	8008438 <vPortExitCritical>
                return pdPASS;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e089      	b.n	8006312 <xQueueSemaphoreTake+0x1ee>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d103      	bne.n	800620c <xQueueSemaphoreTake+0xe8>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8006204:	f002 f918 	bl	8008438 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8006208:	2300      	movs	r3, #0
 800620a:	e082      	b.n	8006312 <xQueueSemaphoreTake+0x1ee>
                }
                else if( xEntryTimeSet == pdFALSE )
 800620c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <xQueueSemaphoreTake+0xfc>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006212:	f107 0308 	add.w	r3, r7, #8
 8006216:	4618      	mov	r0, r3
 8006218:	f001 f912 	bl	8007440 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800621c:	2301      	movs	r3, #1
 800621e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006220:	f002 f90a 	bl	8008438 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006224:	f000 fd2e 	bl	8006c84 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006228:	f002 f8d6 	bl	80083d8 <vPortEnterCritical>
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006232:	b25b      	sxtb	r3, r3
 8006234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006238:	d103      	bne.n	8006242 <xQueueSemaphoreTake+0x11e>
 800623a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623c:	2200      	movs	r2, #0
 800623e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006244:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006248:	b25b      	sxtb	r3, r3
 800624a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800624e:	d103      	bne.n	8006258 <xQueueSemaphoreTake+0x134>
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	2200      	movs	r2, #0
 8006254:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006258:	f002 f8ee 	bl	8008438 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800625c:	463a      	mov	r2, r7
 800625e:	f107 0308 	add.w	r3, r7, #8
 8006262:	4611      	mov	r1, r2
 8006264:	4618      	mov	r0, r3
 8006266:	f001 f901 	bl	800746c <xTaskCheckForTimeOut>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d132      	bne.n	80062d6 <xQueueSemaphoreTake+0x1b2>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006270:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006272:	f000 f9e6 	bl	8006642 <prvIsQueueEmpty>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d026      	beq.n	80062ca <xQueueSemaphoreTake+0x1a6>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800627c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d109      	bne.n	8006298 <xQueueSemaphoreTake+0x174>
                    {
                        taskENTER_CRITICAL();
 8006284:	f002 f8a8 	bl	80083d8 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	4618      	mov	r0, r3
 800628e:	f001 fa5f 	bl	8007750 <xTaskPriorityInherit>
 8006292:	62b8      	str	r0, [r7, #40]	; 0x28
                        }
                        taskEXIT_CRITICAL();
 8006294:	f002 f8d0 	bl	8008438 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629a:	3324      	adds	r3, #36	; 0x24
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	4611      	mov	r1, r2
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 ff8b 	bl	80071bc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80062a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062a8:	f000 f979 	bl	800659e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80062ac:	f000 fcf8 	bl	8006ca0 <xTaskResumeAll>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f47f af76 	bne.w	80061a4 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 80062b8:	4b18      	ldr	r3, [pc, #96]	; (800631c <xQueueSemaphoreTake+0x1f8>)
 80062ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	e76c      	b.n	80061a4 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80062ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062cc:	f000 f967 	bl	800659e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80062d0:	f000 fce6 	bl	8006ca0 <xTaskResumeAll>
 80062d4:	e766      	b.n	80061a4 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80062d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062d8:	f000 f961 	bl	800659e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80062dc:	f000 fce0 	bl	8006ca0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062e2:	f000 f9ae 	bl	8006642 <prvIsQueueEmpty>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f43f af5b 	beq.w	80061a4 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80062ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00d      	beq.n	8006310 <xQueueSemaphoreTake+0x1ec>
                    {
                        taskENTER_CRITICAL();
 80062f4:	f002 f870 	bl	80083d8 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80062f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062fa:	f000 f8a8 	bl	800644e <prvGetDisinheritPriorityAfterTimeout>
 80062fe:	61f8      	str	r0, [r7, #28]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	69f9      	ldr	r1, [r7, #28]
 8006306:	4618      	mov	r0, r3
 8006308:	f001 fb48 	bl	800799c <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800630c:	f002 f894 	bl	8008438 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006310:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8006312:	4618      	mov	r0, r3
 8006314:	3730      	adds	r7, #48	; 0x30
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	e000ed04 	.word	0xe000ed04

08006320 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b090      	sub	sp, #64	; 0x40
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8006330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10a      	bne.n	800634c <xQueueReceiveFromISR+0x2c>
        __asm volatile
 8006336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8006348:	bf00      	nop
 800634a:	e7fe      	b.n	800634a <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d103      	bne.n	800635a <xQueueReceiveFromISR+0x3a>
 8006352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <xQueueReceiveFromISR+0x3e>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <xQueueReceiveFromISR+0x40>
 800635e:	2300      	movs	r3, #0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10a      	bne.n	800637a <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8006364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006368:	f383 8811 	msr	BASEPRI, r3
 800636c:	f3bf 8f6f 	isb	sy
 8006370:	f3bf 8f4f 	dsb	sy
 8006374:	623b      	str	r3, [r7, #32]
    }
 8006376:	bf00      	nop
 8006378:	e7fe      	b.n	8006378 <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800637a:	f002 f90f 	bl	800859c <vPortValidateInterruptPriority>
        __asm volatile
 800637e:	f3ef 8211 	mrs	r2, BASEPRI
 8006382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	61fa      	str	r2, [r7, #28]
 8006394:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8006396:	69fb      	ldr	r3, [r7, #28]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006398:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800639a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800639c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639e:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d046      	beq.n	8006434 <xQueueReceiveFromISR+0x114>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80063a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063b0:	68b9      	ldr	r1, [r7, #8]
 80063b2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80063b4:	f000 f8cd 	bl	8006552 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ba:	1e5a      	subs	r2, r3, #1
 80063bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063be:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80063c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80063c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c8:	d112      	bne.n	80063f0 <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d02d      	beq.n	800642e <xQueueReceiveFromISR+0x10e>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d4:	3310      	adds	r3, #16
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 ff5a 	bl	8007290 <xTaskRemoveFromEventList>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d025      	beq.n	800642e <xQueueReceiveFromISR+0x10e>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d022      	beq.n	800642e <xQueueReceiveFromISR+0x10e>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	601a      	str	r2, [r3, #0]
 80063ee:	e01e      	b.n	800642e <xQueueReceiveFromISR+0x10e>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 80063f0:	f000 fd62 	bl	8006eb8 <uxTaskGetNumberOfTasks>
 80063f4:	62b8      	str	r0, [r7, #40]	; 0x28
 80063f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80063fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d916      	bls.n	800642e <xQueueReceiveFromISR+0x10e>
 8006400:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006404:	2b7f      	cmp	r3, #127	; 0x7f
 8006406:	d10a      	bne.n	800641e <xQueueReceiveFromISR+0xfe>
        __asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	617b      	str	r3, [r7, #20]
    }
 800641a:	bf00      	nop
 800641c:	e7fe      	b.n	800641c <xQueueReceiveFromISR+0xfc>
 800641e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006422:	3301      	adds	r3, #1
 8006424:	b2db      	uxtb	r3, r3
 8006426:	b25a      	sxtb	r2, r3
 8006428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 800642e:	2301      	movs	r3, #1
 8006430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006432:	e001      	b.n	8006438 <xQueueReceiveFromISR+0x118>
        }
        else
        {
            xReturn = pdFAIL;
 8006434:	2300      	movs	r3, #0
 8006436:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800643a:	613b      	str	r3, [r7, #16]
        __asm volatile
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f383 8811 	msr	BASEPRI, r3
    }
 8006442:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8006444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006446:	4618      	mov	r0, r3
 8006448:	3740      	adds	r7, #64	; 0x40
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800644e:	b480      	push	{r7}
 8006450:	b085      	sub	sp, #20
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	2b00      	cmp	r3, #0
 800645c:	d006      	beq.n	800646c <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006468:	60fb      	str	r3, [r7, #12]
 800646a:	e001      	b.n	8006470 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800646c:	2300      	movs	r3, #0
 800646e:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8006470:	68fb      	ldr	r3, [r7, #12]
    }
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b086      	sub	sp, #24
 8006482:	af00      	add	r7, sp, #0
 8006484:	60f8      	str	r0, [r7, #12]
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800648a:	2300      	movs	r3, #0
 800648c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006492:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d10d      	bne.n	80064b8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d14d      	bne.n	8006540 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f001 f9e1 	bl	8007870 <xTaskPriorityDisinherit>
 80064ae:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	609a      	str	r2, [r3, #8]
 80064b6:	e043      	b.n	8006540 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d119      	bne.n	80064f2 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6858      	ldr	r0, [r3, #4]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	461a      	mov	r2, r3
 80064c8:	68b9      	ldr	r1, [r7, #8]
 80064ca:	f009 fd57 	bl	800ff7c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	685a      	ldr	r2, [r3, #4]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d6:	441a      	add	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d32b      	bcc.n	8006540 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	605a      	str	r2, [r3, #4]
 80064f0:	e026      	b.n	8006540 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	68d8      	ldr	r0, [r3, #12]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	461a      	mov	r2, r3
 80064fc:	68b9      	ldr	r1, [r7, #8]
 80064fe:	f009 fd3d 	bl	800ff7c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	68da      	ldr	r2, [r3, #12]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650a:	425b      	negs	r3, r3
 800650c:	441a      	add	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	429a      	cmp	r2, r3
 800651c:	d207      	bcs.n	800652e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	689a      	ldr	r2, [r3, #8]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006526:	425b      	negs	r3, r3
 8006528:	441a      	add	r2, r3
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b02      	cmp	r3, #2
 8006532:	d105      	bne.n	8006540 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d002      	beq.n	8006540 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	3b01      	subs	r3, #1
 800653e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8006548:	697b      	ldr	r3, [r7, #20]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3718      	adds	r7, #24
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b082      	sub	sp, #8
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
 800655a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006560:	2b00      	cmp	r3, #0
 8006562:	d018      	beq.n	8006596 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656c:	441a      	add	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	68da      	ldr	r2, [r3, #12]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	429a      	cmp	r2, r3
 800657c:	d303      	bcc.n	8006586 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	68d9      	ldr	r1, [r3, #12]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	461a      	mov	r2, r3
 8006590:	6838      	ldr	r0, [r7, #0]
 8006592:	f009 fcf3 	bl	800ff7c <memcpy>
    }
}
 8006596:	bf00      	nop
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80065a6:	f001 ff17 	bl	80083d8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065b0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80065b2:	e011      	b.n	80065d8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d012      	beq.n	80065e2 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3324      	adds	r3, #36	; 0x24
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 fe65 	bl	8007290 <xTaskRemoveFromEventList>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d001      	beq.n	80065d0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80065cc:	f000 ffb4 	bl	8007538 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80065d0:	7bfb      	ldrb	r3, [r7, #15]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80065d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	dce9      	bgt.n	80065b4 <prvUnlockQueue+0x16>
 80065e0:	e000      	b.n	80065e4 <prvUnlockQueue+0x46>
                    break;
 80065e2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	22ff      	movs	r2, #255	; 0xff
 80065e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80065ec:	f001 ff24 	bl	8008438 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80065f0:	f001 fef2 	bl	80083d8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065fa:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80065fc:	e011      	b.n	8006622 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d012      	beq.n	800662c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	3310      	adds	r3, #16
 800660a:	4618      	mov	r0, r3
 800660c:	f000 fe40 	bl	8007290 <xTaskRemoveFromEventList>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006616:	f000 ff8f 	bl	8007538 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800661a:	7bbb      	ldrb	r3, [r7, #14]
 800661c:	3b01      	subs	r3, #1
 800661e:	b2db      	uxtb	r3, r3
 8006620:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006622:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006626:	2b00      	cmp	r3, #0
 8006628:	dce9      	bgt.n	80065fe <prvUnlockQueue+0x60>
 800662a:	e000      	b.n	800662e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800662c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	22ff      	movs	r2, #255	; 0xff
 8006632:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8006636:	f001 feff 	bl	8008438 <vPortExitCritical>
}
 800663a:	bf00      	nop
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b084      	sub	sp, #16
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800664a:	f001 fec5 	bl	80083d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006652:	2b00      	cmp	r3, #0
 8006654:	d102      	bne.n	800665c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006656:	2301      	movs	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]
 800665a:	e001      	b.n	8006660 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800665c:	2300      	movs	r3, #0
 800665e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006660:	f001 feea 	bl	8008438 <vPortExitCritical>

    return xReturn;
 8006664:	68fb      	ldr	r3, [r7, #12]
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}

0800666e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800666e:	b580      	push	{r7, lr}
 8006670:	b084      	sub	sp, #16
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006676:	f001 feaf 	bl	80083d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006682:	429a      	cmp	r2, r3
 8006684:	d102      	bne.n	800668c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006686:	2301      	movs	r3, #1
 8006688:	60fb      	str	r3, [r7, #12]
 800668a:	e001      	b.n	8006690 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800668c:	2300      	movs	r3, #0
 800668e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006690:	f001 fed2 	bl	8008438 <vPortExitCritical>

    return xReturn;
 8006694:	68fb      	ldr	r3, [r7, #12]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
	...

080066a0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10a      	bne.n	80066ca <vQueueAddToRegistry+0x2a>
        __asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	60fb      	str	r3, [r7, #12]
    }
 80066c6:	bf00      	nop
 80066c8:	e7fe      	b.n	80066c8 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d024      	beq.n	800671a <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066d0:	2300      	movs	r3, #0
 80066d2:	617b      	str	r3, [r7, #20]
 80066d4:	e01e      	b.n	8006714 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80066d6:	4a18      	ldr	r2, [pc, #96]	; (8006738 <vQueueAddToRegistry+0x98>)
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	4413      	add	r3, r2
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d105      	bne.n	80066f2 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	00db      	lsls	r3, r3, #3
 80066ea:	4a13      	ldr	r2, [pc, #76]	; (8006738 <vQueueAddToRegistry+0x98>)
 80066ec:	4413      	add	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]
                    break;
 80066f0:	e013      	b.n	800671a <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10a      	bne.n	800670e <vQueueAddToRegistry+0x6e>
 80066f8:	4a0f      	ldr	r2, [pc, #60]	; (8006738 <vQueueAddToRegistry+0x98>)
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d104      	bne.n	800670e <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	4a0b      	ldr	r2, [pc, #44]	; (8006738 <vQueueAddToRegistry+0x98>)
 800670a:	4413      	add	r3, r2
 800670c:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	3301      	adds	r3, #1
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	2b07      	cmp	r3, #7
 8006718:	d9dd      	bls.n	80066d6 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	683a      	ldr	r2, [r7, #0]
 8006724:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800672c:	bf00      	nop
 800672e:	371c      	adds	r7, #28
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr
 8006738:	20001710 	.word	0x20001710

0800673c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800674c:	f001 fe44 	bl	80083d8 <vPortEnterCritical>
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006756:	b25b      	sxtb	r3, r3
 8006758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800675c:	d103      	bne.n	8006766 <vQueueWaitForMessageRestricted+0x2a>
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800676c:	b25b      	sxtb	r3, r3
 800676e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006772:	d103      	bne.n	800677c <vQueueWaitForMessageRestricted+0x40>
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800677c:	f001 fe5c 	bl	8008438 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006784:	2b00      	cmp	r3, #0
 8006786:	d106      	bne.n	8006796 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	3324      	adds	r3, #36	; 0x24
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	68b9      	ldr	r1, [r7, #8]
 8006790:	4618      	mov	r0, r3
 8006792:	f000 fd37 	bl	8007204 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006796:	6978      	ldr	r0, [r7, #20]
 8006798:	f7ff ff01 	bl	800659e <prvUnlockQueue>
    }
 800679c:	bf00      	nop
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b08e      	sub	sp, #56	; 0x38
 80067a8:	af04      	add	r7, sp, #16
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 80067b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10a      	bne.n	80067ce <xTaskCreateStatic+0x2a>
        __asm volatile
 80067b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067bc:	f383 8811 	msr	BASEPRI, r3
 80067c0:	f3bf 8f6f 	isb	sy
 80067c4:	f3bf 8f4f 	dsb	sy
 80067c8:	623b      	str	r3, [r7, #32]
    }
 80067ca:	bf00      	nop
 80067cc:	e7fe      	b.n	80067cc <xTaskCreateStatic+0x28>
        configASSERT( pxTaskBuffer != NULL );
 80067ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d10a      	bne.n	80067ea <xTaskCreateStatic+0x46>
        __asm volatile
 80067d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d8:	f383 8811 	msr	BASEPRI, r3
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	61fb      	str	r3, [r7, #28]
    }
 80067e6:	bf00      	nop
 80067e8:	e7fe      	b.n	80067e8 <xTaskCreateStatic+0x44>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80067ea:	235c      	movs	r3, #92	; 0x5c
 80067ec:	613b      	str	r3, [r7, #16]
            configASSERT( xSize == sizeof( TCB_t ) );
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b5c      	cmp	r3, #92	; 0x5c
 80067f2:	d00a      	beq.n	800680a <xTaskCreateStatic+0x66>
        __asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	61bb      	str	r3, [r7, #24]
    }
 8006806:	bf00      	nop
 8006808:	e7fe      	b.n	8006808 <xTaskCreateStatic+0x64>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800680a:	693b      	ldr	r3, [r7, #16]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800680c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800680e:	2b00      	cmp	r3, #0
 8006810:	d023      	beq.n	800685a <xTaskCreateStatic+0xb6>
 8006812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006814:	2b00      	cmp	r3, #0
 8006816:	d020      	beq.n	800685a <xTaskCreateStatic+0xb6>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800681a:	627b      	str	r3, [r7, #36]	; 0x24
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800681c:	225c      	movs	r2, #92	; 0x5c
 800681e:	2100      	movs	r1, #0
 8006820:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006822:	f009 fbd3 	bl	800ffcc <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006828:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800682a:	631a      	str	r2, [r3, #48]	; 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800682c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682e:	2202      	movs	r2, #2
 8006830:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006834:	2300      	movs	r3, #0
 8006836:	9303      	str	r3, [sp, #12]
 8006838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683a:	9302      	str	r3, [sp, #8]
 800683c:	f107 0314 	add.w	r3, r7, #20
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	68b9      	ldr	r1, [r7, #8]
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 f855 	bl	80068fc <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006852:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006854:	f000 f8e0 	bl	8006a18 <prvAddNewTaskToReadyList>
 8006858:	e001      	b.n	800685e <xTaskCreateStatic+0xba>
        }
        else
        {
            xReturn = NULL;
 800685a:	2300      	movs	r3, #0
 800685c:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 800685e:	697b      	ldr	r3, [r7, #20]
    }
 8006860:	4618      	mov	r0, r3
 8006862:	3728      	adds	r7, #40	; 0x28
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006868:	b580      	push	{r7, lr}
 800686a:	b08c      	sub	sp, #48	; 0x30
 800686c:	af04      	add	r7, sp, #16
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	603b      	str	r3, [r7, #0]
 8006874:	4613      	mov	r3, r2
 8006876:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006878:	88fb      	ldrh	r3, [r7, #6]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4618      	mov	r0, r3
 800687e:	f001 fecd 	bl	800861c <pvPortMalloc>
 8006882:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d013      	beq.n	80068b2 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800688a:	205c      	movs	r0, #92	; 0x5c
 800688c:	f001 fec6 	bl	800861c <pvPortMalloc>
 8006890:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d008      	beq.n	80068aa <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006898:	225c      	movs	r2, #92	; 0x5c
 800689a:	2100      	movs	r1, #0
 800689c:	69f8      	ldr	r0, [r7, #28]
 800689e:	f009 fb95 	bl	800ffcc <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	631a      	str	r2, [r3, #48]	; 0x30
 80068a8:	e005      	b.n	80068b6 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80068aa:	6978      	ldr	r0, [r7, #20]
 80068ac:	f001 ff70 	bl	8008790 <vPortFree>
 80068b0:	e001      	b.n	80068b6 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d017      	beq.n	80068ec <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068c4:	88fa      	ldrh	r2, [r7, #6]
 80068c6:	2300      	movs	r3, #0
 80068c8:	9303      	str	r3, [sp, #12]
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	9302      	str	r3, [sp, #8]
 80068ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d0:	9301      	str	r3, [sp, #4]
 80068d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	68b9      	ldr	r1, [r7, #8]
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 f80e 	bl	80068fc <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80068e0:	69f8      	ldr	r0, [r7, #28]
 80068e2:	f000 f899 	bl	8006a18 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80068e6:	2301      	movs	r3, #1
 80068e8:	61bb      	str	r3, [r7, #24]
 80068ea:	e002      	b.n	80068f2 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068ec:	f04f 33ff 	mov.w	r3, #4294967295
 80068f0:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80068f2:	69bb      	ldr	r3, [r7, #24]
    }
 80068f4:	4618      	mov	r0, r3
 80068f6:	3720      	adds	r7, #32
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800690a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	461a      	mov	r2, r3
 8006914:	21a5      	movs	r1, #165	; 0xa5
 8006916:	f009 fb59 	bl	800ffcc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006924:	3b01      	subs	r3, #1
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f023 0307 	bic.w	r3, r3, #7
 8006932:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	f003 0307 	and.w	r3, r3, #7
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00a      	beq.n	8006954 <prvInitialiseNewTask+0x58>
        __asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	617b      	str	r3, [r7, #20]
    }
 8006950:	bf00      	nop
 8006952:	e7fe      	b.n	8006952 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d01e      	beq.n	8006998 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800695a:	2300      	movs	r3, #0
 800695c:	61fb      	str	r3, [r7, #28]
 800695e:	e012      	b.n	8006986 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	4413      	add	r3, r2
 8006966:	7819      	ldrb	r1, [r3, #0]
 8006968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	4413      	add	r3, r2
 800696e:	3334      	adds	r3, #52	; 0x34
 8006970:	460a      	mov	r2, r1
 8006972:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006974:	68ba      	ldr	r2, [r7, #8]
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	4413      	add	r3, r2
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d006      	beq.n	800698e <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	3301      	adds	r3, #1
 8006984:	61fb      	str	r3, [r7, #28]
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	2b0f      	cmp	r3, #15
 800698a:	d9e9      	bls.n	8006960 <prvInitialiseNewTask+0x64>
 800698c:	e000      	b.n	8006990 <prvInitialiseNewTask+0x94>
            {
                break;
 800698e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006992:	2200      	movs	r2, #0
 8006994:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800699a:	2b37      	cmp	r3, #55	; 0x37
 800699c:	d90a      	bls.n	80069b4 <prvInitialiseNewTask+0xb8>
        __asm volatile
 800699e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a2:	f383 8811 	msr	BASEPRI, r3
 80069a6:	f3bf 8f6f 	isb	sy
 80069aa:	f3bf 8f4f 	dsb	sy
 80069ae:	613b      	str	r3, [r7, #16]
    }
 80069b0:	bf00      	nop
 80069b2:	e7fe      	b.n	80069b2 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b6:	2b37      	cmp	r3, #55	; 0x37
 80069b8:	d901      	bls.n	80069be <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069ba:	2337      	movs	r3, #55	; 0x37
 80069bc:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80069be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069c2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80069c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069c8:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069cc:	3304      	adds	r3, #4
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fe fe8e 	bl	80056f0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d6:	3318      	adds	r3, #24
 80069d8:	4618      	mov	r0, r3
 80069da:	f7fe fe89 	bl	80056f0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069e2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069f2:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	68f9      	ldr	r1, [r7, #12]
 80069f8:	69b8      	ldr	r0, [r7, #24]
 80069fa:	f001 fbbb 	bl	8008174 <pxPortInitialiseStack>
 80069fe:	4602      	mov	r2, r0
 8006a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a02:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d002      	beq.n	8006a10 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a0e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006a10:	bf00      	nop
 8006a12:	3720      	adds	r7, #32
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006a20:	f001 fcda 	bl	80083d8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006a24:	4b41      	ldr	r3, [pc, #260]	; (8006b2c <prvAddNewTaskToReadyList+0x114>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	3301      	adds	r3, #1
 8006a2a:	4a40      	ldr	r2, [pc, #256]	; (8006b2c <prvAddNewTaskToReadyList+0x114>)
 8006a2c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006a2e:	4b40      	ldr	r3, [pc, #256]	; (8006b30 <prvAddNewTaskToReadyList+0x118>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d109      	bne.n	8006a4a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006a36:	4a3e      	ldr	r2, [pc, #248]	; (8006b30 <prvAddNewTaskToReadyList+0x118>)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a3c:	4b3b      	ldr	r3, [pc, #236]	; (8006b2c <prvAddNewTaskToReadyList+0x114>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d110      	bne.n	8006a66 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006a44:	f000 fd9c 	bl	8007580 <prvInitialiseTaskLists>
 8006a48:	e00d      	b.n	8006a66 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8006a4a:	4b3a      	ldr	r3, [pc, #232]	; (8006b34 <prvAddNewTaskToReadyList+0x11c>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d109      	bne.n	8006a66 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a52:	4b37      	ldr	r3, [pc, #220]	; (8006b30 <prvAddNewTaskToReadyList+0x118>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d802      	bhi.n	8006a66 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006a60:	4a33      	ldr	r2, [pc, #204]	; (8006b30 <prvAddNewTaskToReadyList+0x118>)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8006a66:	4b34      	ldr	r3, [pc, #208]	; (8006b38 <prvAddNewTaskToReadyList+0x120>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	4a32      	ldr	r2, [pc, #200]	; (8006b38 <prvAddNewTaskToReadyList+0x120>)
 8006a6e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a70:	4b31      	ldr	r3, [pc, #196]	; (8006b38 <prvAddNewTaskToReadyList+0x120>)
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	645a      	str	r2, [r3, #68]	; 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a7c:	4b2f      	ldr	r3, [pc, #188]	; (8006b3c <prvAddNewTaskToReadyList+0x124>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d903      	bls.n	8006a8c <prvAddNewTaskToReadyList+0x74>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a88:	4a2c      	ldr	r2, [pc, #176]	; (8006b3c <prvAddNewTaskToReadyList+0x124>)
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a90:	492b      	ldr	r1, [pc, #172]	; (8006b40 <prvAddNewTaskToReadyList+0x128>)
 8006a92:	4613      	mov	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4413      	add	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	440b      	add	r3, r1
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	60fb      	str	r3, [r7, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	609a      	str	r2, [r3, #8]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	60da      	str	r2, [r3, #12]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	3204      	adds	r2, #4
 8006ab8:	605a      	str	r2, [r3, #4]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	1d1a      	adds	r2, r3, #4
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	609a      	str	r2, [r3, #8]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4413      	add	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4a1c      	ldr	r2, [pc, #112]	; (8006b40 <prvAddNewTaskToReadyList+0x128>)
 8006ad0:	441a      	add	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	615a      	str	r2, [r3, #20]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ada:	4919      	ldr	r1, [pc, #100]	; (8006b40 <prvAddNewTaskToReadyList+0x128>)
 8006adc:	4613      	mov	r3, r2
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	4413      	add	r3, r2
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	440b      	add	r3, r1
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	1c59      	adds	r1, r3, #1
 8006aea:	4815      	ldr	r0, [pc, #84]	; (8006b40 <prvAddNewTaskToReadyList+0x128>)
 8006aec:	4613      	mov	r3, r2
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	4413      	add	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4403      	add	r3, r0
 8006af6:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006af8:	f001 fc9e 	bl	8008438 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8006afc:	4b0d      	ldr	r3, [pc, #52]	; (8006b34 <prvAddNewTaskToReadyList+0x11c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00e      	beq.n	8006b22 <prvAddNewTaskToReadyList+0x10a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b04:	4b0a      	ldr	r3, [pc, #40]	; (8006b30 <prvAddNewTaskToReadyList+0x118>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d207      	bcs.n	8006b22 <prvAddNewTaskToReadyList+0x10a>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8006b12:	4b0c      	ldr	r3, [pc, #48]	; (8006b44 <prvAddNewTaskToReadyList+0x12c>)
 8006b14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	f3bf 8f4f 	dsb	sy
 8006b1e:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006b22:	bf00      	nop
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	20001c24 	.word	0x20001c24
 8006b30:	20001750 	.word	0x20001750
 8006b34:	20001c30 	.word	0x20001c30
 8006b38:	20001c40 	.word	0x20001c40
 8006b3c:	20001c2c 	.word	0x20001c2c
 8006b40:	20001754 	.word	0x20001754
 8006b44:	e000ed04 	.word	0xe000ed04

08006b48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d017      	beq.n	8006b8a <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8006b5a:	4b13      	ldr	r3, [pc, #76]	; (8006ba8 <vTaskDelay+0x60>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00a      	beq.n	8006b78 <vTaskDelay+0x30>
        __asm volatile
 8006b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	60bb      	str	r3, [r7, #8]
    }
 8006b74:	bf00      	nop
 8006b76:	e7fe      	b.n	8006b76 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8006b78:	f000 f884 	bl	8006c84 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b7c:	2100      	movs	r1, #0
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 ffca 	bl	8007b18 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8006b84:	f000 f88c 	bl	8006ca0 <xTaskResumeAll>
 8006b88:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d107      	bne.n	8006ba0 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8006b90:	4b06      	ldr	r3, [pc, #24]	; (8006bac <vTaskDelay+0x64>)
 8006b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b96:	601a      	str	r2, [r3, #0]
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006ba0:	bf00      	nop
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	20001c4c 	.word	0x20001c4c
 8006bac:	e000ed04 	.word	0xe000ed04

08006bb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08a      	sub	sp, #40	; 0x28
 8006bb4:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006bbe:	463a      	mov	r2, r7
 8006bc0:	1d39      	adds	r1, r7, #4
 8006bc2:	f107 0308 	add.w	r3, r7, #8
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7fe fd3e 	bl	8005648 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8006bcc:	6839      	ldr	r1, [r7, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	9202      	str	r2, [sp, #8]
 8006bd4:	9301      	str	r3, [sp, #4]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	2300      	movs	r3, #0
 8006bdc:	460a      	mov	r2, r1
 8006bde:	4922      	ldr	r1, [pc, #136]	; (8006c68 <vTaskStartScheduler+0xb8>)
 8006be0:	4822      	ldr	r0, [pc, #136]	; (8006c6c <vTaskStartScheduler+0xbc>)
 8006be2:	f7ff fddf 	bl	80067a4 <xTaskCreateStatic>
 8006be6:	4603      	mov	r3, r0
 8006be8:	4a21      	ldr	r2, [pc, #132]	; (8006c70 <vTaskStartScheduler+0xc0>)
 8006bea:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8006bec:	4b20      	ldr	r3, [pc, #128]	; (8006c70 <vTaskStartScheduler+0xc0>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d002      	beq.n	8006bfa <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	e001      	b.n	8006bfe <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d102      	bne.n	8006c0a <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8006c04:	f000 fff6 	bl	8007bf4 <xTimerCreateTimerTask>
 8006c08:	6178      	str	r0, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d116      	bne.n	8006c3e <vTaskStartScheduler+0x8e>
        __asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	613b      	str	r3, [r7, #16]
    }
 8006c22:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006c24:	4b13      	ldr	r3, [pc, #76]	; (8006c74 <vTaskStartScheduler+0xc4>)
 8006c26:	f04f 32ff 	mov.w	r2, #4294967295
 8006c2a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006c2c:	4b12      	ldr	r3, [pc, #72]	; (8006c78 <vTaskStartScheduler+0xc8>)
 8006c2e:	2201      	movs	r2, #1
 8006c30:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c32:	4b12      	ldr	r3, [pc, #72]	; (8006c7c <vTaskStartScheduler+0xcc>)
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8006c38:	f001 fb2c 	bl	8008294 <xPortStartScheduler>
 8006c3c:	e00e      	b.n	8006c5c <vTaskStartScheduler+0xac>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c44:	d10a      	bne.n	8006c5c <vTaskStartScheduler+0xac>
        __asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	60fb      	str	r3, [r7, #12]
    }
 8006c58:	bf00      	nop
 8006c5a:	e7fe      	b.n	8006c5a <vTaskStartScheduler+0xaa>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006c5c:	4b08      	ldr	r3, [pc, #32]	; (8006c80 <vTaskStartScheduler+0xd0>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
}
 8006c60:	bf00      	nop
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	080139dc 	.word	0x080139dc
 8006c6c:	08007551 	.word	0x08007551
 8006c70:	20001c48 	.word	0x20001c48
 8006c74:	20001c44 	.word	0x20001c44
 8006c78:	20001c30 	.word	0x20001c30
 8006c7c:	20001c28 	.word	0x20001c28
 8006c80:	20000438 	.word	0x20000438

08006c84 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c84:	b480      	push	{r7}
 8006c86:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8006c88:	4b04      	ldr	r3, [pc, #16]	; (8006c9c <vTaskSuspendAll+0x18>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	4a03      	ldr	r2, [pc, #12]	; (8006c9c <vTaskSuspendAll+0x18>)
 8006c90:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8006c92:	bf00      	nop
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	20001c4c 	.word	0x20001c4c

08006ca0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b088      	sub	sp, #32
 8006ca4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006caa:	2300      	movs	r3, #0
 8006cac:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8006cae:	4b71      	ldr	r3, [pc, #452]	; (8006e74 <xTaskResumeAll+0x1d4>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10a      	bne.n	8006ccc <xTaskResumeAll+0x2c>
        __asm volatile
 8006cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cba:	f383 8811 	msr	BASEPRI, r3
 8006cbe:	f3bf 8f6f 	isb	sy
 8006cc2:	f3bf 8f4f 	dsb	sy
 8006cc6:	607b      	str	r3, [r7, #4]
    }
 8006cc8:	bf00      	nop
 8006cca:	e7fe      	b.n	8006cca <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8006ccc:	f001 fb84 	bl	80083d8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8006cd0:	4b68      	ldr	r3, [pc, #416]	; (8006e74 <xTaskResumeAll+0x1d4>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3b01      	subs	r3, #1
 8006cd6:	4a67      	ldr	r2, [pc, #412]	; (8006e74 <xTaskResumeAll+0x1d4>)
 8006cd8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cda:	4b66      	ldr	r3, [pc, #408]	; (8006e74 <xTaskResumeAll+0x1d4>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f040 80c1 	bne.w	8006e66 <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ce4:	4b64      	ldr	r3, [pc, #400]	; (8006e78 <xTaskResumeAll+0x1d8>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f000 80bc 	beq.w	8006e66 <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cee:	e08b      	b.n	8006e08 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cf0:	4b62      	ldr	r3, [pc, #392]	; (8006e7c <xTaskResumeAll+0x1dc>)
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cfc:	613b      	str	r3, [r7, #16]
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	69db      	ldr	r3, [r3, #28]
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	6a12      	ldr	r2, [r2, #32]
 8006d06:	609a      	str	r2, [r3, #8]
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	69fa      	ldr	r2, [r7, #28]
 8006d0e:	69d2      	ldr	r2, [r2, #28]
 8006d10:	605a      	str	r2, [r3, #4]
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	3318      	adds	r3, #24
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d103      	bne.n	8006d26 <xTaskResumeAll+0x86>
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	6a1a      	ldr	r2, [r3, #32]
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	605a      	str	r2, [r3, #4]
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	629a      	str	r2, [r3, #40]	; 0x28
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	1e5a      	subs	r2, r3, #1
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	695b      	ldr	r3, [r3, #20]
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	69fa      	ldr	r2, [r7, #28]
 8006d42:	68d2      	ldr	r2, [r2, #12]
 8006d44:	609a      	str	r2, [r3, #8]
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	6892      	ldr	r2, [r2, #8]
 8006d4e:	605a      	str	r2, [r3, #4]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	685a      	ldr	r2, [r3, #4]
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	3304      	adds	r3, #4
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d103      	bne.n	8006d64 <xTaskResumeAll+0xc4>
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	68da      	ldr	r2, [r3, #12]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	605a      	str	r2, [r3, #4]
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	2200      	movs	r2, #0
 8006d68:	615a      	str	r2, [r3, #20]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	1e5a      	subs	r2, r3, #1
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d78:	4b41      	ldr	r3, [pc, #260]	; (8006e80 <xTaskResumeAll+0x1e0>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d903      	bls.n	8006d88 <xTaskResumeAll+0xe8>
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d84:	4a3e      	ldr	r2, [pc, #248]	; (8006e80 <xTaskResumeAll+0x1e0>)
 8006d86:	6013      	str	r3, [r2, #0]
 8006d88:	69fb      	ldr	r3, [r7, #28]
 8006d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d8c:	493d      	ldr	r1, [pc, #244]	; (8006e84 <xTaskResumeAll+0x1e4>)
 8006d8e:	4613      	mov	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	440b      	add	r3, r1
 8006d98:	3304      	adds	r3, #4
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	60bb      	str	r3, [r7, #8]
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	609a      	str	r2, [r3, #8]
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	69fb      	ldr	r3, [r7, #28]
 8006daa:	60da      	str	r2, [r3, #12]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	69fa      	ldr	r2, [r7, #28]
 8006db2:	3204      	adds	r2, #4
 8006db4:	605a      	str	r2, [r3, #4]
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	1d1a      	adds	r2, r3, #4
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	609a      	str	r2, [r3, #8]
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc2:	4613      	mov	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	4413      	add	r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	4a2e      	ldr	r2, [pc, #184]	; (8006e84 <xTaskResumeAll+0x1e4>)
 8006dcc:	441a      	add	r2, r3
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	615a      	str	r2, [r3, #20]
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dd6:	492b      	ldr	r1, [pc, #172]	; (8006e84 <xTaskResumeAll+0x1e4>)
 8006dd8:	4613      	mov	r3, r2
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4413      	add	r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	440b      	add	r3, r1
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	1c59      	adds	r1, r3, #1
 8006de6:	4827      	ldr	r0, [pc, #156]	; (8006e84 <xTaskResumeAll+0x1e4>)
 8006de8:	4613      	mov	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4413      	add	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4403      	add	r3, r0
 8006df2:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df8:	4b23      	ldr	r3, [pc, #140]	; (8006e88 <xTaskResumeAll+0x1e8>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d302      	bcc.n	8006e08 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8006e02:	4b22      	ldr	r3, [pc, #136]	; (8006e8c <xTaskResumeAll+0x1ec>)
 8006e04:	2201      	movs	r2, #1
 8006e06:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e08:	4b1c      	ldr	r3, [pc, #112]	; (8006e7c <xTaskResumeAll+0x1dc>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f47f af6f 	bne.w	8006cf0 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d001      	beq.n	8006e1c <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8006e18:	f000 fc50 	bl	80076bc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006e1c:	4b1c      	ldr	r3, [pc, #112]	; (8006e90 <xTaskResumeAll+0x1f0>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d010      	beq.n	8006e4a <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8006e28:	f000 f852 	bl	8006ed0 <xTaskIncrementTick>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d002      	beq.n	8006e38 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 8006e32:	4b16      	ldr	r3, [pc, #88]	; (8006e8c <xTaskResumeAll+0x1ec>)
 8006e34:	2201      	movs	r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1f1      	bne.n	8006e28 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8006e44:	4b12      	ldr	r3, [pc, #72]	; (8006e90 <xTaskResumeAll+0x1f0>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8006e4a:	4b10      	ldr	r3, [pc, #64]	; (8006e8c <xTaskResumeAll+0x1ec>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d009      	beq.n	8006e66 <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8006e52:	2301      	movs	r3, #1
 8006e54:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006e56:	4b0f      	ldr	r3, [pc, #60]	; (8006e94 <xTaskResumeAll+0x1f4>)
 8006e58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e5c:	601a      	str	r2, [r3, #0]
 8006e5e:	f3bf 8f4f 	dsb	sy
 8006e62:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006e66:	f001 fae7 	bl	8008438 <vPortExitCritical>

    return xAlreadyYielded;
 8006e6a:	69bb      	ldr	r3, [r7, #24]
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3720      	adds	r7, #32
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	20001c4c 	.word	0x20001c4c
 8006e78:	20001c24 	.word	0x20001c24
 8006e7c:	20001be4 	.word	0x20001be4
 8006e80:	20001c2c 	.word	0x20001c2c
 8006e84:	20001754 	.word	0x20001754
 8006e88:	20001750 	.word	0x20001750
 8006e8c:	20001c38 	.word	0x20001c38
 8006e90:	20001c34 	.word	0x20001c34
 8006e94:	e000ed04 	.word	0xe000ed04

08006e98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006e9e:	4b05      	ldr	r3, [pc, #20]	; (8006eb4 <xTaskGetTickCount+0x1c>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8006ea4:	687b      	ldr	r3, [r7, #4]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	20001c28 	.word	0x20001c28

08006eb8 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8006eb8:	b480      	push	{r7}
 8006eba:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8006ebc:	4b03      	ldr	r3, [pc, #12]	; (8006ecc <uxTaskGetNumberOfTasks+0x14>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	20001c24 	.word	0x20001c24

08006ed0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b08a      	sub	sp, #40	; 0x28
 8006ed4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eda:	4b7e      	ldr	r3, [pc, #504]	; (80070d4 <xTaskIncrementTick+0x204>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f040 80ed 	bne.w	80070be <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ee4:	4b7c      	ldr	r3, [pc, #496]	; (80070d8 <xTaskIncrementTick+0x208>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3301      	adds	r3, #1
 8006eea:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006eec:	4a7a      	ldr	r2, [pc, #488]	; (80070d8 <xTaskIncrementTick+0x208>)
 8006eee:	6a3b      	ldr	r3, [r7, #32]
 8006ef0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ef2:	6a3b      	ldr	r3, [r7, #32]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d120      	bne.n	8006f3a <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8006ef8:	4b78      	ldr	r3, [pc, #480]	; (80070dc <xTaskIncrementTick+0x20c>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00a      	beq.n	8006f18 <xTaskIncrementTick+0x48>
        __asm volatile
 8006f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	607b      	str	r3, [r7, #4]
    }
 8006f14:	bf00      	nop
 8006f16:	e7fe      	b.n	8006f16 <xTaskIncrementTick+0x46>
 8006f18:	4b70      	ldr	r3, [pc, #448]	; (80070dc <xTaskIncrementTick+0x20c>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	61fb      	str	r3, [r7, #28]
 8006f1e:	4b70      	ldr	r3, [pc, #448]	; (80070e0 <xTaskIncrementTick+0x210>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a6e      	ldr	r2, [pc, #440]	; (80070dc <xTaskIncrementTick+0x20c>)
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	4a6e      	ldr	r2, [pc, #440]	; (80070e0 <xTaskIncrementTick+0x210>)
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	4b6d      	ldr	r3, [pc, #436]	; (80070e4 <xTaskIncrementTick+0x214>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	3301      	adds	r3, #1
 8006f32:	4a6c      	ldr	r2, [pc, #432]	; (80070e4 <xTaskIncrementTick+0x214>)
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	f000 fbc1 	bl	80076bc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006f3a:	4b6b      	ldr	r3, [pc, #428]	; (80070e8 <xTaskIncrementTick+0x218>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	6a3a      	ldr	r2, [r7, #32]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	f0c0 80a7 	bcc.w	8007094 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f46:	4b65      	ldr	r3, [pc, #404]	; (80070dc <xTaskIncrementTick+0x20c>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d104      	bne.n	8006f5a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f50:	4b65      	ldr	r3, [pc, #404]	; (80070e8 <xTaskIncrementTick+0x218>)
 8006f52:	f04f 32ff 	mov.w	r2, #4294967295
 8006f56:	601a      	str	r2, [r3, #0]
                    break;
 8006f58:	e09c      	b.n	8007094 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f5a:	4b60      	ldr	r3, [pc, #384]	; (80070dc <xTaskIncrementTick+0x20c>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006f6a:	6a3a      	ldr	r2, [r7, #32]
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d203      	bcs.n	8006f7a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006f72:	4a5d      	ldr	r2, [pc, #372]	; (80070e8 <xTaskIncrementTick+0x218>)
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8006f78:	e08c      	b.n	8007094 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	613b      	str	r3, [r7, #16]
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	68d2      	ldr	r2, [r2, #12]
 8006f88:	609a      	str	r2, [r3, #8]
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	6892      	ldr	r2, [r2, #8]
 8006f92:	605a      	str	r2, [r3, #4]
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d103      	bne.n	8006fa8 <xTaskIncrementTick+0xd8>
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	68da      	ldr	r2, [r3, #12]
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	605a      	str	r2, [r3, #4]
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	2200      	movs	r2, #0
 8006fac:	615a      	str	r2, [r3, #20]
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	1e5a      	subs	r2, r3, #1
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d01e      	beq.n	8006ffe <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc4:	60fb      	str	r3, [r7, #12]
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	69ba      	ldr	r2, [r7, #24]
 8006fcc:	6a12      	ldr	r2, [r2, #32]
 8006fce:	609a      	str	r2, [r3, #8]
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	6a1b      	ldr	r3, [r3, #32]
 8006fd4:	69ba      	ldr	r2, [r7, #24]
 8006fd6:	69d2      	ldr	r2, [r2, #28]
 8006fd8:	605a      	str	r2, [r3, #4]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	3318      	adds	r3, #24
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d103      	bne.n	8006fee <xTaskIncrementTick+0x11e>
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	6a1a      	ldr	r2, [r3, #32]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	605a      	str	r2, [r3, #4]
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	629a      	str	r2, [r3, #40]	; 0x28
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	1e5a      	subs	r2, r3, #1
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007002:	4b3a      	ldr	r3, [pc, #232]	; (80070ec <xTaskIncrementTick+0x21c>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	429a      	cmp	r2, r3
 8007008:	d903      	bls.n	8007012 <xTaskIncrementTick+0x142>
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800700e:	4a37      	ldr	r2, [pc, #220]	; (80070ec <xTaskIncrementTick+0x21c>)
 8007010:	6013      	str	r3, [r2, #0]
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007016:	4936      	ldr	r1, [pc, #216]	; (80070f0 <xTaskIncrementTick+0x220>)
 8007018:	4613      	mov	r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	4413      	add	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	440b      	add	r3, r1
 8007022:	3304      	adds	r3, #4
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	60bb      	str	r3, [r7, #8]
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	609a      	str	r2, [r3, #8]
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	689a      	ldr	r2, [r3, #8]
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	60da      	str	r2, [r3, #12]
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	69ba      	ldr	r2, [r7, #24]
 800703c:	3204      	adds	r2, #4
 800703e:	605a      	str	r2, [r3, #4]
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	1d1a      	adds	r2, r3, #4
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	609a      	str	r2, [r3, #8]
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800704c:	4613      	mov	r3, r2
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4413      	add	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4a26      	ldr	r2, [pc, #152]	; (80070f0 <xTaskIncrementTick+0x220>)
 8007056:	441a      	add	r2, r3
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	615a      	str	r2, [r3, #20]
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007060:	4923      	ldr	r1, [pc, #140]	; (80070f0 <xTaskIncrementTick+0x220>)
 8007062:	4613      	mov	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	440b      	add	r3, r1
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	1c59      	adds	r1, r3, #1
 8007070:	481f      	ldr	r0, [pc, #124]	; (80070f0 <xTaskIncrementTick+0x220>)
 8007072:	4613      	mov	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4413      	add	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4403      	add	r3, r0
 800707c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007082:	4b1c      	ldr	r3, [pc, #112]	; (80070f4 <xTaskIncrementTick+0x224>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007088:	429a      	cmp	r2, r3
 800708a:	f67f af5c 	bls.w	8006f46 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800708e:	2301      	movs	r3, #1
 8007090:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007092:	e758      	b.n	8006f46 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007094:	4b17      	ldr	r3, [pc, #92]	; (80070f4 <xTaskIncrementTick+0x224>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800709a:	4915      	ldr	r1, [pc, #84]	; (80070f0 <xTaskIncrementTick+0x220>)
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d901      	bls.n	80070b0 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 80070ac:	2301      	movs	r3, #1
 80070ae:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80070b0:	4b11      	ldr	r3, [pc, #68]	; (80070f8 <xTaskIncrementTick+0x228>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d007      	beq.n	80070c8 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 80070b8:	2301      	movs	r3, #1
 80070ba:	627b      	str	r3, [r7, #36]	; 0x24
 80070bc:	e004      	b.n	80070c8 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80070be:	4b0f      	ldr	r3, [pc, #60]	; (80070fc <xTaskIncrementTick+0x22c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3301      	adds	r3, #1
 80070c4:	4a0d      	ldr	r2, [pc, #52]	; (80070fc <xTaskIncrementTick+0x22c>)
 80070c6:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80070c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3728      	adds	r7, #40	; 0x28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20001c4c 	.word	0x20001c4c
 80070d8:	20001c28 	.word	0x20001c28
 80070dc:	20001bdc 	.word	0x20001bdc
 80070e0:	20001be0 	.word	0x20001be0
 80070e4:	20001c3c 	.word	0x20001c3c
 80070e8:	20001c44 	.word	0x20001c44
 80070ec:	20001c2c 	.word	0x20001c2c
 80070f0:	20001754 	.word	0x20001754
 80070f4:	20001750 	.word	0x20001750
 80070f8:	20001c38 	.word	0x20001c38
 80070fc:	20001c34 	.word	0x20001c34

08007100 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007106:	4b28      	ldr	r3, [pc, #160]	; (80071a8 <vTaskSwitchContext+0xa8>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d003      	beq.n	8007116 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800710e:	4b27      	ldr	r3, [pc, #156]	; (80071ac <vTaskSwitchContext+0xac>)
 8007110:	2201      	movs	r2, #1
 8007112:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8007114:	e041      	b.n	800719a <vTaskSwitchContext+0x9a>
        xYieldPending = pdFALSE;
 8007116:	4b25      	ldr	r3, [pc, #148]	; (80071ac <vTaskSwitchContext+0xac>)
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800711c:	4b24      	ldr	r3, [pc, #144]	; (80071b0 <vTaskSwitchContext+0xb0>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	60fb      	str	r3, [r7, #12]
 8007122:	e010      	b.n	8007146 <vTaskSwitchContext+0x46>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <vTaskSwitchContext+0x40>
        __asm volatile
 800712a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	607b      	str	r3, [r7, #4]
    }
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <vTaskSwitchContext+0x3e>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	3b01      	subs	r3, #1
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	491b      	ldr	r1, [pc, #108]	; (80071b4 <vTaskSwitchContext+0xb4>)
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4613      	mov	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	440b      	add	r3, r1
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d0e4      	beq.n	8007124 <vTaskSwitchContext+0x24>
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	4613      	mov	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4a13      	ldr	r2, [pc, #76]	; (80071b4 <vTaskSwitchContext+0xb4>)
 8007166:	4413      	add	r3, r2
 8007168:	60bb      	str	r3, [r7, #8]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	605a      	str	r2, [r3, #4]
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	3308      	adds	r3, #8
 800717c:	429a      	cmp	r2, r3
 800717e:	d104      	bne.n	800718a <vTaskSwitchContext+0x8a>
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	685a      	ldr	r2, [r3, #4]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	605a      	str	r2, [r3, #4]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	4a09      	ldr	r2, [pc, #36]	; (80071b8 <vTaskSwitchContext+0xb8>)
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	4a06      	ldr	r2, [pc, #24]	; (80071b0 <vTaskSwitchContext+0xb0>)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6013      	str	r3, [r2, #0]
}
 800719a:	bf00      	nop
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	20001c4c 	.word	0x20001c4c
 80071ac:	20001c38 	.word	0x20001c38
 80071b0:	20001c2c 	.word	0x20001c2c
 80071b4:	20001754 	.word	0x20001754
 80071b8:	20001750 	.word	0x20001750

080071bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10a      	bne.n	80071e2 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80071cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d0:	f383 8811 	msr	BASEPRI, r3
 80071d4:	f3bf 8f6f 	isb	sy
 80071d8:	f3bf 8f4f 	dsb	sy
 80071dc:	60fb      	str	r3, [r7, #12]
    }
 80071de:	bf00      	nop
 80071e0:	e7fe      	b.n	80071e0 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071e2:	4b07      	ldr	r3, [pc, #28]	; (8007200 <vTaskPlaceOnEventList+0x44>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3318      	adds	r3, #24
 80071e8:	4619      	mov	r1, r3
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7fe fa8d 	bl	800570a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80071f0:	2101      	movs	r1, #1
 80071f2:	6838      	ldr	r0, [r7, #0]
 80071f4:	f000 fc90 	bl	8007b18 <prvAddCurrentTaskToDelayedList>
}
 80071f8:	bf00      	nop
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	20001750 	.word	0x20001750

08007204 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d10a      	bne.n	800722c <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	613b      	str	r3, [r7, #16]
    }
 8007228:	bf00      	nop
 800722a:	e7fe      	b.n	800722a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	617b      	str	r3, [r7, #20]
 8007232:	4b16      	ldr	r3, [pc, #88]	; (800728c <vTaskPlaceOnEventListRestricted+0x88>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	697a      	ldr	r2, [r7, #20]
 8007238:	61da      	str	r2, [r3, #28]
 800723a:	4b14      	ldr	r3, [pc, #80]	; (800728c <vTaskPlaceOnEventListRestricted+0x88>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	6892      	ldr	r2, [r2, #8]
 8007242:	621a      	str	r2, [r3, #32]
 8007244:	4b11      	ldr	r3, [pc, #68]	; (800728c <vTaskPlaceOnEventListRestricted+0x88>)
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	3218      	adds	r2, #24
 800724e:	605a      	str	r2, [r3, #4]
 8007250:	4b0e      	ldr	r3, [pc, #56]	; (800728c <vTaskPlaceOnEventListRestricted+0x88>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f103 0218 	add.w	r2, r3, #24
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	609a      	str	r2, [r3, #8]
 800725c:	4b0b      	ldr	r3, [pc, #44]	; (800728c <vTaskPlaceOnEventListRestricted+0x88>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	629a      	str	r2, [r3, #40]	; 0x28
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	1c5a      	adds	r2, r3, #1
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8007274:	f04f 33ff 	mov.w	r3, #4294967295
 8007278:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800727a:	6879      	ldr	r1, [r7, #4]
 800727c:	68b8      	ldr	r0, [r7, #8]
 800727e:	f000 fc4b 	bl	8007b18 <prvAddCurrentTaskToDelayedList>
    }
 8007282:	bf00      	nop
 8007284:	3718      	adds	r7, #24
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	20001750 	.word	0x20001750

08007290 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007290:	b480      	push	{r7}
 8007292:	b08b      	sub	sp, #44	; 0x2c
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80072a0:	6a3b      	ldr	r3, [r7, #32]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d10a      	bne.n	80072bc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80072a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072aa:	f383 8811 	msr	BASEPRI, r3
 80072ae:	f3bf 8f6f 	isb	sy
 80072b2:	f3bf 8f4f 	dsb	sy
 80072b6:	60fb      	str	r3, [r7, #12]
    }
 80072b8:	bf00      	nop
 80072ba:	e7fe      	b.n	80072ba <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c0:	61fb      	str	r3, [r7, #28]
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	69db      	ldr	r3, [r3, #28]
 80072c6:	6a3a      	ldr	r2, [r7, #32]
 80072c8:	6a12      	ldr	r2, [r2, #32]
 80072ca:	609a      	str	r2, [r3, #8]
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	6a1b      	ldr	r3, [r3, #32]
 80072d0:	6a3a      	ldr	r2, [r7, #32]
 80072d2:	69d2      	ldr	r2, [r2, #28]
 80072d4:	605a      	str	r2, [r3, #4]
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	685a      	ldr	r2, [r3, #4]
 80072da:	6a3b      	ldr	r3, [r7, #32]
 80072dc:	3318      	adds	r3, #24
 80072de:	429a      	cmp	r2, r3
 80072e0:	d103      	bne.n	80072ea <xTaskRemoveFromEventList+0x5a>
 80072e2:	6a3b      	ldr	r3, [r7, #32]
 80072e4:	6a1a      	ldr	r2, [r3, #32]
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	605a      	str	r2, [r3, #4]
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	2200      	movs	r2, #0
 80072ee:	629a      	str	r2, [r3, #40]	; 0x28
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	1e5a      	subs	r2, r3, #1
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072fa:	4b4b      	ldr	r3, [pc, #300]	; (8007428 <xTaskRemoveFromEventList+0x198>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d15f      	bne.n	80073c2 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	617b      	str	r3, [r7, #20]
 8007308:	6a3b      	ldr	r3, [r7, #32]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	6a3a      	ldr	r2, [r7, #32]
 800730e:	68d2      	ldr	r2, [r2, #12]
 8007310:	609a      	str	r2, [r3, #8]
 8007312:	6a3b      	ldr	r3, [r7, #32]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	6a3a      	ldr	r2, [r7, #32]
 8007318:	6892      	ldr	r2, [r2, #8]
 800731a:	605a      	str	r2, [r3, #4]
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	3304      	adds	r3, #4
 8007324:	429a      	cmp	r2, r3
 8007326:	d103      	bne.n	8007330 <xTaskRemoveFromEventList+0xa0>
 8007328:	6a3b      	ldr	r3, [r7, #32]
 800732a:	68da      	ldr	r2, [r3, #12]
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	605a      	str	r2, [r3, #4]
 8007330:	6a3b      	ldr	r3, [r7, #32]
 8007332:	2200      	movs	r2, #0
 8007334:	615a      	str	r2, [r3, #20]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	1e5a      	subs	r2, r3, #1
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8007340:	6a3b      	ldr	r3, [r7, #32]
 8007342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007344:	4b39      	ldr	r3, [pc, #228]	; (800742c <xTaskRemoveFromEventList+0x19c>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	429a      	cmp	r2, r3
 800734a:	d903      	bls.n	8007354 <xTaskRemoveFromEventList+0xc4>
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007350:	4a36      	ldr	r2, [pc, #216]	; (800742c <xTaskRemoveFromEventList+0x19c>)
 8007352:	6013      	str	r3, [r2, #0]
 8007354:	6a3b      	ldr	r3, [r7, #32]
 8007356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007358:	4935      	ldr	r1, [pc, #212]	; (8007430 <xTaskRemoveFromEventList+0x1a0>)
 800735a:	4613      	mov	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4413      	add	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	440b      	add	r3, r1
 8007364:	3304      	adds	r3, #4
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	613b      	str	r3, [r7, #16]
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	609a      	str	r2, [r3, #8]
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	689a      	ldr	r2, [r3, #8]
 8007374:	6a3b      	ldr	r3, [r7, #32]
 8007376:	60da      	str	r2, [r3, #12]
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	6a3a      	ldr	r2, [r7, #32]
 800737e:	3204      	adds	r2, #4
 8007380:	605a      	str	r2, [r3, #4]
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	1d1a      	adds	r2, r3, #4
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	609a      	str	r2, [r3, #8]
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800738e:	4613      	mov	r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	4413      	add	r3, r2
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4a26      	ldr	r2, [pc, #152]	; (8007430 <xTaskRemoveFromEventList+0x1a0>)
 8007398:	441a      	add	r2, r3
 800739a:	6a3b      	ldr	r3, [r7, #32]
 800739c:	615a      	str	r2, [r3, #20]
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073a2:	4923      	ldr	r1, [pc, #140]	; (8007430 <xTaskRemoveFromEventList+0x1a0>)
 80073a4:	4613      	mov	r3, r2
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	440b      	add	r3, r1
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	1c59      	adds	r1, r3, #1
 80073b2:	481f      	ldr	r0, [pc, #124]	; (8007430 <xTaskRemoveFromEventList+0x1a0>)
 80073b4:	4613      	mov	r3, r2
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	4413      	add	r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4403      	add	r3, r0
 80073be:	6019      	str	r1, [r3, #0]
 80073c0:	e01b      	b.n	80073fa <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80073c2:	4b1c      	ldr	r3, [pc, #112]	; (8007434 <xTaskRemoveFromEventList+0x1a4>)
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	61bb      	str	r3, [r7, #24]
 80073c8:	6a3b      	ldr	r3, [r7, #32]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	61da      	str	r2, [r3, #28]
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	689a      	ldr	r2, [r3, #8]
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	621a      	str	r2, [r3, #32]
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	6a3a      	ldr	r2, [r7, #32]
 80073dc:	3218      	adds	r2, #24
 80073de:	605a      	str	r2, [r3, #4]
 80073e0:	6a3b      	ldr	r3, [r7, #32]
 80073e2:	f103 0218 	add.w	r2, r3, #24
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	609a      	str	r2, [r3, #8]
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	4a11      	ldr	r2, [pc, #68]	; (8007434 <xTaskRemoveFromEventList+0x1a4>)
 80073ee:	629a      	str	r2, [r3, #40]	; 0x28
 80073f0:	4b10      	ldr	r3, [pc, #64]	; (8007434 <xTaskRemoveFromEventList+0x1a4>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	3301      	adds	r3, #1
 80073f6:	4a0f      	ldr	r2, [pc, #60]	; (8007434 <xTaskRemoveFromEventList+0x1a4>)
 80073f8:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80073fa:	6a3b      	ldr	r3, [r7, #32]
 80073fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073fe:	4b0e      	ldr	r3, [pc, #56]	; (8007438 <xTaskRemoveFromEventList+0x1a8>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007404:	429a      	cmp	r2, r3
 8007406:	d905      	bls.n	8007414 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8007408:	2301      	movs	r3, #1
 800740a:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800740c:	4b0b      	ldr	r3, [pc, #44]	; (800743c <xTaskRemoveFromEventList+0x1ac>)
 800740e:	2201      	movs	r2, #1
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	e001      	b.n	8007418 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 8007414:	2300      	movs	r3, #0
 8007416:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8007418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800741a:	4618      	mov	r0, r3
 800741c:	372c      	adds	r7, #44	; 0x2c
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	20001c4c 	.word	0x20001c4c
 800742c:	20001c2c 	.word	0x20001c2c
 8007430:	20001754 	.word	0x20001754
 8007434:	20001be4 	.word	0x20001be4
 8007438:	20001750 	.word	0x20001750
 800743c:	20001c38 	.word	0x20001c38

08007440 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007448:	4b06      	ldr	r3, [pc, #24]	; (8007464 <vTaskInternalSetTimeOutState+0x24>)
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007450:	4b05      	ldr	r3, [pc, #20]	; (8007468 <vTaskInternalSetTimeOutState+0x28>)
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	605a      	str	r2, [r3, #4]
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr
 8007464:	20001c3c 	.word	0x20001c3c
 8007468:	20001c28 	.word	0x20001c28

0800746c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b088      	sub	sp, #32
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10a      	bne.n	8007492 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	613b      	str	r3, [r7, #16]
    }
 800748e:	bf00      	nop
 8007490:	e7fe      	b.n	8007490 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d10a      	bne.n	80074ae <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	60fb      	str	r3, [r7, #12]
    }
 80074aa:	bf00      	nop
 80074ac:	e7fe      	b.n	80074ac <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80074ae:	f000 ff93 	bl	80083d8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80074b2:	4b1f      	ldr	r3, [pc, #124]	; (8007530 <xTaskCheckForTimeOut+0xc4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	69ba      	ldr	r2, [r7, #24]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ca:	d102      	bne.n	80074d2 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80074cc:	2300      	movs	r3, #0
 80074ce:	61fb      	str	r3, [r7, #28]
 80074d0:	e026      	b.n	8007520 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	4b17      	ldr	r3, [pc, #92]	; (8007534 <xTaskCheckForTimeOut+0xc8>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d00a      	beq.n	80074f4 <xTaskCheckForTimeOut+0x88>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d305      	bcc.n	80074f4 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80074e8:	2301      	movs	r3, #1
 80074ea:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	2200      	movs	r2, #0
 80074f0:	601a      	str	r2, [r3, #0]
 80074f2:	e015      	b.n	8007520 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d20b      	bcs.n	8007516 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	1ad2      	subs	r2, r2, r3
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f7ff ff98 	bl	8007440 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007510:	2300      	movs	r3, #0
 8007512:	61fb      	str	r3, [r7, #28]
 8007514:	e004      	b.n	8007520 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800751c:	2301      	movs	r3, #1
 800751e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007520:	f000 ff8a 	bl	8008438 <vPortExitCritical>

    return xReturn;
 8007524:	69fb      	ldr	r3, [r7, #28]
}
 8007526:	4618      	mov	r0, r3
 8007528:	3720      	adds	r7, #32
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	20001c28 	.word	0x20001c28
 8007534:	20001c3c 	.word	0x20001c3c

08007538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007538:	b480      	push	{r7}
 800753a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800753c:	4b03      	ldr	r3, [pc, #12]	; (800754c <vTaskMissedYield+0x14>)
 800753e:	2201      	movs	r2, #1
 8007540:	601a      	str	r2, [r3, #0]
}
 8007542:	bf00      	nop
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	20001c38 	.word	0x20001c38

08007550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007558:	f000 f852 	bl	8007600 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800755c:	4b06      	ldr	r3, [pc, #24]	; (8007578 <prvIdleTask+0x28>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d9f9      	bls.n	8007558 <prvIdleTask+0x8>
            {
                taskYIELD();
 8007564:	4b05      	ldr	r3, [pc, #20]	; (800757c <prvIdleTask+0x2c>)
 8007566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800756a:	601a      	str	r2, [r3, #0]
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8007574:	e7f0      	b.n	8007558 <prvIdleTask+0x8>
 8007576:	bf00      	nop
 8007578:	20001754 	.word	0x20001754
 800757c:	e000ed04 	.word	0xe000ed04

08007580 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007586:	2300      	movs	r3, #0
 8007588:	607b      	str	r3, [r7, #4]
 800758a:	e00c      	b.n	80075a6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	4613      	mov	r3, r2
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	4413      	add	r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	4a12      	ldr	r2, [pc, #72]	; (80075e0 <prvInitialiseTaskLists+0x60>)
 8007598:	4413      	add	r3, r2
 800759a:	4618      	mov	r0, r3
 800759c:	f7fe f888 	bl	80056b0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	3301      	adds	r3, #1
 80075a4:	607b      	str	r3, [r7, #4]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2b37      	cmp	r3, #55	; 0x37
 80075aa:	d9ef      	bls.n	800758c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80075ac:	480d      	ldr	r0, [pc, #52]	; (80075e4 <prvInitialiseTaskLists+0x64>)
 80075ae:	f7fe f87f 	bl	80056b0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80075b2:	480d      	ldr	r0, [pc, #52]	; (80075e8 <prvInitialiseTaskLists+0x68>)
 80075b4:	f7fe f87c 	bl	80056b0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80075b8:	480c      	ldr	r0, [pc, #48]	; (80075ec <prvInitialiseTaskLists+0x6c>)
 80075ba:	f7fe f879 	bl	80056b0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80075be:	480c      	ldr	r0, [pc, #48]	; (80075f0 <prvInitialiseTaskLists+0x70>)
 80075c0:	f7fe f876 	bl	80056b0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80075c4:	480b      	ldr	r0, [pc, #44]	; (80075f4 <prvInitialiseTaskLists+0x74>)
 80075c6:	f7fe f873 	bl	80056b0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80075ca:	4b0b      	ldr	r3, [pc, #44]	; (80075f8 <prvInitialiseTaskLists+0x78>)
 80075cc:	4a05      	ldr	r2, [pc, #20]	; (80075e4 <prvInitialiseTaskLists+0x64>)
 80075ce:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075d0:	4b0a      	ldr	r3, [pc, #40]	; (80075fc <prvInitialiseTaskLists+0x7c>)
 80075d2:	4a05      	ldr	r2, [pc, #20]	; (80075e8 <prvInitialiseTaskLists+0x68>)
 80075d4:	601a      	str	r2, [r3, #0]
}
 80075d6:	bf00      	nop
 80075d8:	3708      	adds	r7, #8
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	20001754 	.word	0x20001754
 80075e4:	20001bb4 	.word	0x20001bb4
 80075e8:	20001bc8 	.word	0x20001bc8
 80075ec:	20001be4 	.word	0x20001be4
 80075f0:	20001bf8 	.word	0x20001bf8
 80075f4:	20001c10 	.word	0x20001c10
 80075f8:	20001bdc 	.word	0x20001bdc
 80075fc:	20001be0 	.word	0x20001be0

08007600 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007606:	e019      	b.n	800763c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8007608:	f000 fee6 	bl	80083d8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800760c:	4b10      	ldr	r3, [pc, #64]	; (8007650 <prvCheckTasksWaitingTermination+0x50>)
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	3304      	adds	r3, #4
 8007618:	4618      	mov	r0, r3
 800761a:	f7fe f8af 	bl	800577c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800761e:	4b0d      	ldr	r3, [pc, #52]	; (8007654 <prvCheckTasksWaitingTermination+0x54>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	3b01      	subs	r3, #1
 8007624:	4a0b      	ldr	r2, [pc, #44]	; (8007654 <prvCheckTasksWaitingTermination+0x54>)
 8007626:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8007628:	4b0b      	ldr	r3, [pc, #44]	; (8007658 <prvCheckTasksWaitingTermination+0x58>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	3b01      	subs	r3, #1
 800762e:	4a0a      	ldr	r2, [pc, #40]	; (8007658 <prvCheckTasksWaitingTermination+0x58>)
 8007630:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8007632:	f000 ff01 	bl	8008438 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 f810 	bl	800765c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800763c:	4b06      	ldr	r3, [pc, #24]	; (8007658 <prvCheckTasksWaitingTermination+0x58>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1e1      	bne.n	8007608 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007644:	bf00      	nop
 8007646:	bf00      	nop
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	20001bf8 	.word	0x20001bf8
 8007654:	20001c24 	.word	0x20001c24
 8007658:	20001c0c 	.word	0x20001c0c

0800765c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800766a:	2b00      	cmp	r3, #0
 800766c:	d108      	bne.n	8007680 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007672:	4618      	mov	r0, r3
 8007674:	f001 f88c 	bl	8008790 <vPortFree>
                vPortFree( pxTCB );
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f001 f889 	bl	8008790 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800767e:	e018      	b.n	80076b2 <prvDeleteTCB+0x56>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007686:	2b01      	cmp	r3, #1
 8007688:	d103      	bne.n	8007692 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f001 f880 	bl	8008790 <vPortFree>
    }
 8007690:	e00f      	b.n	80076b2 <prvDeleteTCB+0x56>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007698:	2b02      	cmp	r3, #2
 800769a:	d00a      	beq.n	80076b2 <prvDeleteTCB+0x56>
        __asm volatile
 800769c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	60fb      	str	r3, [r7, #12]
    }
 80076ae:	bf00      	nop
 80076b0:	e7fe      	b.n	80076b0 <prvDeleteTCB+0x54>
    }
 80076b2:	bf00      	nop
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
	...

080076bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80076bc:	b480      	push	{r7}
 80076be:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076c0:	4b0a      	ldr	r3, [pc, #40]	; (80076ec <prvResetNextTaskUnblockTime+0x30>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d104      	bne.n	80076d4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80076ca:	4b09      	ldr	r3, [pc, #36]	; (80076f0 <prvResetNextTaskUnblockTime+0x34>)
 80076cc:	f04f 32ff 	mov.w	r2, #4294967295
 80076d0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80076d2:	e005      	b.n	80076e0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80076d4:	4b05      	ldr	r3, [pc, #20]	; (80076ec <prvResetNextTaskUnblockTime+0x30>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a04      	ldr	r2, [pc, #16]	; (80076f0 <prvResetNextTaskUnblockTime+0x34>)
 80076de:	6013      	str	r3, [r2, #0]
}
 80076e0:	bf00      	nop
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	20001bdc 	.word	0x20001bdc
 80076f0:	20001c44 	.word	0x20001c44

080076f4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

    TaskHandle_t xTaskGetCurrentTaskHandle( void )
    {
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
        TaskHandle_t xReturn;

        /* A critical section is not required as this is not called from
         * an interrupt and the current TCB will always be the same for any
         * individual execution thread. */
        xReturn = pxCurrentTCB;
 80076fa:	4b05      	ldr	r3, [pc, #20]	; (8007710 <xTaskGetCurrentTaskHandle+0x1c>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	607b      	str	r3, [r7, #4]

        return xReturn;
 8007700:	687b      	ldr	r3, [r7, #4]
    }
 8007702:	4618      	mov	r0, r3
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	20001750 	.word	0x20001750

08007714 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800771a:	4b0b      	ldr	r3, [pc, #44]	; (8007748 <xTaskGetSchedulerState+0x34>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d102      	bne.n	8007728 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007722:	2301      	movs	r3, #1
 8007724:	607b      	str	r3, [r7, #4]
 8007726:	e008      	b.n	800773a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007728:	4b08      	ldr	r3, [pc, #32]	; (800774c <xTaskGetSchedulerState+0x38>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d102      	bne.n	8007736 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007730:	2302      	movs	r3, #2
 8007732:	607b      	str	r3, [r7, #4]
 8007734:	e001      	b.n	800773a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8007736:	2300      	movs	r3, #0
 8007738:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800773a:	687b      	ldr	r3, [r7, #4]
    }
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	20001c30 	.word	0x20001c30
 800774c:	20001c4c 	.word	0x20001c4c

08007750 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800775c:	2300      	movs	r3, #0
 800775e:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d079      	beq.n	800785a <xTaskPriorityInherit+0x10a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776a:	4b3e      	ldr	r3, [pc, #248]	; (8007864 <xTaskPriorityInherit+0x114>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007770:	429a      	cmp	r2, r3
 8007772:	d269      	bcs.n	8007848 <xTaskPriorityInherit+0xf8>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	699b      	ldr	r3, [r3, #24]
 8007778:	2b00      	cmp	r3, #0
 800777a:	db06      	blt.n	800778a <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800777c:	4b39      	ldr	r3, [pc, #228]	; (8007864 <xTaskPriorityInherit+0x114>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007782:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	6959      	ldr	r1, [r3, #20]
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007792:	4613      	mov	r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4a33      	ldr	r2, [pc, #204]	; (8007868 <xTaskPriorityInherit+0x118>)
 800779c:	4413      	add	r3, r2
 800779e:	4299      	cmp	r1, r3
 80077a0:	d14a      	bne.n	8007838 <xTaskPriorityInherit+0xe8>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	3304      	adds	r3, #4
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fd ffe8 	bl	800577c <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077ac:	4b2d      	ldr	r3, [pc, #180]	; (8007864 <xTaskPriorityInherit+0x114>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ba:	4b2c      	ldr	r3, [pc, #176]	; (800786c <xTaskPriorityInherit+0x11c>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d903      	bls.n	80077ca <xTaskPriorityInherit+0x7a>
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c6:	4a29      	ldr	r2, [pc, #164]	; (800786c <xTaskPriorityInherit+0x11c>)
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ce:	4926      	ldr	r1, [pc, #152]	; (8007868 <xTaskPriorityInherit+0x118>)
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	440b      	add	r3, r1
 80077da:	3304      	adds	r3, #4
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60fb      	str	r3, [r7, #12]
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	609a      	str	r2, [r3, #8]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	689a      	ldr	r2, [r3, #8]
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	60da      	str	r2, [r3, #12]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	3204      	adds	r2, #4
 80077f6:	605a      	str	r2, [r3, #4]
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	1d1a      	adds	r2, r3, #4
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	609a      	str	r2, [r3, #8]
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007804:	4613      	mov	r3, r2
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	4413      	add	r3, r2
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4a16      	ldr	r2, [pc, #88]	; (8007868 <xTaskPriorityInherit+0x118>)
 800780e:	441a      	add	r2, r3
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	615a      	str	r2, [r3, #20]
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007818:	4913      	ldr	r1, [pc, #76]	; (8007868 <xTaskPriorityInherit+0x118>)
 800781a:	4613      	mov	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4413      	add	r3, r2
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	440b      	add	r3, r1
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	1c59      	adds	r1, r3, #1
 8007828:	480f      	ldr	r0, [pc, #60]	; (8007868 <xTaskPriorityInherit+0x118>)
 800782a:	4613      	mov	r3, r2
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4413      	add	r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	4403      	add	r3, r0
 8007834:	6019      	str	r1, [r3, #0]
 8007836:	e004      	b.n	8007842 <xTaskPriorityInherit+0xf2>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007838:	4b0a      	ldr	r3, [pc, #40]	; (8007864 <xTaskPriorityInherit+0x114>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8007842:	2301      	movs	r3, #1
 8007844:	617b      	str	r3, [r7, #20]
 8007846:	e008      	b.n	800785a <xTaskPriorityInherit+0x10a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800784c:	4b05      	ldr	r3, [pc, #20]	; (8007864 <xTaskPriorityInherit+0x114>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007852:	429a      	cmp	r2, r3
 8007854:	d201      	bcs.n	800785a <xTaskPriorityInherit+0x10a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8007856:	2301      	movs	r3, #1
 8007858:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800785a:	697b      	ldr	r3, [r7, #20]
    }
 800785c:	4618      	mov	r0, r3
 800785e:	3718      	adds	r7, #24
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	20001750 	.word	0x20001750
 8007868:	20001754 	.word	0x20001754
 800786c:	20001c2c 	.word	0x20001c2c

08007870 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007870:	b580      	push	{r7, lr}
 8007872:	b088      	sub	sp, #32
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800787c:	2300      	movs	r3, #0
 800787e:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d07e      	beq.n	8007984 <xTaskPriorityDisinherit+0x114>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007886:	4b42      	ldr	r3, [pc, #264]	; (8007990 <xTaskPriorityDisinherit+0x120>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	69ba      	ldr	r2, [r7, #24]
 800788c:	429a      	cmp	r2, r3
 800788e:	d00a      	beq.n	80078a6 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8007890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007894:	f383 8811 	msr	BASEPRI, r3
 8007898:	f3bf 8f6f 	isb	sy
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	613b      	str	r3, [r7, #16]
    }
 80078a2:	bf00      	nop
 80078a4:	e7fe      	b.n	80078a4 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10a      	bne.n	80078c4 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	60fb      	str	r3, [r7, #12]
    }
 80078c0:	bf00      	nop
 80078c2:	e7fe      	b.n	80078c2 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078c8:	1e5a      	subs	r2, r3, #1
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d054      	beq.n	8007984 <xTaskPriorityDisinherit+0x114>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d150      	bne.n	8007984 <xTaskPriorityDisinherit+0x114>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	3304      	adds	r3, #4
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7fd ff48 	bl	800577c <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007904:	4b23      	ldr	r3, [pc, #140]	; (8007994 <xTaskPriorityDisinherit+0x124>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	429a      	cmp	r2, r3
 800790a:	d903      	bls.n	8007914 <xTaskPriorityDisinherit+0xa4>
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007910:	4a20      	ldr	r2, [pc, #128]	; (8007994 <xTaskPriorityDisinherit+0x124>)
 8007912:	6013      	str	r3, [r2, #0]
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007918:	491f      	ldr	r1, [pc, #124]	; (8007998 <xTaskPriorityDisinherit+0x128>)
 800791a:	4613      	mov	r3, r2
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	4413      	add	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	440b      	add	r3, r1
 8007924:	3304      	adds	r3, #4
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	617b      	str	r3, [r7, #20]
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	609a      	str	r2, [r3, #8]
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	689a      	ldr	r2, [r3, #8]
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	60da      	str	r2, [r3, #12]
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	69ba      	ldr	r2, [r7, #24]
 800793e:	3204      	adds	r2, #4
 8007940:	605a      	str	r2, [r3, #4]
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	1d1a      	adds	r2, r3, #4
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	609a      	str	r2, [r3, #8]
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800794e:	4613      	mov	r3, r2
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	4413      	add	r3, r2
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	4a10      	ldr	r2, [pc, #64]	; (8007998 <xTaskPriorityDisinherit+0x128>)
 8007958:	441a      	add	r2, r3
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	615a      	str	r2, [r3, #20]
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007962:	490d      	ldr	r1, [pc, #52]	; (8007998 <xTaskPriorityDisinherit+0x128>)
 8007964:	4613      	mov	r3, r2
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4413      	add	r3, r2
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	440b      	add	r3, r1
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	1c59      	adds	r1, r3, #1
 8007972:	4809      	ldr	r0, [pc, #36]	; (8007998 <xTaskPriorityDisinherit+0x128>)
 8007974:	4613      	mov	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	009b      	lsls	r3, r3, #2
 800797c:	4403      	add	r3, r0
 800797e:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007980:	2301      	movs	r3, #1
 8007982:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8007984:	69fb      	ldr	r3, [r7, #28]
    }
 8007986:	4618      	mov	r0, r3
 8007988:	3720      	adds	r7, #32
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	20001750 	.word	0x20001750
 8007994:	20001c2c 	.word	0x20001c2c
 8007998:	20001754 	.word	0x20001754

0800799c <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800799c:	b580      	push	{r7, lr}
 800799e:	b08a      	sub	sp, #40	; 0x28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80079aa:	2301      	movs	r3, #1
 80079ac:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 8093 	beq.w	8007adc <vTaskPriorityDisinheritAfterTimeout+0x140>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 80079be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	613b      	str	r3, [r7, #16]
    }
 80079d0:	bf00      	nop
 80079d2:	e7fe      	b.n	80079d2 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079d8:	683a      	ldr	r2, [r7, #0]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d902      	bls.n	80079e4 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	627b      	str	r3, [r7, #36]	; 0x24
 80079e2:	e002      	b.n	80079ea <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079e8:	627b      	str	r3, [r7, #36]	; 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80079ea:	6a3b      	ldr	r3, [r7, #32]
 80079ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d073      	beq.n	8007adc <vTaskPriorityDisinheritAfterTimeout+0x140>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80079f4:	6a3b      	ldr	r3, [r7, #32]
 80079f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079f8:	69fa      	ldr	r2, [r7, #28]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d16e      	bne.n	8007adc <vTaskPriorityDisinheritAfterTimeout+0x140>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 80079fe:	4b39      	ldr	r3, [pc, #228]	; (8007ae4 <vTaskPriorityDisinheritAfterTimeout+0x148>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	6a3a      	ldr	r2, [r7, #32]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d10a      	bne.n	8007a1e <vTaskPriorityDisinheritAfterTimeout+0x82>
        __asm volatile
 8007a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0c:	f383 8811 	msr	BASEPRI, r3
 8007a10:	f3bf 8f6f 	isb	sy
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	60fb      	str	r3, [r7, #12]
    }
 8007a1a:	bf00      	nop
 8007a1c:	e7fe      	b.n	8007a1c <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a22:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a28:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	699b      	ldr	r3, [r3, #24]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	db04      	blt.n	8007a3c <vTaskPriorityDisinheritAfterTimeout+0xa0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007a3c:	6a3b      	ldr	r3, [r7, #32]
 8007a3e:	6959      	ldr	r1, [r3, #20]
 8007a40:	69ba      	ldr	r2, [r7, #24]
 8007a42:	4613      	mov	r3, r2
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	4413      	add	r3, r2
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	4a27      	ldr	r2, [pc, #156]	; (8007ae8 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8007a4c:	4413      	add	r3, r2
 8007a4e:	4299      	cmp	r1, r3
 8007a50:	d144      	bne.n	8007adc <vTaskPriorityDisinheritAfterTimeout+0x140>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	3304      	adds	r3, #4
 8007a56:	4618      	mov	r0, r3
 8007a58:	f7fd fe90 	bl	800577c <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a60:	4b22      	ldr	r3, [pc, #136]	; (8007aec <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d903      	bls.n	8007a70 <vTaskPriorityDisinheritAfterTimeout+0xd4>
 8007a68:	6a3b      	ldr	r3, [r7, #32]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a6c:	4a1f      	ldr	r2, [pc, #124]	; (8007aec <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8007a6e:	6013      	str	r3, [r2, #0]
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a74:	491c      	ldr	r1, [pc, #112]	; (8007ae8 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8007a76:	4613      	mov	r3, r2
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	4413      	add	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	440b      	add	r3, r1
 8007a80:	3304      	adds	r3, #4
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	617b      	str	r3, [r7, #20]
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	609a      	str	r2, [r3, #8]
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	689a      	ldr	r2, [r3, #8]
 8007a90:	6a3b      	ldr	r3, [r7, #32]
 8007a92:	60da      	str	r2, [r3, #12]
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	6a3a      	ldr	r2, [r7, #32]
 8007a9a:	3204      	adds	r2, #4
 8007a9c:	605a      	str	r2, [r3, #4]
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	1d1a      	adds	r2, r3, #4
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	609a      	str	r2, [r3, #8]
 8007aa6:	6a3b      	ldr	r3, [r7, #32]
 8007aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aaa:	4613      	mov	r3, r2
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	4413      	add	r3, r2
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	4a0d      	ldr	r2, [pc, #52]	; (8007ae8 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8007ab4:	441a      	add	r2, r3
 8007ab6:	6a3b      	ldr	r3, [r7, #32]
 8007ab8:	615a      	str	r2, [r3, #20]
 8007aba:	6a3b      	ldr	r3, [r7, #32]
 8007abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007abe:	490a      	ldr	r1, [pc, #40]	; (8007ae8 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4413      	add	r3, r2
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	440b      	add	r3, r1
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	1c59      	adds	r1, r3, #1
 8007ace:	4806      	ldr	r0, [pc, #24]	; (8007ae8 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	4413      	add	r3, r2
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4403      	add	r3, r0
 8007ada:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8007adc:	bf00      	nop
 8007ade:	3728      	adds	r7, #40	; 0x28
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	20001750 	.word	0x20001750
 8007ae8:	20001754 	.word	0x20001754
 8007aec:	20001c2c 	.word	0x20001c2c

08007af0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8007af0:	b480      	push	{r7}
 8007af2:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8007af4:	4b07      	ldr	r3, [pc, #28]	; (8007b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d004      	beq.n	8007b06 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8007afc:	4b05      	ldr	r3, [pc, #20]	; (8007b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b02:	3201      	adds	r2, #1
 8007b04:	651a      	str	r2, [r3, #80]	; 0x50
        }

        return pxCurrentTCB;
 8007b06:	4b03      	ldr	r3, [pc, #12]	; (8007b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b08:	681b      	ldr	r3, [r3, #0]
    }
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	20001750 	.word	0x20001750

08007b18 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b086      	sub	sp, #24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007b22:	4b2e      	ldr	r3, [pc, #184]	; (8007bdc <prvAddCurrentTaskToDelayedList+0xc4>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b28:	4b2d      	ldr	r3, [pc, #180]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7fd fe24 	bl	800577c <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3a:	d124      	bne.n	8007b86 <prvAddCurrentTaskToDelayedList+0x6e>
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d021      	beq.n	8007b86 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b42:	4b28      	ldr	r3, [pc, #160]	; (8007be4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	613b      	str	r3, [r7, #16]
 8007b48:	4b25      	ldr	r3, [pc, #148]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	693a      	ldr	r2, [r7, #16]
 8007b4e:	609a      	str	r2, [r3, #8]
 8007b50:	4b23      	ldr	r3, [pc, #140]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	6892      	ldr	r2, [r2, #8]
 8007b58:	60da      	str	r2, [r3, #12]
 8007b5a:	4b21      	ldr	r3, [pc, #132]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	3204      	adds	r2, #4
 8007b64:	605a      	str	r2, [r3, #4]
 8007b66:	4b1e      	ldr	r3, [pc, #120]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	1d1a      	adds	r2, r3, #4
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	609a      	str	r2, [r3, #8]
 8007b70:	4b1b      	ldr	r3, [pc, #108]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a1b      	ldr	r2, [pc, #108]	; (8007be4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007b76:	615a      	str	r2, [r3, #20]
 8007b78:	4b1a      	ldr	r3, [pc, #104]	; (8007be4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	4a19      	ldr	r2, [pc, #100]	; (8007be4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007b80:	6013      	str	r3, [r2, #0]
 8007b82:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007b84:	e026      	b.n	8007bd4 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b8e:	4b14      	ldr	r3, [pc, #80]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d209      	bcs.n	8007bb2 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b9e:	4b12      	ldr	r3, [pc, #72]	; (8007be8 <prvAddCurrentTaskToDelayedList+0xd0>)
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	4b0f      	ldr	r3, [pc, #60]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3304      	adds	r3, #4
 8007ba8:	4619      	mov	r1, r3
 8007baa:	4610      	mov	r0, r2
 8007bac:	f7fd fdad 	bl	800570a <vListInsert>
}
 8007bb0:	e010      	b.n	8007bd4 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bb2:	4b0e      	ldr	r3, [pc, #56]	; (8007bec <prvAddCurrentTaskToDelayedList+0xd4>)
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	4b0a      	ldr	r3, [pc, #40]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3304      	adds	r3, #4
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	4610      	mov	r0, r2
 8007bc0:	f7fd fda3 	bl	800570a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007bc4:	4b0a      	ldr	r3, [pc, #40]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d202      	bcs.n	8007bd4 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8007bce:	4a08      	ldr	r2, [pc, #32]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6013      	str	r3, [r2, #0]
}
 8007bd4:	bf00      	nop
 8007bd6:	3718      	adds	r7, #24
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	20001c28 	.word	0x20001c28
 8007be0:	20001750 	.word	0x20001750
 8007be4:	20001c10 	.word	0x20001c10
 8007be8:	20001be0 	.word	0x20001be0
 8007bec:	20001bdc 	.word	0x20001bdc
 8007bf0:	20001c44 	.word	0x20001c44

08007bf4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08a      	sub	sp, #40	; 0x28
 8007bf8:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007bfe:	f000 fa79 	bl	80080f4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007c02:	4b1c      	ldr	r3, [pc, #112]	; (8007c74 <xTimerCreateTimerTask+0x80>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d021      	beq.n	8007c4e <xTimerCreateTimerTask+0x5a>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	60fb      	str	r3, [r7, #12]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	60bb      	str	r3, [r7, #8]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007c12:	1d3a      	adds	r2, r7, #4
 8007c14:	f107 0108 	add.w	r1, r7, #8
 8007c18:	f107 030c 	add.w	r3, r7, #12
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7fd fd2d 	bl	800567c <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8007c22:	6879      	ldr	r1, [r7, #4]
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	9202      	str	r2, [sp, #8]
 8007c2a:	9301      	str	r3, [sp, #4]
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	2300      	movs	r3, #0
 8007c32:	460a      	mov	r2, r1
 8007c34:	4910      	ldr	r1, [pc, #64]	; (8007c78 <xTimerCreateTimerTask+0x84>)
 8007c36:	4811      	ldr	r0, [pc, #68]	; (8007c7c <xTimerCreateTimerTask+0x88>)
 8007c38:	f7fe fdb4 	bl	80067a4 <xTaskCreateStatic>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	4a10      	ldr	r2, [pc, #64]	; (8007c80 <xTimerCreateTimerTask+0x8c>)
 8007c40:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8007c42:	4b0f      	ldr	r3, [pc, #60]	; (8007c80 <xTimerCreateTimerTask+0x8c>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <xTimerCreateTimerTask+0x5a>
                {
                    xReturn = pdPASS;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d10a      	bne.n	8007c6a <xTimerCreateTimerTask+0x76>
        __asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c58:	f383 8811 	msr	BASEPRI, r3
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f3bf 8f4f 	dsb	sy
 8007c64:	613b      	str	r3, [r7, #16]
    }
 8007c66:	bf00      	nop
 8007c68:	e7fe      	b.n	8007c68 <xTimerCreateTimerTask+0x74>
        return xReturn;
 8007c6a:	697b      	ldr	r3, [r7, #20]
    }
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3718      	adds	r7, #24
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	20001c80 	.word	0x20001c80
 8007c78:	080139e4 	.word	0x080139e4
 8007c7c:	08007d29 	.word	0x08007d29
 8007c80:	20001c84 	.word	0x20001c84

08007c84 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007c90:	e008      	b.n	8007ca4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	699b      	ldr	r3, [r3, #24]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	4413      	add	r3, r2
 8007c9a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	699a      	ldr	r2, [r3, #24]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	18d1      	adds	r1, r2, r3
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 f8dd 	bl	8007e70 <prvInsertTimerInActiveList>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1ea      	bne.n	8007c92 <prvReloadTimer+0xe>
        }
    }
 8007cbc:	bf00      	nop
 8007cbe:	bf00      	nop
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cd2:	4b14      	ldr	r3, [pc, #80]	; (8007d24 <prvProcessExpiredTimer+0x5c>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	3304      	adds	r3, #4
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7fd fd4b 	bl	800577c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cec:	f003 0304 	and.w	r3, r3, #4
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007cf4:	683a      	ldr	r2, [r7, #0]
 8007cf6:	6879      	ldr	r1, [r7, #4]
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f7ff ffc3 	bl	8007c84 <prvReloadTimer>
 8007cfe:	e008      	b.n	8007d12 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d06:	f023 0301 	bic.w	r3, r3, #1
 8007d0a:	b2da      	uxtb	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6a1b      	ldr	r3, [r3, #32]
 8007d16:	68f8      	ldr	r0, [r7, #12]
 8007d18:	4798      	blx	r3
    }
 8007d1a:	bf00      	nop
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	20001c78 	.word	0x20001c78

08007d28 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d30:	f107 0308 	add.w	r3, r7, #8
 8007d34:	4618      	mov	r0, r3
 8007d36:	f000 f857 	bl	8007de8 <prvGetNextExpireTime>
 8007d3a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	4619      	mov	r1, r3
 8007d40:	68f8      	ldr	r0, [r7, #12]
 8007d42:	f000 f803 	bl	8007d4c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007d46:	f000 f8d5 	bl	8007ef4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d4a:	e7f1      	b.n	8007d30 <prvTimerTask+0x8>

08007d4c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007d56:	f7fe ff95 	bl	8006c84 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d5a:	f107 0308 	add.w	r3, r7, #8
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f000 f866 	bl	8007e30 <prvSampleTimeNow>
 8007d64:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d130      	bne.n	8007dce <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10a      	bne.n	8007d88 <prvProcessTimerOrBlockTask+0x3c>
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d806      	bhi.n	8007d88 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007d7a:	f7fe ff91 	bl	8006ca0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d7e:	68f9      	ldr	r1, [r7, #12]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f7ff ffa1 	bl	8007cc8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007d86:	e024      	b.n	8007dd2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d008      	beq.n	8007da0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d8e:	4b13      	ldr	r3, [pc, #76]	; (8007ddc <prvProcessTimerOrBlockTask+0x90>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <prvProcessTimerOrBlockTask+0x50>
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e000      	b.n	8007d9e <prvProcessTimerOrBlockTask+0x52>
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007da0:	4b0f      	ldr	r3, [pc, #60]	; (8007de0 <prvProcessTimerOrBlockTask+0x94>)
 8007da2:	6818      	ldr	r0, [r3, #0]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	683a      	ldr	r2, [r7, #0]
 8007dac:	4619      	mov	r1, r3
 8007dae:	f7fe fcc5 	bl	800673c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007db2:	f7fe ff75 	bl	8006ca0 <xTaskResumeAll>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10a      	bne.n	8007dd2 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8007dbc:	4b09      	ldr	r3, [pc, #36]	; (8007de4 <prvProcessTimerOrBlockTask+0x98>)
 8007dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dc2:	601a      	str	r2, [r3, #0]
 8007dc4:	f3bf 8f4f 	dsb	sy
 8007dc8:	f3bf 8f6f 	isb	sy
    }
 8007dcc:	e001      	b.n	8007dd2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007dce:	f7fe ff67 	bl	8006ca0 <xTaskResumeAll>
    }
 8007dd2:	bf00      	nop
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	20001c7c 	.word	0x20001c7c
 8007de0:	20001c80 	.word	0x20001c80
 8007de4:	e000ed04 	.word	0xe000ed04

08007de8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007df0:	4b0e      	ldr	r3, [pc, #56]	; (8007e2c <prvGetNextExpireTime+0x44>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d101      	bne.n	8007dfe <prvGetNextExpireTime+0x16>
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	e000      	b.n	8007e00 <prvGetNextExpireTime+0x18>
 8007dfe:	2200      	movs	r2, #0
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d105      	bne.n	8007e18 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e0c:	4b07      	ldr	r3, [pc, #28]	; (8007e2c <prvGetNextExpireTime+0x44>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	60fb      	str	r3, [r7, #12]
 8007e16:	e001      	b.n	8007e1c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
    }
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	20001c78 	.word	0x20001c78

08007e30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007e38:	f7ff f82e 	bl	8006e98 <xTaskGetTickCount>
 8007e3c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007e3e:	4b0b      	ldr	r3, [pc, #44]	; (8007e6c <prvSampleTimeNow+0x3c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d205      	bcs.n	8007e54 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007e48:	f000 f92e 	bl	80080a8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	601a      	str	r2, [r3, #0]
 8007e52:	e002      	b.n	8007e5a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007e5a:	4a04      	ldr	r2, [pc, #16]	; (8007e6c <prvSampleTimeNow+0x3c>)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007e60:	68fb      	ldr	r3, [r7, #12]
    }
 8007e62:	4618      	mov	r0, r3
 8007e64:	3710      	adds	r7, #16
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	20001c88 	.word	0x20001c88

08007e70 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d812      	bhi.n	8007ebc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	1ad2      	subs	r2, r2, r3
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	699b      	ldr	r3, [r3, #24]
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d302      	bcc.n	8007eaa <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	617b      	str	r3, [r7, #20]
 8007ea8:	e01b      	b.n	8007ee2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007eaa:	4b10      	ldr	r3, [pc, #64]	; (8007eec <prvInsertTimerInActiveList+0x7c>)
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	3304      	adds	r3, #4
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	f7fd fc28 	bl	800570a <vListInsert>
 8007eba:	e012      	b.n	8007ee2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d206      	bcs.n	8007ed2 <prvInsertTimerInActiveList+0x62>
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d302      	bcc.n	8007ed2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	617b      	str	r3, [r7, #20]
 8007ed0:	e007      	b.n	8007ee2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ed2:	4b07      	ldr	r3, [pc, #28]	; (8007ef0 <prvInsertTimerInActiveList+0x80>)
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	3304      	adds	r3, #4
 8007eda:	4619      	mov	r1, r3
 8007edc:	4610      	mov	r0, r2
 8007ede:	f7fd fc14 	bl	800570a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007ee2:	697b      	ldr	r3, [r7, #20]
    }
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3718      	adds	r7, #24
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	20001c7c 	.word	0x20001c7c
 8007ef0:	20001c78 	.word	0x20001c78

08007ef4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b08a      	sub	sp, #40	; 0x28
 8007ef8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007efa:	e0c2      	b.n	8008082 <prvProcessReceivedCommands+0x18e>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	da18      	bge.n	8007f34 <prvProcessReceivedCommands+0x40>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007f02:	1d3b      	adds	r3, r7, #4
 8007f04:	3304      	adds	r3, #4
 8007f06:	627b      	str	r3, [r7, #36]	; 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8007f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10a      	bne.n	8007f24 <prvProcessReceivedCommands+0x30>
        __asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	61bb      	str	r3, [r7, #24]
    }
 8007f20:	bf00      	nop
 8007f22:	e7fe      	b.n	8007f22 <prvProcessReceivedCommands+0x2e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f2a:	6850      	ldr	r0, [r2, #4]
 8007f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f2e:	6892      	ldr	r2, [r2, #8]
 8007f30:	4611      	mov	r1, r2
 8007f32:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f2c0 80a2 	blt.w	8008080 <prvProcessReceivedCommands+0x18c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007f40:	6a3b      	ldr	r3, [r7, #32]
 8007f42:	695b      	ldr	r3, [r3, #20]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d004      	beq.n	8007f52 <prvProcessReceivedCommands+0x5e>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f48:	6a3b      	ldr	r3, [r7, #32]
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f7fd fc15 	bl	800577c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f52:	463b      	mov	r3, r7
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7ff ff6b 	bl	8007e30 <prvSampleTimeNow>
 8007f5a:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	2b08      	cmp	r3, #8
 8007f62:	f200 808e 	bhi.w	8008082 <prvProcessReceivedCommands+0x18e>
 8007f66:	a201      	add	r2, pc, #4	; (adr r2, 8007f6c <prvProcessReceivedCommands+0x78>)
 8007f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6c:	08007f91 	.word	0x08007f91
 8007f70:	08007f91 	.word	0x08007f91
 8007f74:	08007ff9 	.word	0x08007ff9
 8007f78:	0800800d 	.word	0x0800800d
 8007f7c:	08008057 	.word	0x08008057
 8007f80:	08007f91 	.word	0x08007f91
 8007f84:	08007f91 	.word	0x08007f91
 8007f88:	08007ff9 	.word	0x08007ff9
 8007f8c:	0800800d 	.word	0x0800800d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f96:	f043 0301 	orr.w	r3, r3, #1
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	6a3b      	ldr	r3, [r7, #32]
 8007f9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	6a3b      	ldr	r3, [r7, #32]
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	18d1      	adds	r1, r2, r3
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	69fa      	ldr	r2, [r7, #28]
 8007fae:	6a38      	ldr	r0, [r7, #32]
 8007fb0:	f7ff ff5e 	bl	8007e70 <prvInsertTimerInActiveList>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d063      	beq.n	8008082 <prvProcessReceivedCommands+0x18e>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007fba:	6a3b      	ldr	r3, [r7, #32]
 8007fbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007fc0:	f003 0304 	and.w	r3, r3, #4
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d009      	beq.n	8007fdc <prvProcessReceivedCommands+0xe8>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	4413      	add	r3, r2
 8007fd0:	69fa      	ldr	r2, [r7, #28]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6a38      	ldr	r0, [r7, #32]
 8007fd6:	f7ff fe55 	bl	8007c84 <prvReloadTimer>
 8007fda:	e008      	b.n	8007fee <prvProcessReceivedCommands+0xfa>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007fe2:	f023 0301 	bic.w	r3, r3, #1
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	6a3b      	ldr	r3, [r7, #32]
 8007fea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	6a1b      	ldr	r3, [r3, #32]
 8007ff2:	6a38      	ldr	r0, [r7, #32]
 8007ff4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8007ff6:	e044      	b.n	8008082 <prvProcessReceivedCommands+0x18e>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007ff8:	6a3b      	ldr	r3, [r7, #32]
 8007ffa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ffe:	f023 0301 	bic.w	r3, r3, #1
 8008002:	b2da      	uxtb	r2, r3
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800800a:	e03a      	b.n	8008082 <prvProcessReceivedCommands+0x18e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008012:	f043 0301 	orr.w	r3, r3, #1
 8008016:	b2da      	uxtb	r2, r3
 8008018:	6a3b      	ldr	r3, [r7, #32]
 800801a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008024:	6a3b      	ldr	r3, [r7, #32]
 8008026:	699b      	ldr	r3, [r3, #24]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10a      	bne.n	8008042 <prvProcessReceivedCommands+0x14e>
        __asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	617b      	str	r3, [r7, #20]
    }
 800803e:	bf00      	nop
 8008040:	e7fe      	b.n	8008040 <prvProcessReceivedCommands+0x14c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008042:	6a3b      	ldr	r3, [r7, #32]
 8008044:	699a      	ldr	r2, [r3, #24]
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	18d1      	adds	r1, r2, r3
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	69fa      	ldr	r2, [r7, #28]
 800804e:	6a38      	ldr	r0, [r7, #32]
 8008050:	f7ff ff0e 	bl	8007e70 <prvInsertTimerInActiveList>
                        break;
 8008054:	e015      	b.n	8008082 <prvProcessReceivedCommands+0x18e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b00      	cmp	r3, #0
 8008062:	d103      	bne.n	800806c <prvProcessReceivedCommands+0x178>
                            {
                                vPortFree( pxTimer );
 8008064:	6a38      	ldr	r0, [r7, #32]
 8008066:	f000 fb93 	bl	8008790 <vPortFree>
 800806a:	e00a      	b.n	8008082 <prvProcessReceivedCommands+0x18e>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800806c:	6a3b      	ldr	r3, [r7, #32]
 800806e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008072:	f023 0301 	bic.w	r3, r3, #1
 8008076:	b2da      	uxtb	r2, r3
 8008078:	6a3b      	ldr	r3, [r7, #32]
 800807a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800807e:	e000      	b.n	8008082 <prvProcessReceivedCommands+0x18e>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8008080:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008082:	4b08      	ldr	r3, [pc, #32]	; (80080a4 <prvProcessReceivedCommands+0x1b0>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	1d39      	adds	r1, r7, #4
 8008088:	2200      	movs	r2, #0
 800808a:	4618      	mov	r0, r3
 800808c:	f7fd ff6a 	bl	8005f64 <xQueueReceive>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	f47f af32 	bne.w	8007efc <prvProcessReceivedCommands+0x8>
        }
    }
 8008098:	bf00      	nop
 800809a:	bf00      	nop
 800809c:	3728      	adds	r7, #40	; 0x28
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
 80080a2:	bf00      	nop
 80080a4:	20001c80 	.word	0x20001c80

080080a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080ae:	e009      	b.n	80080c4 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080b0:	4b0e      	ldr	r3, [pc, #56]	; (80080ec <prvSwitchTimerLists+0x44>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80080ba:	f04f 31ff 	mov.w	r1, #4294967295
 80080be:	6838      	ldr	r0, [r7, #0]
 80080c0:	f7ff fe02 	bl	8007cc8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080c4:	4b09      	ldr	r3, [pc, #36]	; (80080ec <prvSwitchTimerLists+0x44>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1f0      	bne.n	80080b0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80080ce:	4b07      	ldr	r3, [pc, #28]	; (80080ec <prvSwitchTimerLists+0x44>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80080d4:	4b06      	ldr	r3, [pc, #24]	; (80080f0 <prvSwitchTimerLists+0x48>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a04      	ldr	r2, [pc, #16]	; (80080ec <prvSwitchTimerLists+0x44>)
 80080da:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80080dc:	4a04      	ldr	r2, [pc, #16]	; (80080f0 <prvSwitchTimerLists+0x48>)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6013      	str	r3, [r2, #0]
    }
 80080e2:	bf00      	nop
 80080e4:	3708      	adds	r7, #8
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20001c78 	.word	0x20001c78
 80080f0:	20001c7c 	.word	0x20001c7c

080080f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80080fa:	f000 f96d 	bl	80083d8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80080fe:	4b15      	ldr	r3, [pc, #84]	; (8008154 <prvCheckForValidListAndQueue+0x60>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d120      	bne.n	8008148 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8008106:	4814      	ldr	r0, [pc, #80]	; (8008158 <prvCheckForValidListAndQueue+0x64>)
 8008108:	f7fd fad2 	bl	80056b0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800810c:	4813      	ldr	r0, [pc, #76]	; (800815c <prvCheckForValidListAndQueue+0x68>)
 800810e:	f7fd facf 	bl	80056b0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008112:	4b13      	ldr	r3, [pc, #76]	; (8008160 <prvCheckForValidListAndQueue+0x6c>)
 8008114:	4a10      	ldr	r2, [pc, #64]	; (8008158 <prvCheckForValidListAndQueue+0x64>)
 8008116:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008118:	4b12      	ldr	r3, [pc, #72]	; (8008164 <prvCheckForValidListAndQueue+0x70>)
 800811a:	4a10      	ldr	r2, [pc, #64]	; (800815c <prvCheckForValidListAndQueue+0x68>)
 800811c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800811e:	2300      	movs	r3, #0
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	4b11      	ldr	r3, [pc, #68]	; (8008168 <prvCheckForValidListAndQueue+0x74>)
 8008124:	4a11      	ldr	r2, [pc, #68]	; (800816c <prvCheckForValidListAndQueue+0x78>)
 8008126:	2110      	movs	r1, #16
 8008128:	200a      	movs	r0, #10
 800812a:	f7fd fbe1 	bl	80058f0 <xQueueGenericCreateStatic>
 800812e:	4603      	mov	r3, r0
 8008130:	4a08      	ldr	r2, [pc, #32]	; (8008154 <prvCheckForValidListAndQueue+0x60>)
 8008132:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8008134:	4b07      	ldr	r3, [pc, #28]	; (8008154 <prvCheckForValidListAndQueue+0x60>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d005      	beq.n	8008148 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800813c:	4b05      	ldr	r3, [pc, #20]	; (8008154 <prvCheckForValidListAndQueue+0x60>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	490b      	ldr	r1, [pc, #44]	; (8008170 <prvCheckForValidListAndQueue+0x7c>)
 8008142:	4618      	mov	r0, r3
 8008144:	f7fe faac 	bl	80066a0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008148:	f000 f976 	bl	8008438 <vPortExitCritical>
    }
 800814c:	bf00      	nop
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	20001c80 	.word	0x20001c80
 8008158:	20001c50 	.word	0x20001c50
 800815c:	20001c64 	.word	0x20001c64
 8008160:	20001c78 	.word	0x20001c78
 8008164:	20001c7c 	.word	0x20001c7c
 8008168:	20001d2c 	.word	0x20001d2c
 800816c:	20001c8c 	.word	0x20001c8c
 8008170:	080139ec 	.word	0x080139ec

08008174 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	3b04      	subs	r3, #4
 8008184:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800818c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	3b04      	subs	r3, #4
 8008192:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	f023 0201 	bic.w	r2, r3, #1
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3b04      	subs	r3, #4
 80081a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80081a4:	4a0c      	ldr	r2, [pc, #48]	; (80081d8 <pxPortInitialiseStack+0x64>)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3b14      	subs	r3, #20
 80081ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3b04      	subs	r3, #4
 80081ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f06f 0202 	mvn.w	r2, #2
 80081c2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	3b20      	subs	r3, #32
 80081c8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80081ca:	68fb      	ldr	r3, [r7, #12]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3714      	adds	r7, #20
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr
 80081d8:	080081dd 	.word	0x080081dd

080081dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80081e6:	4b12      	ldr	r3, [pc, #72]	; (8008230 <prvTaskExitError+0x54>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ee:	d00a      	beq.n	8008206 <prvTaskExitError+0x2a>
        __asm volatile
 80081f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f4:	f383 8811 	msr	BASEPRI, r3
 80081f8:	f3bf 8f6f 	isb	sy
 80081fc:	f3bf 8f4f 	dsb	sy
 8008200:	60fb      	str	r3, [r7, #12]
    }
 8008202:	bf00      	nop
 8008204:	e7fe      	b.n	8008204 <prvTaskExitError+0x28>
        __asm volatile
 8008206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820a:	f383 8811 	msr	BASEPRI, r3
 800820e:	f3bf 8f6f 	isb	sy
 8008212:	f3bf 8f4f 	dsb	sy
 8008216:	60bb      	str	r3, [r7, #8]
    }
 8008218:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800821a:	bf00      	nop
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d0fc      	beq.n	800821c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	2000043c 	.word	0x2000043c
	...

08008240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008240:	4b07      	ldr	r3, [pc, #28]	; (8008260 <pxCurrentTCBConst2>)
 8008242:	6819      	ldr	r1, [r3, #0]
 8008244:	6808      	ldr	r0, [r1, #0]
 8008246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824a:	f380 8809 	msr	PSP, r0
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f04f 0000 	mov.w	r0, #0
 8008256:	f380 8811 	msr	BASEPRI, r0
 800825a:	4770      	bx	lr
 800825c:	f3af 8000 	nop.w

08008260 <pxCurrentTCBConst2>:
 8008260:	20001750 	.word	0x20001750
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop

08008268 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008268:	4808      	ldr	r0, [pc, #32]	; (800828c <prvPortStartFirstTask+0x24>)
 800826a:	6800      	ldr	r0, [r0, #0]
 800826c:	6800      	ldr	r0, [r0, #0]
 800826e:	f380 8808 	msr	MSP, r0
 8008272:	f04f 0000 	mov.w	r0, #0
 8008276:	f380 8814 	msr	CONTROL, r0
 800827a:	b662      	cpsie	i
 800827c:	b661      	cpsie	f
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	df00      	svc	0
 8008288:	bf00      	nop
 800828a:	0000      	.short	0x0000
 800828c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8008290:	bf00      	nop
 8008292:	bf00      	nop

08008294 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800829a:	4b46      	ldr	r3, [pc, #280]	; (80083b4 <xPortStartScheduler+0x120>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a46      	ldr	r2, [pc, #280]	; (80083b8 <xPortStartScheduler+0x124>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d10a      	bne.n	80082ba <xPortStartScheduler+0x26>
        __asm volatile
 80082a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a8:	f383 8811 	msr	BASEPRI, r3
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	613b      	str	r3, [r7, #16]
    }
 80082b6:	bf00      	nop
 80082b8:	e7fe      	b.n	80082b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80082ba:	4b3e      	ldr	r3, [pc, #248]	; (80083b4 <xPortStartScheduler+0x120>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a3f      	ldr	r2, [pc, #252]	; (80083bc <xPortStartScheduler+0x128>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d10a      	bne.n	80082da <xPortStartScheduler+0x46>
        __asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	60fb      	str	r3, [r7, #12]
    }
 80082d6:	bf00      	nop
 80082d8:	e7fe      	b.n	80082d8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80082da:	4b39      	ldr	r3, [pc, #228]	; (80083c0 <xPortStartScheduler+0x12c>)
 80082dc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	22ff      	movs	r2, #255	; 0xff
 80082ea:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80082f4:	78fb      	ldrb	r3, [r7, #3]
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80082fc:	b2da      	uxtb	r2, r3
 80082fe:	4b31      	ldr	r3, [pc, #196]	; (80083c4 <xPortStartScheduler+0x130>)
 8008300:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008302:	4b31      	ldr	r3, [pc, #196]	; (80083c8 <xPortStartScheduler+0x134>)
 8008304:	2207      	movs	r2, #7
 8008306:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008308:	e009      	b.n	800831e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800830a:	4b2f      	ldr	r3, [pc, #188]	; (80083c8 <xPortStartScheduler+0x134>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3b01      	subs	r3, #1
 8008310:	4a2d      	ldr	r2, [pc, #180]	; (80083c8 <xPortStartScheduler+0x134>)
 8008312:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	b2db      	uxtb	r3, r3
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	b2db      	uxtb	r3, r3
 800831c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800831e:	78fb      	ldrb	r3, [r7, #3]
 8008320:	b2db      	uxtb	r3, r3
 8008322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008326:	2b80      	cmp	r3, #128	; 0x80
 8008328:	d0ef      	beq.n	800830a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800832a:	4b27      	ldr	r3, [pc, #156]	; (80083c8 <xPortStartScheduler+0x134>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f1c3 0307 	rsb	r3, r3, #7
 8008332:	2b04      	cmp	r3, #4
 8008334:	d00a      	beq.n	800834c <xPortStartScheduler+0xb8>
        __asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60bb      	str	r3, [r7, #8]
    }
 8008348:	bf00      	nop
 800834a:	e7fe      	b.n	800834a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800834c:	4b1e      	ldr	r3, [pc, #120]	; (80083c8 <xPortStartScheduler+0x134>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	021b      	lsls	r3, r3, #8
 8008352:	4a1d      	ldr	r2, [pc, #116]	; (80083c8 <xPortStartScheduler+0x134>)
 8008354:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008356:	4b1c      	ldr	r3, [pc, #112]	; (80083c8 <xPortStartScheduler+0x134>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800835e:	4a1a      	ldr	r2, [pc, #104]	; (80083c8 <xPortStartScheduler+0x134>)
 8008360:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	b2da      	uxtb	r2, r3
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800836a:	4b18      	ldr	r3, [pc, #96]	; (80083cc <xPortStartScheduler+0x138>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a17      	ldr	r2, [pc, #92]	; (80083cc <xPortStartScheduler+0x138>)
 8008370:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008374:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008376:	4b15      	ldr	r3, [pc, #84]	; (80083cc <xPortStartScheduler+0x138>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a14      	ldr	r2, [pc, #80]	; (80083cc <xPortStartScheduler+0x138>)
 800837c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008380:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008382:	f000 f8db 	bl	800853c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008386:	4b12      	ldr	r3, [pc, #72]	; (80083d0 <xPortStartScheduler+0x13c>)
 8008388:	2200      	movs	r2, #0
 800838a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800838c:	f000 f8fa 	bl	8008584 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008390:	4b10      	ldr	r3, [pc, #64]	; (80083d4 <xPortStartScheduler+0x140>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a0f      	ldr	r2, [pc, #60]	; (80083d4 <xPortStartScheduler+0x140>)
 8008396:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800839a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800839c:	f7ff ff64 	bl	8008268 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80083a0:	f7fe feae 	bl	8007100 <vTaskSwitchContext>
    prvTaskExitError();
 80083a4:	f7ff ff1a 	bl	80081dc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	e000ed00 	.word	0xe000ed00
 80083b8:	410fc271 	.word	0x410fc271
 80083bc:	410fc270 	.word	0x410fc270
 80083c0:	e000e400 	.word	0xe000e400
 80083c4:	20001d7c 	.word	0x20001d7c
 80083c8:	20001d80 	.word	0x20001d80
 80083cc:	e000ed20 	.word	0xe000ed20
 80083d0:	2000043c 	.word	0x2000043c
 80083d4:	e000ef34 	.word	0xe000ef34

080083d8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
        __asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	607b      	str	r3, [r7, #4]
    }
 80083f0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80083f2:	4b0f      	ldr	r3, [pc, #60]	; (8008430 <vPortEnterCritical+0x58>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3301      	adds	r3, #1
 80083f8:	4a0d      	ldr	r2, [pc, #52]	; (8008430 <vPortEnterCritical+0x58>)
 80083fa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80083fc:	4b0c      	ldr	r3, [pc, #48]	; (8008430 <vPortEnterCritical+0x58>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d10f      	bne.n	8008424 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008404:	4b0b      	ldr	r3, [pc, #44]	; (8008434 <vPortEnterCritical+0x5c>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00a      	beq.n	8008424 <vPortEnterCritical+0x4c>
        __asm volatile
 800840e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008412:	f383 8811 	msr	BASEPRI, r3
 8008416:	f3bf 8f6f 	isb	sy
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	603b      	str	r3, [r7, #0]
    }
 8008420:	bf00      	nop
 8008422:	e7fe      	b.n	8008422 <vPortEnterCritical+0x4a>
    }
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	2000043c 	.word	0x2000043c
 8008434:	e000ed04 	.word	0xe000ed04

08008438 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800843e:	4b12      	ldr	r3, [pc, #72]	; (8008488 <vPortExitCritical+0x50>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d10a      	bne.n	800845c <vPortExitCritical+0x24>
        __asm volatile
 8008446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	607b      	str	r3, [r7, #4]
    }
 8008458:	bf00      	nop
 800845a:	e7fe      	b.n	800845a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800845c:	4b0a      	ldr	r3, [pc, #40]	; (8008488 <vPortExitCritical+0x50>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3b01      	subs	r3, #1
 8008462:	4a09      	ldr	r2, [pc, #36]	; (8008488 <vPortExitCritical+0x50>)
 8008464:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008466:	4b08      	ldr	r3, [pc, #32]	; (8008488 <vPortExitCritical+0x50>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d105      	bne.n	800847a <vPortExitCritical+0x42>
 800846e:	2300      	movs	r3, #0
 8008470:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	f383 8811 	msr	BASEPRI, r3
    }
 8008478:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800847a:	bf00      	nop
 800847c:	370c      	adds	r7, #12
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	2000043c 	.word	0x2000043c
 800848c:	00000000 	.word	0x00000000

08008490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008490:	f3ef 8009 	mrs	r0, PSP
 8008494:	f3bf 8f6f 	isb	sy
 8008498:	4b15      	ldr	r3, [pc, #84]	; (80084f0 <pxCurrentTCBConst>)
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	f01e 0f10 	tst.w	lr, #16
 80084a0:	bf08      	it	eq
 80084a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084aa:	6010      	str	r0, [r2, #0]
 80084ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80084b4:	f380 8811 	msr	BASEPRI, r0
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	f7fe fe1e 	bl	8007100 <vTaskSwitchContext>
 80084c4:	f04f 0000 	mov.w	r0, #0
 80084c8:	f380 8811 	msr	BASEPRI, r0
 80084cc:	bc09      	pop	{r0, r3}
 80084ce:	6819      	ldr	r1, [r3, #0]
 80084d0:	6808      	ldr	r0, [r1, #0]
 80084d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d6:	f01e 0f10 	tst.w	lr, #16
 80084da:	bf08      	it	eq
 80084dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80084e0:	f380 8809 	msr	PSP, r0
 80084e4:	f3bf 8f6f 	isb	sy
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	f3af 8000 	nop.w

080084f0 <pxCurrentTCBConst>:
 80084f0:	20001750 	.word	0x20001750
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop

080084f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
        __asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	607b      	str	r3, [r7, #4]
    }
 8008510:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008512:	f7fe fcdd 	bl	8006ed0 <xTaskIncrementTick>
 8008516:	4603      	mov	r3, r0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <xPortSysTickHandler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800851c:	4b06      	ldr	r3, [pc, #24]	; (8008538 <xPortSysTickHandler+0x40>)
 800851e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008522:	601a      	str	r2, [r3, #0]
 8008524:	2300      	movs	r3, #0
 8008526:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	f383 8811 	msr	BASEPRI, r3
    }
 800852e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	e000ed04 	.word	0xe000ed04

0800853c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800853c:	b480      	push	{r7}
 800853e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008540:	4b0b      	ldr	r3, [pc, #44]	; (8008570 <vPortSetupTimerInterrupt+0x34>)
 8008542:	2200      	movs	r2, #0
 8008544:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008546:	4b0b      	ldr	r3, [pc, #44]	; (8008574 <vPortSetupTimerInterrupt+0x38>)
 8008548:	2200      	movs	r2, #0
 800854a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800854c:	4b0a      	ldr	r3, [pc, #40]	; (8008578 <vPortSetupTimerInterrupt+0x3c>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a0a      	ldr	r2, [pc, #40]	; (800857c <vPortSetupTimerInterrupt+0x40>)
 8008552:	fba2 2303 	umull	r2, r3, r2, r3
 8008556:	099b      	lsrs	r3, r3, #6
 8008558:	4a09      	ldr	r2, [pc, #36]	; (8008580 <vPortSetupTimerInterrupt+0x44>)
 800855a:	3b01      	subs	r3, #1
 800855c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800855e:	4b04      	ldr	r3, [pc, #16]	; (8008570 <vPortSetupTimerInterrupt+0x34>)
 8008560:	2207      	movs	r2, #7
 8008562:	601a      	str	r2, [r3, #0]
}
 8008564:	bf00      	nop
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	e000e010 	.word	0xe000e010
 8008574:	e000e018 	.word	0xe000e018
 8008578:	20000434 	.word	0x20000434
 800857c:	10624dd3 	.word	0x10624dd3
 8008580:	e000e014 	.word	0xe000e014

08008584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008584:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008594 <vPortEnableVFP+0x10>
 8008588:	6801      	ldr	r1, [r0, #0]
 800858a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800858e:	6001      	str	r1, [r0, #0]
 8008590:	4770      	bx	lr
 8008592:	0000      	.short	0x0000
 8008594:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8008598:	bf00      	nop
 800859a:	bf00      	nop

0800859c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80085a2:	f3ef 8305 	mrs	r3, IPSR
 80085a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2b0f      	cmp	r3, #15
 80085ac:	d914      	bls.n	80085d8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085ae:	4a17      	ldr	r2, [pc, #92]	; (800860c <vPortValidateInterruptPriority+0x70>)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	4413      	add	r3, r2
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085b8:	4b15      	ldr	r3, [pc, #84]	; (8008610 <vPortValidateInterruptPriority+0x74>)
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	7afa      	ldrb	r2, [r7, #11]
 80085be:	429a      	cmp	r2, r3
 80085c0:	d20a      	bcs.n	80085d8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80085c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	607b      	str	r3, [r7, #4]
    }
 80085d4:	bf00      	nop
 80085d6:	e7fe      	b.n	80085d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085d8:	4b0e      	ldr	r3, [pc, #56]	; (8008614 <vPortValidateInterruptPriority+0x78>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80085e0:	4b0d      	ldr	r3, [pc, #52]	; (8008618 <vPortValidateInterruptPriority+0x7c>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d90a      	bls.n	80085fe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	603b      	str	r3, [r7, #0]
    }
 80085fa:	bf00      	nop
 80085fc:	e7fe      	b.n	80085fc <vPortValidateInterruptPriority+0x60>
    }
 80085fe:	bf00      	nop
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	e000e3f0 	.word	0xe000e3f0
 8008610:	20001d7c 	.word	0x20001d7c
 8008614:	e000ed0c 	.word	0xe000ed0c
 8008618:	20001d80 	.word	0x20001d80

0800861c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b08a      	sub	sp, #40	; 0x28
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008624:	2300      	movs	r3, #0
 8008626:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8008628:	f7fe fb2c 	bl	8006c84 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800862c:	4b53      	ldr	r3, [pc, #332]	; (800877c <pvPortMalloc+0x160>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8008634:	f000 f908 	bl	8008848 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d012      	beq.n	8008664 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800863e:	2208      	movs	r2, #8
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f003 0307 	and.w	r3, r3, #7
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	3308      	adds	r3, #8
 800864a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	43db      	mvns	r3, r3
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	429a      	cmp	r2, r3
 8008654:	d804      	bhi.n	8008660 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	4413      	add	r3, r2
 800865c:	607b      	str	r3, [r7, #4]
 800865e:	e001      	b.n	8008664 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8008660:	2300      	movs	r3, #0
 8008662:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	db70      	blt.n	800874c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d06d      	beq.n	800874c <pvPortMalloc+0x130>
 8008670:	4b43      	ldr	r3, [pc, #268]	; (8008780 <pvPortMalloc+0x164>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	429a      	cmp	r2, r3
 8008678:	d868      	bhi.n	800874c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800867a:	4b42      	ldr	r3, [pc, #264]	; (8008784 <pvPortMalloc+0x168>)
 800867c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800867e:	4b41      	ldr	r3, [pc, #260]	; (8008784 <pvPortMalloc+0x168>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008684:	e004      	b.n	8008690 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8008686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008688:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800868a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	429a      	cmp	r2, r3
 8008698:	d903      	bls.n	80086a2 <pvPortMalloc+0x86>
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1f1      	bne.n	8008686 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80086a2:	4b36      	ldr	r3, [pc, #216]	; (800877c <pvPortMalloc+0x160>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d04f      	beq.n	800874c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086ac:	6a3b      	ldr	r3, [r7, #32]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2208      	movs	r2, #8
 80086b2:	4413      	add	r3, r2
 80086b4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80086be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c0:	685a      	ldr	r2, [r3, #4]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	1ad2      	subs	r2, r2, r3
 80086c6:	2308      	movs	r3, #8
 80086c8:	005b      	lsls	r3, r3, #1
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d91f      	bls.n	800870e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4413      	add	r3, r2
 80086d4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	f003 0307 	and.w	r3, r3, #7
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00a      	beq.n	80086f6 <pvPortMalloc+0xda>
        __asm volatile
 80086e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	613b      	str	r3, [r7, #16]
    }
 80086f2:	bf00      	nop
 80086f4:	e7fe      	b.n	80086f4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80086f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	1ad2      	subs	r2, r2, r3
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008708:	6978      	ldr	r0, [r7, #20]
 800870a:	f000 f8f9 	bl	8008900 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800870e:	4b1c      	ldr	r3, [pc, #112]	; (8008780 <pvPortMalloc+0x164>)
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	1ad3      	subs	r3, r2, r3
 8008718:	4a19      	ldr	r2, [pc, #100]	; (8008780 <pvPortMalloc+0x164>)
 800871a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800871c:	4b18      	ldr	r3, [pc, #96]	; (8008780 <pvPortMalloc+0x164>)
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	4b19      	ldr	r3, [pc, #100]	; (8008788 <pvPortMalloc+0x16c>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	429a      	cmp	r2, r3
 8008726:	d203      	bcs.n	8008730 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008728:	4b15      	ldr	r3, [pc, #84]	; (8008780 <pvPortMalloc+0x164>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a16      	ldr	r2, [pc, #88]	; (8008788 <pvPortMalloc+0x16c>)
 800872e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8008730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800873c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008742:	4b12      	ldr	r3, [pc, #72]	; (800878c <pvPortMalloc+0x170>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3301      	adds	r3, #1
 8008748:	4a10      	ldr	r2, [pc, #64]	; (800878c <pvPortMalloc+0x170>)
 800874a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800874c:	f7fe faa8 	bl	8006ca0 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	f003 0307 	and.w	r3, r3, #7
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00a      	beq.n	8008770 <pvPortMalloc+0x154>
        __asm volatile
 800875a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875e:	f383 8811 	msr	BASEPRI, r3
 8008762:	f3bf 8f6f 	isb	sy
 8008766:	f3bf 8f4f 	dsb	sy
 800876a:	60fb      	str	r3, [r7, #12]
    }
 800876c:	bf00      	nop
 800876e:	e7fe      	b.n	800876e <pvPortMalloc+0x152>
    return pvReturn;
 8008770:	69fb      	ldr	r3, [r7, #28]
}
 8008772:	4618      	mov	r0, r3
 8008774:	3728      	adds	r7, #40	; 0x28
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	2000598c 	.word	0x2000598c
 8008780:	20005990 	.word	0x20005990
 8008784:	20005984 	.word	0x20005984
 8008788:	20005994 	.word	0x20005994
 800878c:	20005998 	.word	0x20005998

08008790 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b086      	sub	sp, #24
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d049      	beq.n	8008836 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80087a2:	2308      	movs	r3, #8
 80087a4:	425b      	negs	r3, r3
 80087a6:	697a      	ldr	r2, [r7, #20]
 80087a8:	4413      	add	r3, r2
 80087aa:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	db0a      	blt.n	80087ce <vPortFree+0x3e>
        __asm volatile
 80087b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087bc:	f383 8811 	msr	BASEPRI, r3
 80087c0:	f3bf 8f6f 	isb	sy
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	60fb      	str	r3, [r7, #12]
    }
 80087ca:	bf00      	nop
 80087cc:	e7fe      	b.n	80087cc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00a      	beq.n	80087ec <vPortFree+0x5c>
        __asm volatile
 80087d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087da:	f383 8811 	msr	BASEPRI, r3
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	f3bf 8f4f 	dsb	sy
 80087e6:	60bb      	str	r3, [r7, #8]
    }
 80087e8:	bf00      	nop
 80087ea:	e7fe      	b.n	80087ea <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	0fdb      	lsrs	r3, r3, #31
 80087f2:	f003 0301 	and.w	r3, r3, #1
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d01c      	beq.n	8008836 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d118      	bne.n	8008836 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8008810:	f7fe fa38 	bl	8006c84 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	4b09      	ldr	r3, [pc, #36]	; (8008840 <vPortFree+0xb0>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4413      	add	r3, r2
 800881e:	4a08      	ldr	r2, [pc, #32]	; (8008840 <vPortFree+0xb0>)
 8008820:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008822:	6938      	ldr	r0, [r7, #16]
 8008824:	f000 f86c 	bl	8008900 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8008828:	4b06      	ldr	r3, [pc, #24]	; (8008844 <vPortFree+0xb4>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	3301      	adds	r3, #1
 800882e:	4a05      	ldr	r2, [pc, #20]	; (8008844 <vPortFree+0xb4>)
 8008830:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008832:	f7fe fa35 	bl	8006ca0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008836:	bf00      	nop
 8008838:	3718      	adds	r7, #24
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	20005990 	.word	0x20005990
 8008844:	2000599c 	.word	0x2000599c

08008848 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800884e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008852:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008854:	4b25      	ldr	r3, [pc, #148]	; (80088ec <prvHeapInit+0xa4>)
 8008856:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f003 0307 	and.w	r3, r3, #7
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00c      	beq.n	800887c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	3307      	adds	r3, #7
 8008866:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f023 0307 	bic.w	r3, r3, #7
 800886e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	4a1d      	ldr	r2, [pc, #116]	; (80088ec <prvHeapInit+0xa4>)
 8008878:	4413      	add	r3, r2
 800887a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008880:	4a1b      	ldr	r2, [pc, #108]	; (80088f0 <prvHeapInit+0xa8>)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8008886:	4b1a      	ldr	r3, [pc, #104]	; (80088f0 <prvHeapInit+0xa8>)
 8008888:	2200      	movs	r2, #0
 800888a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	4413      	add	r3, r2
 8008892:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8008894:	2208      	movs	r2, #8
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	1a9b      	subs	r3, r3, r2
 800889a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f023 0307 	bic.w	r3, r3, #7
 80088a2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4a13      	ldr	r2, [pc, #76]	; (80088f4 <prvHeapInit+0xac>)
 80088a8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80088aa:	4b12      	ldr	r3, [pc, #72]	; (80088f4 <prvHeapInit+0xac>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2200      	movs	r2, #0
 80088b0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80088b2:	4b10      	ldr	r3, [pc, #64]	; (80088f4 <prvHeapInit+0xac>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2200      	movs	r2, #0
 80088b8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	1ad2      	subs	r2, r2, r3
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80088c8:	4b0a      	ldr	r3, [pc, #40]	; (80088f4 <prvHeapInit+0xac>)
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	4a08      	ldr	r2, [pc, #32]	; (80088f8 <prvHeapInit+0xb0>)
 80088d6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	4a07      	ldr	r2, [pc, #28]	; (80088fc <prvHeapInit+0xb4>)
 80088de:	6013      	str	r3, [r2, #0]
}
 80088e0:	bf00      	nop
 80088e2:	3714      	adds	r7, #20
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr
 80088ec:	20001d84 	.word	0x20001d84
 80088f0:	20005984 	.word	0x20005984
 80088f4:	2000598c 	.word	0x2000598c
 80088f8:	20005994 	.word	0x20005994
 80088fc:	20005990 	.word	0x20005990

08008900 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008908:	4b28      	ldr	r3, [pc, #160]	; (80089ac <prvInsertBlockIntoFreeList+0xac>)
 800890a:	60fb      	str	r3, [r7, #12]
 800890c:	e002      	b.n	8008914 <prvInsertBlockIntoFreeList+0x14>
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	60fb      	str	r3, [r7, #12]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	429a      	cmp	r2, r3
 800891c:	d8f7      	bhi.n	800890e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	68ba      	ldr	r2, [r7, #8]
 8008928:	4413      	add	r3, r2
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	429a      	cmp	r2, r3
 800892e:	d108      	bne.n	8008942 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	685a      	ldr	r2, [r3, #4]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	441a      	add	r2, r3
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	441a      	add	r2, r3
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	429a      	cmp	r2, r3
 8008954:	d118      	bne.n	8008988 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	4b15      	ldr	r3, [pc, #84]	; (80089b0 <prvInsertBlockIntoFreeList+0xb0>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	429a      	cmp	r2, r3
 8008960:	d00d      	beq.n	800897e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	685a      	ldr	r2, [r3, #4]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	441a      	add	r2, r3
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	e008      	b.n	8008990 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800897e:	4b0c      	ldr	r3, [pc, #48]	; (80089b0 <prvInsertBlockIntoFreeList+0xb0>)
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	601a      	str	r2, [r3, #0]
 8008986:	e003      	b.n	8008990 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	429a      	cmp	r2, r3
 8008996:	d002      	beq.n	800899e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800899e:	bf00      	nop
 80089a0:	3714      	adds	r7, #20
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr
 80089aa:	bf00      	nop
 80089ac:	20005984 	.word	0x20005984
 80089b0:	2000598c 	.word	0x2000598c

080089b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80089b8:	4b0e      	ldr	r3, [pc, #56]	; (80089f4 <HAL_Init+0x40>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a0d      	ldr	r2, [pc, #52]	; (80089f4 <HAL_Init+0x40>)
 80089be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80089c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80089c4:	4b0b      	ldr	r3, [pc, #44]	; (80089f4 <HAL_Init+0x40>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a0a      	ldr	r2, [pc, #40]	; (80089f4 <HAL_Init+0x40>)
 80089ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80089ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80089d0:	4b08      	ldr	r3, [pc, #32]	; (80089f4 <HAL_Init+0x40>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a07      	ldr	r2, [pc, #28]	; (80089f4 <HAL_Init+0x40>)
 80089d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80089dc:	2003      	movs	r0, #3
 80089de:	f000 f92b 	bl	8008c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80089e2:	2000      	movs	r0, #0
 80089e4:	f000 f808 	bl	80089f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80089e8:	f7fb ffee 	bl	80049c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	40023c00 	.word	0x40023c00

080089f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008a00:	4b12      	ldr	r3, [pc, #72]	; (8008a4c <HAL_InitTick+0x54>)
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	4b12      	ldr	r3, [pc, #72]	; (8008a50 <HAL_InitTick+0x58>)
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	4619      	mov	r1, r3
 8008a0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 f943 	bl	8008ca2 <HAL_SYSTICK_Config>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d001      	beq.n	8008a26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	e00e      	b.n	8008a44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2b0f      	cmp	r3, #15
 8008a2a:	d80a      	bhi.n	8008a42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	f04f 30ff 	mov.w	r0, #4294967295
 8008a34:	f000 f90b 	bl	8008c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008a38:	4a06      	ldr	r2, [pc, #24]	; (8008a54 <HAL_InitTick+0x5c>)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e000      	b.n	8008a44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3708      	adds	r7, #8
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	20000434 	.word	0x20000434
 8008a50:	20000444 	.word	0x20000444
 8008a54:	20000440 	.word	0x20000440

08008a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008a5c:	4b06      	ldr	r3, [pc, #24]	; (8008a78 <HAL_IncTick+0x20>)
 8008a5e:	781b      	ldrb	r3, [r3, #0]
 8008a60:	461a      	mov	r2, r3
 8008a62:	4b06      	ldr	r3, [pc, #24]	; (8008a7c <HAL_IncTick+0x24>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4413      	add	r3, r2
 8008a68:	4a04      	ldr	r2, [pc, #16]	; (8008a7c <HAL_IncTick+0x24>)
 8008a6a:	6013      	str	r3, [r2, #0]
}
 8008a6c:	bf00      	nop
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	20000444 	.word	0x20000444
 8008a7c:	200059a0 	.word	0x200059a0

08008a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008a80:	b480      	push	{r7}
 8008a82:	af00      	add	r7, sp, #0
  return uwTick;
 8008a84:	4b03      	ldr	r3, [pc, #12]	; (8008a94 <HAL_GetTick+0x14>)
 8008a86:	681b      	ldr	r3, [r3, #0]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
 8008a92:	bf00      	nop
 8008a94:	200059a0 	.word	0x200059a0

08008a98 <__NVIC_SetPriorityGrouping>:
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f003 0307 	and.w	r3, r3, #7
 8008aa6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008aa8:	4b0c      	ldr	r3, [pc, #48]	; (8008adc <__NVIC_SetPriorityGrouping+0x44>)
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008ab4:	4013      	ands	r3, r2
 8008ab6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008ac0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008aca:	4a04      	ldr	r2, [pc, #16]	; (8008adc <__NVIC_SetPriorityGrouping+0x44>)
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	60d3      	str	r3, [r2, #12]
}
 8008ad0:	bf00      	nop
 8008ad2:	3714      	adds	r7, #20
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr
 8008adc:	e000ed00 	.word	0xe000ed00

08008ae0 <__NVIC_GetPriorityGrouping>:
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008ae4:	4b04      	ldr	r3, [pc, #16]	; (8008af8 <__NVIC_GetPriorityGrouping+0x18>)
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	0a1b      	lsrs	r3, r3, #8
 8008aea:	f003 0307 	and.w	r3, r3, #7
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr
 8008af8:	e000ed00 	.word	0xe000ed00

08008afc <__NVIC_EnableIRQ>:
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	4603      	mov	r3, r0
 8008b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	db0b      	blt.n	8008b26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b0e:	79fb      	ldrb	r3, [r7, #7]
 8008b10:	f003 021f 	and.w	r2, r3, #31
 8008b14:	4907      	ldr	r1, [pc, #28]	; (8008b34 <__NVIC_EnableIRQ+0x38>)
 8008b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b1a:	095b      	lsrs	r3, r3, #5
 8008b1c:	2001      	movs	r0, #1
 8008b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8008b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop
 8008b34:	e000e100 	.word	0xe000e100

08008b38 <__NVIC_SetPriority>:
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	4603      	mov	r3, r0
 8008b40:	6039      	str	r1, [r7, #0]
 8008b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	db0a      	blt.n	8008b62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	490c      	ldr	r1, [pc, #48]	; (8008b84 <__NVIC_SetPriority+0x4c>)
 8008b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b56:	0112      	lsls	r2, r2, #4
 8008b58:	b2d2      	uxtb	r2, r2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008b60:	e00a      	b.n	8008b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	b2da      	uxtb	r2, r3
 8008b66:	4908      	ldr	r1, [pc, #32]	; (8008b88 <__NVIC_SetPriority+0x50>)
 8008b68:	79fb      	ldrb	r3, [r7, #7]
 8008b6a:	f003 030f 	and.w	r3, r3, #15
 8008b6e:	3b04      	subs	r3, #4
 8008b70:	0112      	lsls	r2, r2, #4
 8008b72:	b2d2      	uxtb	r2, r2
 8008b74:	440b      	add	r3, r1
 8008b76:	761a      	strb	r2, [r3, #24]
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr
 8008b84:	e000e100 	.word	0xe000e100
 8008b88:	e000ed00 	.word	0xe000ed00

08008b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b089      	sub	sp, #36	; 0x24
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f003 0307 	and.w	r3, r3, #7
 8008b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008ba0:	69fb      	ldr	r3, [r7, #28]
 8008ba2:	f1c3 0307 	rsb	r3, r3, #7
 8008ba6:	2b04      	cmp	r3, #4
 8008ba8:	bf28      	it	cs
 8008baa:	2304      	movcs	r3, #4
 8008bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	3304      	adds	r3, #4
 8008bb2:	2b06      	cmp	r3, #6
 8008bb4:	d902      	bls.n	8008bbc <NVIC_EncodePriority+0x30>
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	3b03      	subs	r3, #3
 8008bba:	e000      	b.n	8008bbe <NVIC_EncodePriority+0x32>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bca:	43da      	mvns	r2, r3
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	401a      	ands	r2, r3
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	fa01 f303 	lsl.w	r3, r1, r3
 8008bde:	43d9      	mvns	r1, r3
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008be4:	4313      	orrs	r3, r2
         );
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3724      	adds	r7, #36	; 0x24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
	...

08008bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008c04:	d301      	bcc.n	8008c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c06:	2301      	movs	r3, #1
 8008c08:	e00f      	b.n	8008c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008c0a:	4a0a      	ldr	r2, [pc, #40]	; (8008c34 <SysTick_Config+0x40>)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008c12:	210f      	movs	r1, #15
 8008c14:	f04f 30ff 	mov.w	r0, #4294967295
 8008c18:	f7ff ff8e 	bl	8008b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008c1c:	4b05      	ldr	r3, [pc, #20]	; (8008c34 <SysTick_Config+0x40>)
 8008c1e:	2200      	movs	r2, #0
 8008c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008c22:	4b04      	ldr	r3, [pc, #16]	; (8008c34 <SysTick_Config+0x40>)
 8008c24:	2207      	movs	r2, #7
 8008c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008c28:	2300      	movs	r3, #0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	e000e010 	.word	0xe000e010

08008c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b082      	sub	sp, #8
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f7ff ff29 	bl	8008a98 <__NVIC_SetPriorityGrouping>
}
 8008c46:	bf00      	nop
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b086      	sub	sp, #24
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	4603      	mov	r3, r0
 8008c56:	60b9      	str	r1, [r7, #8]
 8008c58:	607a      	str	r2, [r7, #4]
 8008c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008c60:	f7ff ff3e 	bl	8008ae0 <__NVIC_GetPriorityGrouping>
 8008c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	68b9      	ldr	r1, [r7, #8]
 8008c6a:	6978      	ldr	r0, [r7, #20]
 8008c6c:	f7ff ff8e 	bl	8008b8c <NVIC_EncodePriority>
 8008c70:	4602      	mov	r2, r0
 8008c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c76:	4611      	mov	r1, r2
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7ff ff5d 	bl	8008b38 <__NVIC_SetPriority>
}
 8008c7e:	bf00      	nop
 8008c80:	3718      	adds	r7, #24
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}

08008c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008c86:	b580      	push	{r7, lr}
 8008c88:	b082      	sub	sp, #8
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7ff ff31 	bl	8008afc <__NVIC_EnableIRQ>
}
 8008c9a:	bf00      	nop
 8008c9c:	3708      	adds	r7, #8
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b082      	sub	sp, #8
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f7ff ffa2 	bl	8008bf4 <SysTick_Config>
 8008cb0:	4603      	mov	r3, r0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b082      	sub	sp, #8
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d101      	bne.n	8008ccc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e00e      	b.n	8008cea <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	795b      	ldrb	r3, [r3, #5]
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d105      	bne.n	8008ce2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7fb ffdf 	bl	8004ca0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008ce8:	2300      	movs	r3, #0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
	...

08008cf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008d00:	f7ff febe 	bl	8008a80 <HAL_GetTick>
 8008d04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d101      	bne.n	8008d10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e099      	b.n	8008e44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2202      	movs	r2, #2
 8008d14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f022 0201 	bic.w	r2, r2, #1
 8008d2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008d30:	e00f      	b.n	8008d52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008d32:	f7ff fea5 	bl	8008a80 <HAL_GetTick>
 8008d36:	4602      	mov	r2, r0
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	1ad3      	subs	r3, r2, r3
 8008d3c:	2b05      	cmp	r3, #5
 8008d3e:	d908      	bls.n	8008d52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2220      	movs	r2, #32
 8008d44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2203      	movs	r2, #3
 8008d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008d4e:	2303      	movs	r3, #3
 8008d50:	e078      	b.n	8008e44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 0301 	and.w	r3, r3, #1
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d1e8      	bne.n	8008d32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	4b38      	ldr	r3, [pc, #224]	; (8008e4c <HAL_DMA_Init+0x158>)
 8008d6c:	4013      	ands	r3, r2
 8008d6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685a      	ldr	r2, [r3, #4]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008d8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	699b      	ldr	r3, [r3, #24]
 8008d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008d96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6a1b      	ldr	r3, [r3, #32]
 8008d9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da8:	2b04      	cmp	r3, #4
 8008daa:	d107      	bne.n	8008dbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db4:	4313      	orrs	r3, r2
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	697a      	ldr	r2, [r7, #20]
 8008dc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	f023 0307 	bic.w	r3, r3, #7
 8008dd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dd8:	697a      	ldr	r2, [r7, #20]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008de2:	2b04      	cmp	r3, #4
 8008de4:	d117      	bne.n	8008e16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dea:	697a      	ldr	r2, [r7, #20]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d00e      	beq.n	8008e16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fb01 	bl	8009400 <DMA_CheckFifoParam>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d008      	beq.n	8008e16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2240      	movs	r2, #64	; 0x40
 8008e08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8008e12:	2301      	movs	r3, #1
 8008e14:	e016      	b.n	8008e44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 fab8 	bl	8009394 <DMA_CalcBaseAndBitshift>
 8008e24:	4603      	mov	r3, r0
 8008e26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e2c:	223f      	movs	r2, #63	; 0x3f
 8008e2e:	409a      	lsls	r2, r3
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3718      	adds	r7, #24
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}
 8008e4c:	f010803f 	.word	0xf010803f

08008e50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
 8008e5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d101      	bne.n	8008e76 <HAL_DMA_Start_IT+0x26>
 8008e72:	2302      	movs	r3, #2
 8008e74:	e040      	b.n	8008ef8 <HAL_DMA_Start_IT+0xa8>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d12f      	bne.n	8008eea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2202      	movs	r2, #2
 8008e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2200      	movs	r2, #0
 8008e96:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	68b9      	ldr	r1, [r7, #8]
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	f000 fa4a 	bl	8009338 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ea8:	223f      	movs	r2, #63	; 0x3f
 8008eaa:	409a      	lsls	r2, r3
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f042 0216 	orr.w	r2, r2, #22
 8008ebe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d007      	beq.n	8008ed8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f042 0208 	orr.w	r2, r2, #8
 8008ed6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f042 0201 	orr.w	r2, r2, #1
 8008ee6:	601a      	str	r2, [r3, #0]
 8008ee8:	e005      	b.n	8008ef6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008ef2:	2302      	movs	r3, #2
 8008ef4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3718      	adds	r7, #24
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008f0e:	f7ff fdb7 	bl	8008a80 <HAL_GetTick>
 8008f12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d008      	beq.n	8008f32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2280      	movs	r2, #128	; 0x80
 8008f24:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e052      	b.n	8008fd8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f022 0216 	bic.w	r2, r2, #22
 8008f40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	695a      	ldr	r2, [r3, #20]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d103      	bne.n	8008f62 <HAL_DMA_Abort+0x62>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d007      	beq.n	8008f72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f022 0208 	bic.w	r2, r2, #8
 8008f70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f022 0201 	bic.w	r2, r2, #1
 8008f80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008f82:	e013      	b.n	8008fac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f84:	f7ff fd7c 	bl	8008a80 <HAL_GetTick>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	1ad3      	subs	r3, r2, r3
 8008f8e:	2b05      	cmp	r3, #5
 8008f90:	d90c      	bls.n	8008fac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2220      	movs	r2, #32
 8008f96:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2203      	movs	r2, #3
 8008f9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e015      	b.n	8008fd8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d1e4      	bne.n	8008f84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008fbe:	223f      	movs	r2, #63	; 0x3f
 8008fc0:	409a      	lsls	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b083      	sub	sp, #12
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	2b02      	cmp	r3, #2
 8008ff2:	d004      	beq.n	8008ffe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2280      	movs	r2, #128	; 0x80
 8008ff8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e00c      	b.n	8009018 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2205      	movs	r2, #5
 8009002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f022 0201 	bic.w	r2, r2, #1
 8009014:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800902c:	2300      	movs	r3, #0
 800902e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009030:	4b8e      	ldr	r3, [pc, #568]	; (800926c <HAL_DMA_IRQHandler+0x248>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a8e      	ldr	r2, [pc, #568]	; (8009270 <HAL_DMA_IRQHandler+0x24c>)
 8009036:	fba2 2303 	umull	r2, r3, r2, r3
 800903a:	0a9b      	lsrs	r3, r3, #10
 800903c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009042:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800904e:	2208      	movs	r2, #8
 8009050:	409a      	lsls	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	4013      	ands	r3, r2
 8009056:	2b00      	cmp	r3, #0
 8009058:	d01a      	beq.n	8009090 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f003 0304 	and.w	r3, r3, #4
 8009064:	2b00      	cmp	r3, #0
 8009066:	d013      	beq.n	8009090 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f022 0204 	bic.w	r2, r2, #4
 8009076:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800907c:	2208      	movs	r2, #8
 800907e:	409a      	lsls	r2, r3
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009088:	f043 0201 	orr.w	r2, r3, #1
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009094:	2201      	movs	r2, #1
 8009096:	409a      	lsls	r2, r3
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	4013      	ands	r3, r2
 800909c:	2b00      	cmp	r3, #0
 800909e:	d012      	beq.n	80090c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	695b      	ldr	r3, [r3, #20]
 80090a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00b      	beq.n	80090c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090b2:	2201      	movs	r2, #1
 80090b4:	409a      	lsls	r2, r3
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090be:	f043 0202 	orr.w	r2, r3, #2
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090ca:	2204      	movs	r2, #4
 80090cc:	409a      	lsls	r2, r3
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	4013      	ands	r3, r2
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d012      	beq.n	80090fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f003 0302 	and.w	r3, r3, #2
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00b      	beq.n	80090fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090e8:	2204      	movs	r2, #4
 80090ea:	409a      	lsls	r2, r3
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f4:	f043 0204 	orr.w	r2, r3, #4
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009100:	2210      	movs	r2, #16
 8009102:	409a      	lsls	r2, r3
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	4013      	ands	r3, r2
 8009108:	2b00      	cmp	r3, #0
 800910a:	d043      	beq.n	8009194 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f003 0308 	and.w	r3, r3, #8
 8009116:	2b00      	cmp	r3, #0
 8009118:	d03c      	beq.n	8009194 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800911e:	2210      	movs	r2, #16
 8009120:	409a      	lsls	r2, r3
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d018      	beq.n	8009166 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800913e:	2b00      	cmp	r3, #0
 8009140:	d108      	bne.n	8009154 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009146:	2b00      	cmp	r3, #0
 8009148:	d024      	beq.n	8009194 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	4798      	blx	r3
 8009152:	e01f      	b.n	8009194 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009158:	2b00      	cmp	r3, #0
 800915a:	d01b      	beq.n	8009194 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	4798      	blx	r3
 8009164:	e016      	b.n	8009194 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009170:	2b00      	cmp	r3, #0
 8009172:	d107      	bne.n	8009184 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f022 0208 	bic.w	r2, r2, #8
 8009182:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009188:	2b00      	cmp	r3, #0
 800918a:	d003      	beq.n	8009194 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009198:	2220      	movs	r2, #32
 800919a:	409a      	lsls	r2, r3
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4013      	ands	r3, r2
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	f000 808f 	beq.w	80092c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 0310 	and.w	r3, r3, #16
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	f000 8087 	beq.w	80092c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091ba:	2220      	movs	r2, #32
 80091bc:	409a      	lsls	r2, r3
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	2b05      	cmp	r3, #5
 80091cc:	d136      	bne.n	800923c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 0216 	bic.w	r2, r2, #22
 80091dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	695a      	ldr	r2, [r3, #20]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d103      	bne.n	80091fe <HAL_DMA_IRQHandler+0x1da>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d007      	beq.n	800920e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f022 0208 	bic.w	r2, r2, #8
 800920c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009212:	223f      	movs	r2, #63	; 0x3f
 8009214:	409a      	lsls	r2, r3
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2201      	movs	r2, #1
 800921e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800922e:	2b00      	cmp	r3, #0
 8009230:	d07e      	beq.n	8009330 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	4798      	blx	r3
        }
        return;
 800923a:	e079      	b.n	8009330 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d01d      	beq.n	8009286 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009254:	2b00      	cmp	r3, #0
 8009256:	d10d      	bne.n	8009274 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800925c:	2b00      	cmp	r3, #0
 800925e:	d031      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	4798      	blx	r3
 8009268:	e02c      	b.n	80092c4 <HAL_DMA_IRQHandler+0x2a0>
 800926a:	bf00      	nop
 800926c:	20000434 	.word	0x20000434
 8009270:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009278:	2b00      	cmp	r3, #0
 800927a:	d023      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	4798      	blx	r3
 8009284:	e01e      	b.n	80092c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10f      	bne.n	80092b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f022 0210 	bic.w	r2, r2, #16
 80092a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d003      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d032      	beq.n	8009332 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092d0:	f003 0301 	and.w	r3, r3, #1
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d022      	beq.n	800931e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2205      	movs	r2, #5
 80092dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f022 0201 	bic.w	r2, r2, #1
 80092ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	3301      	adds	r3, #1
 80092f4:	60bb      	str	r3, [r7, #8]
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d307      	bcc.n	800930c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f003 0301 	and.w	r3, r3, #1
 8009306:	2b00      	cmp	r3, #0
 8009308:	d1f2      	bne.n	80092f0 <HAL_DMA_IRQHandler+0x2cc>
 800930a:	e000      	b.n	800930e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800930c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2201      	movs	r2, #1
 8009312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009322:	2b00      	cmp	r3, #0
 8009324:	d005      	beq.n	8009332 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	4798      	blx	r3
 800932e:	e000      	b.n	8009332 <HAL_DMA_IRQHandler+0x30e>
        return;
 8009330:	bf00      	nop
    }
  }
}
 8009332:	3718      	adds	r7, #24
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
 8009344:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009354:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	683a      	ldr	r2, [r7, #0]
 800935c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	2b40      	cmp	r3, #64	; 0x40
 8009364:	d108      	bne.n	8009378 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68ba      	ldr	r2, [r7, #8]
 8009374:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8009376:	e007      	b.n	8009388 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68ba      	ldr	r2, [r7, #8]
 800937e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	60da      	str	r2, [r3, #12]
}
 8009388:	bf00      	nop
 800938a:	3714      	adds	r7, #20
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	3b10      	subs	r3, #16
 80093a4:	4a14      	ldr	r2, [pc, #80]	; (80093f8 <DMA_CalcBaseAndBitshift+0x64>)
 80093a6:	fba2 2303 	umull	r2, r3, r2, r3
 80093aa:	091b      	lsrs	r3, r3, #4
 80093ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80093ae:	4a13      	ldr	r2, [pc, #76]	; (80093fc <DMA_CalcBaseAndBitshift+0x68>)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	4413      	add	r3, r2
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	461a      	mov	r2, r3
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2b03      	cmp	r3, #3
 80093c0:	d909      	bls.n	80093d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80093ca:	f023 0303 	bic.w	r3, r3, #3
 80093ce:	1d1a      	adds	r2, r3, #4
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	659a      	str	r2, [r3, #88]	; 0x58
 80093d4:	e007      	b.n	80093e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80093de:	f023 0303 	bic.w	r3, r3, #3
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3714      	adds	r7, #20
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	aaaaaaab 	.word	0xaaaaaaab
 80093fc:	08013b54 	.word	0x08013b54

08009400 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009400:	b480      	push	{r7}
 8009402:	b085      	sub	sp, #20
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009408:	2300      	movs	r3, #0
 800940a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009410:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	699b      	ldr	r3, [r3, #24]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d11f      	bne.n	800945a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	2b03      	cmp	r3, #3
 800941e:	d856      	bhi.n	80094ce <DMA_CheckFifoParam+0xce>
 8009420:	a201      	add	r2, pc, #4	; (adr r2, 8009428 <DMA_CheckFifoParam+0x28>)
 8009422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009426:	bf00      	nop
 8009428:	08009439 	.word	0x08009439
 800942c:	0800944b 	.word	0x0800944b
 8009430:	08009439 	.word	0x08009439
 8009434:	080094cf 	.word	0x080094cf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009440:	2b00      	cmp	r3, #0
 8009442:	d046      	beq.n	80094d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009444:	2301      	movs	r3, #1
 8009446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009448:	e043      	b.n	80094d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800944e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009452:	d140      	bne.n	80094d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009458:	e03d      	b.n	80094d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	699b      	ldr	r3, [r3, #24]
 800945e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009462:	d121      	bne.n	80094a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	2b03      	cmp	r3, #3
 8009468:	d837      	bhi.n	80094da <DMA_CheckFifoParam+0xda>
 800946a:	a201      	add	r2, pc, #4	; (adr r2, 8009470 <DMA_CheckFifoParam+0x70>)
 800946c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009470:	08009481 	.word	0x08009481
 8009474:	08009487 	.word	0x08009487
 8009478:	08009481 	.word	0x08009481
 800947c:	08009499 	.word	0x08009499
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	73fb      	strb	r3, [r7, #15]
      break;
 8009484:	e030      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800948a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800948e:	2b00      	cmp	r3, #0
 8009490:	d025      	beq.n	80094de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8009492:	2301      	movs	r3, #1
 8009494:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009496:	e022      	b.n	80094de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800949c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80094a0:	d11f      	bne.n	80094e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80094a6:	e01c      	b.n	80094e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d903      	bls.n	80094b6 <DMA_CheckFifoParam+0xb6>
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	2b03      	cmp	r3, #3
 80094b2:	d003      	beq.n	80094bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80094b4:	e018      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80094b6:	2301      	movs	r3, #1
 80094b8:	73fb      	strb	r3, [r7, #15]
      break;
 80094ba:	e015      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d00e      	beq.n	80094e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	73fb      	strb	r3, [r7, #15]
      break;
 80094cc:	e00b      	b.n	80094e6 <DMA_CheckFifoParam+0xe6>
      break;
 80094ce:	bf00      	nop
 80094d0:	e00a      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      break;
 80094d2:	bf00      	nop
 80094d4:	e008      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      break;
 80094d6:	bf00      	nop
 80094d8:	e006      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      break;
 80094da:	bf00      	nop
 80094dc:	e004      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      break;
 80094de:	bf00      	nop
 80094e0:	e002      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80094e2:	bf00      	nop
 80094e4:	e000      	b.n	80094e8 <DMA_CheckFifoParam+0xe8>
      break;
 80094e6:	bf00      	nop
    }
  } 
  
  return status; 
 80094e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3714      	adds	r7, #20
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop

080094f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b089      	sub	sp, #36	; 0x24
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009502:	2300      	movs	r3, #0
 8009504:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009506:	2300      	movs	r3, #0
 8009508:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800950a:	2300      	movs	r3, #0
 800950c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800950e:	2300      	movs	r3, #0
 8009510:	61fb      	str	r3, [r7, #28]
 8009512:	e16b      	b.n	80097ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009514:	2201      	movs	r2, #1
 8009516:	69fb      	ldr	r3, [r7, #28]
 8009518:	fa02 f303 	lsl.w	r3, r2, r3
 800951c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	697a      	ldr	r2, [r7, #20]
 8009524:	4013      	ands	r3, r2
 8009526:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009528:	693a      	ldr	r2, [r7, #16]
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	429a      	cmp	r2, r3
 800952e:	f040 815a 	bne.w	80097e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	f003 0303 	and.w	r3, r3, #3
 800953a:	2b01      	cmp	r3, #1
 800953c:	d005      	beq.n	800954a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	685b      	ldr	r3, [r3, #4]
 8009542:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009546:	2b02      	cmp	r3, #2
 8009548:	d130      	bne.n	80095ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	005b      	lsls	r3, r3, #1
 8009554:	2203      	movs	r2, #3
 8009556:	fa02 f303 	lsl.w	r3, r2, r3
 800955a:	43db      	mvns	r3, r3
 800955c:	69ba      	ldr	r2, [r7, #24]
 800955e:	4013      	ands	r3, r2
 8009560:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	68da      	ldr	r2, [r3, #12]
 8009566:	69fb      	ldr	r3, [r7, #28]
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	fa02 f303 	lsl.w	r3, r2, r3
 800956e:	69ba      	ldr	r2, [r7, #24]
 8009570:	4313      	orrs	r3, r2
 8009572:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	69ba      	ldr	r2, [r7, #24]
 8009578:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009580:	2201      	movs	r2, #1
 8009582:	69fb      	ldr	r3, [r7, #28]
 8009584:	fa02 f303 	lsl.w	r3, r2, r3
 8009588:	43db      	mvns	r3, r3
 800958a:	69ba      	ldr	r2, [r7, #24]
 800958c:	4013      	ands	r3, r2
 800958e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	091b      	lsrs	r3, r3, #4
 8009596:	f003 0201 	and.w	r2, r3, #1
 800959a:	69fb      	ldr	r3, [r7, #28]
 800959c:	fa02 f303 	lsl.w	r3, r2, r3
 80095a0:	69ba      	ldr	r2, [r7, #24]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	69ba      	ldr	r2, [r7, #24]
 80095aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	f003 0303 	and.w	r3, r3, #3
 80095b4:	2b03      	cmp	r3, #3
 80095b6:	d017      	beq.n	80095e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	005b      	lsls	r3, r3, #1
 80095c2:	2203      	movs	r2, #3
 80095c4:	fa02 f303 	lsl.w	r3, r2, r3
 80095c8:	43db      	mvns	r3, r3
 80095ca:	69ba      	ldr	r2, [r7, #24]
 80095cc:	4013      	ands	r3, r2
 80095ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	689a      	ldr	r2, [r3, #8]
 80095d4:	69fb      	ldr	r3, [r7, #28]
 80095d6:	005b      	lsls	r3, r3, #1
 80095d8:	fa02 f303 	lsl.w	r3, r2, r3
 80095dc:	69ba      	ldr	r2, [r7, #24]
 80095de:	4313      	orrs	r3, r2
 80095e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	69ba      	ldr	r2, [r7, #24]
 80095e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	f003 0303 	and.w	r3, r3, #3
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d123      	bne.n	800963c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	08da      	lsrs	r2, r3, #3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	3208      	adds	r2, #8
 80095fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009600:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	f003 0307 	and.w	r3, r3, #7
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	220f      	movs	r2, #15
 800960c:	fa02 f303 	lsl.w	r3, r2, r3
 8009610:	43db      	mvns	r3, r3
 8009612:	69ba      	ldr	r2, [r7, #24]
 8009614:	4013      	ands	r3, r2
 8009616:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	691a      	ldr	r2, [r3, #16]
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	f003 0307 	and.w	r3, r3, #7
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	fa02 f303 	lsl.w	r3, r2, r3
 8009628:	69ba      	ldr	r2, [r7, #24]
 800962a:	4313      	orrs	r3, r2
 800962c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800962e:	69fb      	ldr	r3, [r7, #28]
 8009630:	08da      	lsrs	r2, r3, #3
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	3208      	adds	r2, #8
 8009636:	69b9      	ldr	r1, [r7, #24]
 8009638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	005b      	lsls	r3, r3, #1
 8009646:	2203      	movs	r2, #3
 8009648:	fa02 f303 	lsl.w	r3, r2, r3
 800964c:	43db      	mvns	r3, r3
 800964e:	69ba      	ldr	r2, [r7, #24]
 8009650:	4013      	ands	r3, r2
 8009652:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	f003 0203 	and.w	r2, r3, #3
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	005b      	lsls	r3, r3, #1
 8009660:	fa02 f303 	lsl.w	r3, r2, r3
 8009664:	69ba      	ldr	r2, [r7, #24]
 8009666:	4313      	orrs	r3, r2
 8009668:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	69ba      	ldr	r2, [r7, #24]
 800966e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 80b4 	beq.w	80097e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800967e:	2300      	movs	r3, #0
 8009680:	60fb      	str	r3, [r7, #12]
 8009682:	4b60      	ldr	r3, [pc, #384]	; (8009804 <HAL_GPIO_Init+0x30c>)
 8009684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009686:	4a5f      	ldr	r2, [pc, #380]	; (8009804 <HAL_GPIO_Init+0x30c>)
 8009688:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800968c:	6453      	str	r3, [r2, #68]	; 0x44
 800968e:	4b5d      	ldr	r3, [pc, #372]	; (8009804 <HAL_GPIO_Init+0x30c>)
 8009690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009692:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009696:	60fb      	str	r3, [r7, #12]
 8009698:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800969a:	4a5b      	ldr	r2, [pc, #364]	; (8009808 <HAL_GPIO_Init+0x310>)
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	089b      	lsrs	r3, r3, #2
 80096a0:	3302      	adds	r3, #2
 80096a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	f003 0303 	and.w	r3, r3, #3
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	220f      	movs	r2, #15
 80096b2:	fa02 f303 	lsl.w	r3, r2, r3
 80096b6:	43db      	mvns	r3, r3
 80096b8:	69ba      	ldr	r2, [r7, #24]
 80096ba:	4013      	ands	r3, r2
 80096bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a52      	ldr	r2, [pc, #328]	; (800980c <HAL_GPIO_Init+0x314>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d02b      	beq.n	800971e <HAL_GPIO_Init+0x226>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a51      	ldr	r2, [pc, #324]	; (8009810 <HAL_GPIO_Init+0x318>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d025      	beq.n	800971a <HAL_GPIO_Init+0x222>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a50      	ldr	r2, [pc, #320]	; (8009814 <HAL_GPIO_Init+0x31c>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d01f      	beq.n	8009716 <HAL_GPIO_Init+0x21e>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a4f      	ldr	r2, [pc, #316]	; (8009818 <HAL_GPIO_Init+0x320>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d019      	beq.n	8009712 <HAL_GPIO_Init+0x21a>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a4e      	ldr	r2, [pc, #312]	; (800981c <HAL_GPIO_Init+0x324>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d013      	beq.n	800970e <HAL_GPIO_Init+0x216>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a4d      	ldr	r2, [pc, #308]	; (8009820 <HAL_GPIO_Init+0x328>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d00d      	beq.n	800970a <HAL_GPIO_Init+0x212>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a4c      	ldr	r2, [pc, #304]	; (8009824 <HAL_GPIO_Init+0x32c>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d007      	beq.n	8009706 <HAL_GPIO_Init+0x20e>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a4b      	ldr	r2, [pc, #300]	; (8009828 <HAL_GPIO_Init+0x330>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d101      	bne.n	8009702 <HAL_GPIO_Init+0x20a>
 80096fe:	2307      	movs	r3, #7
 8009700:	e00e      	b.n	8009720 <HAL_GPIO_Init+0x228>
 8009702:	2308      	movs	r3, #8
 8009704:	e00c      	b.n	8009720 <HAL_GPIO_Init+0x228>
 8009706:	2306      	movs	r3, #6
 8009708:	e00a      	b.n	8009720 <HAL_GPIO_Init+0x228>
 800970a:	2305      	movs	r3, #5
 800970c:	e008      	b.n	8009720 <HAL_GPIO_Init+0x228>
 800970e:	2304      	movs	r3, #4
 8009710:	e006      	b.n	8009720 <HAL_GPIO_Init+0x228>
 8009712:	2303      	movs	r3, #3
 8009714:	e004      	b.n	8009720 <HAL_GPIO_Init+0x228>
 8009716:	2302      	movs	r3, #2
 8009718:	e002      	b.n	8009720 <HAL_GPIO_Init+0x228>
 800971a:	2301      	movs	r3, #1
 800971c:	e000      	b.n	8009720 <HAL_GPIO_Init+0x228>
 800971e:	2300      	movs	r3, #0
 8009720:	69fa      	ldr	r2, [r7, #28]
 8009722:	f002 0203 	and.w	r2, r2, #3
 8009726:	0092      	lsls	r2, r2, #2
 8009728:	4093      	lsls	r3, r2
 800972a:	69ba      	ldr	r2, [r7, #24]
 800972c:	4313      	orrs	r3, r2
 800972e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009730:	4935      	ldr	r1, [pc, #212]	; (8009808 <HAL_GPIO_Init+0x310>)
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	089b      	lsrs	r3, r3, #2
 8009736:	3302      	adds	r3, #2
 8009738:	69ba      	ldr	r2, [r7, #24]
 800973a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800973e:	4b3b      	ldr	r3, [pc, #236]	; (800982c <HAL_GPIO_Init+0x334>)
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	43db      	mvns	r3, r3
 8009748:	69ba      	ldr	r2, [r7, #24]
 800974a:	4013      	ands	r3, r2
 800974c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009756:	2b00      	cmp	r3, #0
 8009758:	d003      	beq.n	8009762 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800975a:	69ba      	ldr	r2, [r7, #24]
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	4313      	orrs	r3, r2
 8009760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009762:	4a32      	ldr	r2, [pc, #200]	; (800982c <HAL_GPIO_Init+0x334>)
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009768:	4b30      	ldr	r3, [pc, #192]	; (800982c <HAL_GPIO_Init+0x334>)
 800976a:	68db      	ldr	r3, [r3, #12]
 800976c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	43db      	mvns	r3, r3
 8009772:	69ba      	ldr	r2, [r7, #24]
 8009774:	4013      	ands	r3, r2
 8009776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009780:	2b00      	cmp	r3, #0
 8009782:	d003      	beq.n	800978c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8009784:	69ba      	ldr	r2, [r7, #24]
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	4313      	orrs	r3, r2
 800978a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800978c:	4a27      	ldr	r2, [pc, #156]	; (800982c <HAL_GPIO_Init+0x334>)
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8009792:	4b26      	ldr	r3, [pc, #152]	; (800982c <HAL_GPIO_Init+0x334>)
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	43db      	mvns	r3, r3
 800979c:	69ba      	ldr	r2, [r7, #24]
 800979e:	4013      	ands	r3, r2
 80097a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d003      	beq.n	80097b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80097ae:	69ba      	ldr	r2, [r7, #24]
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80097b6:	4a1d      	ldr	r2, [pc, #116]	; (800982c <HAL_GPIO_Init+0x334>)
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80097bc:	4b1b      	ldr	r3, [pc, #108]	; (800982c <HAL_GPIO_Init+0x334>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	43db      	mvns	r3, r3
 80097c6:	69ba      	ldr	r2, [r7, #24]
 80097c8:	4013      	ands	r3, r2
 80097ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d003      	beq.n	80097e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80097d8:	69ba      	ldr	r2, [r7, #24]
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	4313      	orrs	r3, r2
 80097de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80097e0:	4a12      	ldr	r2, [pc, #72]	; (800982c <HAL_GPIO_Init+0x334>)
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80097e6:	69fb      	ldr	r3, [r7, #28]
 80097e8:	3301      	adds	r3, #1
 80097ea:	61fb      	str	r3, [r7, #28]
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	2b0f      	cmp	r3, #15
 80097f0:	f67f ae90 	bls.w	8009514 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80097f4:	bf00      	nop
 80097f6:	bf00      	nop
 80097f8:	3724      	adds	r7, #36	; 0x24
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	40023800 	.word	0x40023800
 8009808:	40013800 	.word	0x40013800
 800980c:	40020000 	.word	0x40020000
 8009810:	40020400 	.word	0x40020400
 8009814:	40020800 	.word	0x40020800
 8009818:	40020c00 	.word	0x40020c00
 800981c:	40021000 	.word	0x40021000
 8009820:	40021400 	.word	0x40021400
 8009824:	40021800 	.word	0x40021800
 8009828:	40021c00 	.word	0x40021c00
 800982c:	40013c00 	.word	0x40013c00

08009830 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009830:	b480      	push	{r7}
 8009832:	b085      	sub	sp, #20
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	460b      	mov	r3, r1
 800983a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	691a      	ldr	r2, [r3, #16]
 8009840:	887b      	ldrh	r3, [r7, #2]
 8009842:	4013      	ands	r3, r2
 8009844:	2b00      	cmp	r3, #0
 8009846:	d002      	beq.n	800984e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009848:	2301      	movs	r3, #1
 800984a:	73fb      	strb	r3, [r7, #15]
 800984c:	e001      	b.n	8009852 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800984e:	2300      	movs	r3, #0
 8009850:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009852:	7bfb      	ldrb	r3, [r7, #15]
}
 8009854:	4618      	mov	r0, r3
 8009856:	3714      	adds	r7, #20
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr

08009860 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	460b      	mov	r3, r1
 800986a:	807b      	strh	r3, [r7, #2]
 800986c:	4613      	mov	r3, r2
 800986e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009870:	787b      	ldrb	r3, [r7, #1]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d003      	beq.n	800987e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009876:	887a      	ldrh	r2, [r7, #2]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800987c:	e003      	b.n	8009886 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800987e:	887b      	ldrh	r3, [r7, #2]
 8009880:	041a      	lsls	r2, r3, #16
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	619a      	str	r2, [r3, #24]
}
 8009886:	bf00      	nop
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009892:	b480      	push	{r7}
 8009894:	b085      	sub	sp, #20
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
 800989a:	460b      	mov	r3, r1
 800989c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	695b      	ldr	r3, [r3, #20]
 80098a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80098a4:	887a      	ldrh	r2, [r7, #2]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	4013      	ands	r3, r2
 80098aa:	041a      	lsls	r2, r3, #16
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	43d9      	mvns	r1, r3
 80098b0:	887b      	ldrh	r3, [r7, #2]
 80098b2:	400b      	ands	r3, r1
 80098b4:	431a      	orrs	r2, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	619a      	str	r2, [r3, #24]
}
 80098ba:	bf00      	nop
 80098bc:	3714      	adds	r7, #20
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr
	...

080098c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	4603      	mov	r3, r0
 80098d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80098d2:	4b08      	ldr	r3, [pc, #32]	; (80098f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80098d4:	695a      	ldr	r2, [r3, #20]
 80098d6:	88fb      	ldrh	r3, [r7, #6]
 80098d8:	4013      	ands	r3, r2
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d006      	beq.n	80098ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80098de:	4a05      	ldr	r2, [pc, #20]	; (80098f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80098e0:	88fb      	ldrh	r3, [r7, #6]
 80098e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80098e4:	88fb      	ldrh	r3, [r7, #6]
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7f7 fc1c 	bl	8001124 <HAL_GPIO_EXTI_Callback>
  }
}
 80098ec:	bf00      	nop
 80098ee:	3708      	adds	r7, #8
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	40013c00 	.word	0x40013c00

080098f8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b088      	sub	sp, #32
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d101      	bne.n	800990a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009906:	2301      	movs	r3, #1
 8009908:	e128      	b.n	8009b5c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009910:	b2db      	uxtb	r3, r3
 8009912:	2b00      	cmp	r3, #0
 8009914:	d109      	bne.n	800992a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4a90      	ldr	r2, [pc, #576]	; (8009b64 <HAL_I2S_Init+0x26c>)
 8009922:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f7fb f877 	bl	8004a18 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2202      	movs	r2, #2
 800992e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	69db      	ldr	r3, [r3, #28]
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	6812      	ldr	r2, [r2, #0]
 800993c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009940:	f023 030f 	bic.w	r3, r3, #15
 8009944:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2202      	movs	r2, #2
 800994c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	695b      	ldr	r3, [r3, #20]
 8009952:	2b02      	cmp	r3, #2
 8009954:	d060      	beq.n	8009a18 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d102      	bne.n	8009964 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800995e:	2310      	movs	r3, #16
 8009960:	617b      	str	r3, [r7, #20]
 8009962:	e001      	b.n	8009968 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8009964:	2320      	movs	r3, #32
 8009966:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	2b20      	cmp	r3, #32
 800996e:	d802      	bhi.n	8009976 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	005b      	lsls	r3, r3, #1
 8009974:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8009976:	2001      	movs	r0, #1
 8009978:	f001 fbac 	bl	800b0d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800997c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009986:	d125      	bne.n	80099d4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d010      	beq.n	80099b2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	fbb2 f2f3 	udiv	r2, r2, r3
 800999a:	4613      	mov	r3, r2
 800999c:	009b      	lsls	r3, r3, #2
 800999e:	4413      	add	r3, r2
 80099a0:	005b      	lsls	r3, r3, #1
 80099a2:	461a      	mov	r2, r3
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ac:	3305      	adds	r3, #5
 80099ae:	613b      	str	r3, [r7, #16]
 80099b0:	e01f      	b.n	80099f2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	00db      	lsls	r3, r3, #3
 80099b6:	68fa      	ldr	r2, [r7, #12]
 80099b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80099bc:	4613      	mov	r3, r2
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	4413      	add	r3, r2
 80099c2:	005b      	lsls	r3, r3, #1
 80099c4:	461a      	mov	r2, r3
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	695b      	ldr	r3, [r3, #20]
 80099ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ce:	3305      	adds	r3, #5
 80099d0:	613b      	str	r3, [r7, #16]
 80099d2:	e00e      	b.n	80099f2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80099dc:	4613      	mov	r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4413      	add	r3, r2
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	461a      	mov	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	695b      	ldr	r3, [r3, #20]
 80099ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ee:	3305      	adds	r3, #5
 80099f0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	4a5c      	ldr	r2, [pc, #368]	; (8009b68 <HAL_I2S_Init+0x270>)
 80099f6:	fba2 2303 	umull	r2, r3, r2, r3
 80099fa:	08db      	lsrs	r3, r3, #3
 80099fc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	f003 0301 	and.w	r3, r3, #1
 8009a04:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	1ad3      	subs	r3, r2, r3
 8009a0c:	085b      	lsrs	r3, r3, #1
 8009a0e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	021b      	lsls	r3, r3, #8
 8009a14:	61bb      	str	r3, [r7, #24]
 8009a16:	e003      	b.n	8009a20 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8009a18:	2302      	movs	r3, #2
 8009a1a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8009a20:	69fb      	ldr	r3, [r7, #28]
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d902      	bls.n	8009a2c <HAL_I2S_Init+0x134>
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	2bff      	cmp	r3, #255	; 0xff
 8009a2a:	d907      	bls.n	8009a3c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a30:	f043 0210 	orr.w	r2, r3, #16
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e08f      	b.n	8009b5c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	691a      	ldr	r2, [r3, #16]
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	ea42 0103 	orr.w	r1, r2, r3
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	69fa      	ldr	r2, [r7, #28]
 8009a4c:	430a      	orrs	r2, r1
 8009a4e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	69db      	ldr	r3, [r3, #28]
 8009a56:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009a5a:	f023 030f 	bic.w	r3, r3, #15
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	6851      	ldr	r1, [r2, #4]
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	6892      	ldr	r2, [r2, #8]
 8009a66:	4311      	orrs	r1, r2
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	68d2      	ldr	r2, [r2, #12]
 8009a6c:	4311      	orrs	r1, r2
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	6992      	ldr	r2, [r2, #24]
 8009a72:	430a      	orrs	r2, r1
 8009a74:	431a      	orrs	r2, r3
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a7e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a1b      	ldr	r3, [r3, #32]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d161      	bne.n	8009b4c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a38      	ldr	r2, [pc, #224]	; (8009b6c <HAL_I2S_Init+0x274>)
 8009a8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4a37      	ldr	r2, [pc, #220]	; (8009b70 <HAL_I2S_Init+0x278>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d101      	bne.n	8009a9c <HAL_I2S_Init+0x1a4>
 8009a98:	4b36      	ldr	r3, [pc, #216]	; (8009b74 <HAL_I2S_Init+0x27c>)
 8009a9a:	e001      	b.n	8009aa0 <HAL_I2S_Init+0x1a8>
 8009a9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	6812      	ldr	r2, [r2, #0]
 8009aa6:	4932      	ldr	r1, [pc, #200]	; (8009b70 <HAL_I2S_Init+0x278>)
 8009aa8:	428a      	cmp	r2, r1
 8009aaa:	d101      	bne.n	8009ab0 <HAL_I2S_Init+0x1b8>
 8009aac:	4a31      	ldr	r2, [pc, #196]	; (8009b74 <HAL_I2S_Init+0x27c>)
 8009aae:	e001      	b.n	8009ab4 <HAL_I2S_Init+0x1bc>
 8009ab0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8009ab4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009ab8:	f023 030f 	bic.w	r3, r3, #15
 8009abc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a2b      	ldr	r2, [pc, #172]	; (8009b70 <HAL_I2S_Init+0x278>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d101      	bne.n	8009acc <HAL_I2S_Init+0x1d4>
 8009ac8:	4b2a      	ldr	r3, [pc, #168]	; (8009b74 <HAL_I2S_Init+0x27c>)
 8009aca:	e001      	b.n	8009ad0 <HAL_I2S_Init+0x1d8>
 8009acc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009ad0:	2202      	movs	r2, #2
 8009ad2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a25      	ldr	r2, [pc, #148]	; (8009b70 <HAL_I2S_Init+0x278>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d101      	bne.n	8009ae2 <HAL_I2S_Init+0x1ea>
 8009ade:	4b25      	ldr	r3, [pc, #148]	; (8009b74 <HAL_I2S_Init+0x27c>)
 8009ae0:	e001      	b.n	8009ae6 <HAL_I2S_Init+0x1ee>
 8009ae2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009ae6:	69db      	ldr	r3, [r3, #28]
 8009ae8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009af2:	d003      	beq.n	8009afc <HAL_I2S_Init+0x204>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d103      	bne.n	8009b04 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8009afc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b00:	613b      	str	r3, [r7, #16]
 8009b02:	e001      	b.n	8009b08 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8009b04:	2300      	movs	r3, #0
 8009b06:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009b12:	4313      	orrs	r3, r2
 8009b14:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	699b      	ldr	r3, [r3, #24]
 8009b24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009b26:	4313      	orrs	r3, r2
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	897b      	ldrh	r3, [r7, #10]
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009b34:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a0d      	ldr	r2, [pc, #52]	; (8009b70 <HAL_I2S_Init+0x278>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d101      	bne.n	8009b44 <HAL_I2S_Init+0x24c>
 8009b40:	4b0c      	ldr	r3, [pc, #48]	; (8009b74 <HAL_I2S_Init+0x27c>)
 8009b42:	e001      	b.n	8009b48 <HAL_I2S_Init+0x250>
 8009b44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009b48:	897a      	ldrh	r2, [r7, #10]
 8009b4a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3720      	adds	r7, #32
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	0800a017 	.word	0x0800a017
 8009b68:	cccccccd 	.word	0xcccccccd
 8009b6c:	0800a12d 	.word	0x0800a12d
 8009b70:	40003800 	.word	0x40003800
 8009b74:	40003400 	.word	0x40003400

08009b78 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	4613      	mov	r3, r2
 8009b84:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d002      	beq.n	8009b92 <HAL_I2S_Transmit_DMA+0x1a>
 8009b8c:	88fb      	ldrh	r3, [r7, #6]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d101      	bne.n	8009b96 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009b92:	2301      	movs	r3, #1
 8009b94:	e08e      	b.n	8009cb4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d101      	bne.n	8009ba6 <HAL_I2S_Transmit_DMA+0x2e>
 8009ba2:	2302      	movs	r3, #2
 8009ba4:	e086      	b.n	8009cb4 <HAL_I2S_Transmit_DMA+0x13c>
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bb4:	b2db      	uxtb	r3, r3
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d005      	beq.n	8009bc6 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8009bc2:	2302      	movs	r3, #2
 8009bc4:	e076      	b.n	8009cb4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2203      	movs	r2, #3
 8009bca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	68ba      	ldr	r2, [r7, #8]
 8009bd8:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	69db      	ldr	r3, [r3, #28]
 8009be0:	f003 0307 	and.w	r3, r3, #7
 8009be4:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	2b03      	cmp	r3, #3
 8009bea:	d002      	beq.n	8009bf2 <HAL_I2S_Transmit_DMA+0x7a>
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	2b05      	cmp	r3, #5
 8009bf0:	d10a      	bne.n	8009c08 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8009bf2:	88fb      	ldrh	r3, [r7, #6]
 8009bf4:	005b      	lsls	r3, r3, #1
 8009bf6:	b29a      	uxth	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8009bfc:	88fb      	ldrh	r3, [r7, #6]
 8009bfe:	005b      	lsls	r3, r3, #1
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009c06:	e005      	b.n	8009c14 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	88fa      	ldrh	r2, [r7, #6]
 8009c0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	88fa      	ldrh	r2, [r7, #6]
 8009c12:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c18:	4a28      	ldr	r2, [pc, #160]	; (8009cbc <HAL_I2S_Transmit_DMA+0x144>)
 8009c1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c20:	4a27      	ldr	r2, [pc, #156]	; (8009cc0 <HAL_I2S_Transmit_DMA+0x148>)
 8009c22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c28:	4a26      	ldr	r2, [pc, #152]	; (8009cc4 <HAL_I2S_Transmit_DMA+0x14c>)
 8009c2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009c34:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009c3c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c42:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009c44:	f7ff f904 	bl	8008e50 <HAL_DMA_Start_IT>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d00f      	beq.n	8009c6e <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c52:	f043 0208 	orr.w	r2, r3, #8
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e022      	b.n	8009cb4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	69db      	ldr	r3, [r3, #28]
 8009c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d107      	bne.n	8009c8c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	69da      	ldr	r2, [r3, #28]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009c8a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	f003 0302 	and.w	r3, r3, #2
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d107      	bne.n	8009caa <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	685a      	ldr	r2, [r3, #4]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f042 0202 	orr.w	r2, r2, #2
 8009ca8:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8009cb2:	2300      	movs	r3, #0
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3718      	adds	r7, #24
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	08009e97 	.word	0x08009e97
 8009cc0:	08009e55 	.word	0x08009e55
 8009cc4:	08009f11 	.word	0x08009f11

08009cc8 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b086      	sub	sp, #24
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <HAL_I2S_Receive_DMA+0x1a>
 8009cdc:	88fb      	ldrh	r3, [r7, #6]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d101      	bne.n	8009ce6 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e0a1      	b.n	8009e2a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d101      	bne.n	8009cf6 <HAL_I2S_Receive_DMA+0x2e>
 8009cf2:	2302      	movs	r3, #2
 8009cf4:	e099      	b.n	8009e2a <HAL_I2S_Receive_DMA+0x162>
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	2b01      	cmp	r3, #1
 8009d08:	d005      	beq.n	8009d16 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8009d12:	2302      	movs	r3, #2
 8009d14:	e089      	b.n	8009e2a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2204      	movs	r2, #4
 8009d1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	f003 0307 	and.w	r3, r3, #7
 8009d34:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	2b03      	cmp	r3, #3
 8009d3a:	d002      	beq.n	8009d42 <HAL_I2S_Receive_DMA+0x7a>
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	2b05      	cmp	r3, #5
 8009d40:	d10a      	bne.n	8009d58 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8009d42:	88fb      	ldrh	r3, [r7, #6]
 8009d44:	005b      	lsls	r3, r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8009d4c:	88fb      	ldrh	r3, [r7, #6]
 8009d4e:	005b      	lsls	r3, r3, #1
 8009d50:	b29a      	uxth	r2, r3
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	865a      	strh	r2, [r3, #50]	; 0x32
 8009d56:	e005      	b.n	8009d64 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	88fa      	ldrh	r2, [r7, #6]
 8009d5c:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	88fa      	ldrh	r2, [r7, #6]
 8009d62:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d68:	4a32      	ldr	r2, [pc, #200]	; (8009e34 <HAL_I2S_Receive_DMA+0x16c>)
 8009d6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d70:	4a31      	ldr	r2, [pc, #196]	; (8009e38 <HAL_I2S_Receive_DMA+0x170>)
 8009d72:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d78:	4a30      	ldr	r2, [pc, #192]	; (8009e3c <HAL_I2S_Receive_DMA+0x174>)
 8009d7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	69db      	ldr	r3, [r3, #28]
 8009d82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d8a:	d10a      	bne.n	8009da2 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	613b      	str	r3, [r7, #16]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	68db      	ldr	r3, [r3, #12]
 8009d96:	613b      	str	r3, [r7, #16]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	613b      	str	r3, [r7, #16]
 8009da0:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	330c      	adds	r3, #12
 8009dac:	4619      	mov	r1, r3
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009db2:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8009db8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8009dba:	f7ff f849 	bl	8008e50 <HAL_DMA_Start_IT>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d00f      	beq.n	8009de4 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dc8:	f043 0208 	orr.w	r2, r3, #8
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	e022      	b.n	8009e2a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	69db      	ldr	r3, [r3, #28]
 8009dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d107      	bne.n	8009e02 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	69da      	ldr	r2, [r3, #28]
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009e00:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	f003 0301 	and.w	r3, r3, #1
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d107      	bne.n	8009e20 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	685a      	ldr	r2, [r3, #4]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f042 0201 	orr.w	r2, r2, #1
 8009e1e:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8009e28:	2300      	movs	r3, #0
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3718      	adds	r7, #24
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	bf00      	nop
 8009e34:	08009ef5 	.word	0x08009ef5
 8009e38:	08009eb3 	.word	0x08009eb3
 8009e3c:	08009f11 	.word	0x08009f11

08009e40 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b083      	sub	sp, #12
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8009e48:	bf00      	nop
 8009e4a:	370c      	adds	r7, #12
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e60:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	69db      	ldr	r3, [r3, #28]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d10e      	bne.n	8009e88 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	685a      	ldr	r2, [r3, #4]
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f022 0202 	bic.w	r2, r2, #2
 8009e78:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8009e88:	68f8      	ldr	r0, [r7, #12]
 8009e8a:	f7f8 fb43 	bl	8002514 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8009e8e:	bf00      	nop
 8009e90:	3710      	adds	r7, #16
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b084      	sub	sp, #16
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8009ea4:	68f8      	ldr	r0, [r7, #12]
 8009ea6:	f7f8 fb25 	bl	80024f4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8009eaa:	bf00      	nop
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b084      	sub	sp, #16
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ebe:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	69db      	ldr	r3, [r3, #28]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d10e      	bne.n	8009ee6 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f022 0201 	bic.w	r2, r2, #1
 8009ed6:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2200      	movs	r2, #0
 8009edc:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8009ee6:	68f8      	ldr	r0, [r7, #12]
 8009ee8:	f7f8 faf4 	bl	80024d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8009eec:	bf00      	nop
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f00:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f7f8 fad6 	bl	80024b4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8009f08:	bf00      	nop
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f1c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	685a      	ldr	r2, [r3, #4]
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f022 0203 	bic.w	r2, r2, #3
 8009f2c:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2200      	movs	r2, #0
 8009f38:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f46:	f043 0208 	orr.w	r2, r3, #8
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8009f4e:	68f8      	ldr	r0, [r7, #12]
 8009f50:	f7ff ff76 	bl	8009e40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8009f54:	bf00      	nop
 8009f56:	3710      	adds	r7, #16
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f68:	881a      	ldrh	r2, [r3, #0]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f74:	1c9a      	adds	r2, r3, #2
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	3b01      	subs	r3, #1
 8009f82:	b29a      	uxth	r2, r3
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d10e      	bne.n	8009fb0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	685a      	ldr	r2, [r3, #4]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009fa0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2201      	movs	r2, #1
 8009fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f7f8 fab2 	bl	8002514 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009fb0:	bf00      	nop
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b082      	sub	sp, #8
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	68da      	ldr	r2, [r3, #12]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fca:	b292      	uxth	r2, r2
 8009fcc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd2:	1c9a      	adds	r2, r3, #2
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	3b01      	subs	r3, #1
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d10e      	bne.n	800a00e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009ffe:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f7f8 fa63 	bl	80024d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a00e:	bf00      	nop
 800a010:	3708      	adds	r7, #8
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b086      	sub	sp, #24
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	2b04      	cmp	r3, #4
 800a030:	d13a      	bne.n	800a0a8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	f003 0301 	and.w	r3, r3, #1
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d109      	bne.n	800a050 <I2S_IRQHandler+0x3a>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a046:	2b40      	cmp	r3, #64	; 0x40
 800a048:	d102      	bne.n	800a050 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f7ff ffb4 	bl	8009fb8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a056:	2b40      	cmp	r3, #64	; 0x40
 800a058:	d126      	bne.n	800a0a8 <I2S_IRQHandler+0x92>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	f003 0320 	and.w	r3, r3, #32
 800a064:	2b20      	cmp	r3, #32
 800a066:	d11f      	bne.n	800a0a8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	685a      	ldr	r2, [r3, #4]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a076:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a078:	2300      	movs	r3, #0
 800a07a:	613b      	str	r3, [r7, #16]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	613b      	str	r3, [r7, #16]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	613b      	str	r3, [r7, #16]
 800a08c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2201      	movs	r2, #1
 800a092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a09a:	f043 0202 	orr.w	r2, r3, #2
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f7ff fecc 	bl	8009e40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a0ae:	b2db      	uxtb	r3, r3
 800a0b0:	2b03      	cmp	r3, #3
 800a0b2:	d136      	bne.n	800a122 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	f003 0302 	and.w	r3, r3, #2
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	d109      	bne.n	800a0d2 <I2S_IRQHandler+0xbc>
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0c8:	2b80      	cmp	r3, #128	; 0x80
 800a0ca:	d102      	bne.n	800a0d2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f7ff ff45 	bl	8009f5c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	f003 0308 	and.w	r3, r3, #8
 800a0d8:	2b08      	cmp	r3, #8
 800a0da:	d122      	bne.n	800a122 <I2S_IRQHandler+0x10c>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	f003 0320 	and.w	r3, r3, #32
 800a0e6:	2b20      	cmp	r3, #32
 800a0e8:	d11b      	bne.n	800a122 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	685a      	ldr	r2, [r3, #4]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a0f8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	60fb      	str	r3, [r7, #12]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	60fb      	str	r3, [r7, #12]
 800a106:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2201      	movs	r2, #1
 800a10c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a114:	f043 0204 	orr.w	r2, r3, #4
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f7ff fe8f 	bl	8009e40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a122:	bf00      	nop
 800a124:	3718      	adds	r7, #24
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
	...

0800a12c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b088      	sub	sp, #32
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a92      	ldr	r2, [pc, #584]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d101      	bne.n	800a14a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a146:	4b92      	ldr	r3, [pc, #584]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a148:	e001      	b.n	800a14e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a14a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a8b      	ldr	r2, [pc, #556]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d101      	bne.n	800a168 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800a164:	4b8a      	ldr	r3, [pc, #552]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a166:	e001      	b.n	800a16c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800a168:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a178:	d004      	beq.n	800a184 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f040 8099 	bne.w	800a2b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800a184:	69fb      	ldr	r3, [r7, #28]
 800a186:	f003 0302 	and.w	r3, r3, #2
 800a18a:	2b02      	cmp	r3, #2
 800a18c:	d107      	bne.n	800a19e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a194:	2b00      	cmp	r3, #0
 800a196:	d002      	beq.n	800a19e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 f925 	bl	800a3e8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	f003 0301 	and.w	r3, r3, #1
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d107      	bne.n	800a1b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d002      	beq.n	800a1b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 f9c8 	bl	800a548 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1be:	2b40      	cmp	r3, #64	; 0x40
 800a1c0:	d13a      	bne.n	800a238 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	f003 0320 	and.w	r3, r3, #32
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d035      	beq.n	800a238 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a6e      	ldr	r2, [pc, #440]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d101      	bne.n	800a1da <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800a1d6:	4b6e      	ldr	r3, [pc, #440]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a1d8:	e001      	b.n	800a1de <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800a1da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a1de:	685a      	ldr	r2, [r3, #4]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4969      	ldr	r1, [pc, #420]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a1e6:	428b      	cmp	r3, r1
 800a1e8:	d101      	bne.n	800a1ee <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800a1ea:	4b69      	ldr	r3, [pc, #420]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a1ec:	e001      	b.n	800a1f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800a1ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a1f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a1f6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	685a      	ldr	r2, [r3, #4]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a206:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a208:	2300      	movs	r3, #0
 800a20a:	60fb      	str	r3, [r7, #12]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	60fb      	str	r3, [r7, #12]
 800a21c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2201      	movs	r2, #1
 800a222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a22a:	f043 0202 	orr.w	r2, r3, #2
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f7ff fe04 	bl	8009e40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a238:	69fb      	ldr	r3, [r7, #28]
 800a23a:	f003 0308 	and.w	r3, r3, #8
 800a23e:	2b08      	cmp	r3, #8
 800a240:	f040 80c3 	bne.w	800a3ca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	f003 0320 	and.w	r3, r3, #32
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	f000 80bd 	beq.w	800a3ca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	685a      	ldr	r2, [r3, #4]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a25e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a49      	ldr	r2, [pc, #292]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d101      	bne.n	800a26e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a26a:	4b49      	ldr	r3, [pc, #292]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a26c:	e001      	b.n	800a272 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a26e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a272:	685a      	ldr	r2, [r3, #4]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4944      	ldr	r1, [pc, #272]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a27a:	428b      	cmp	r3, r1
 800a27c:	d101      	bne.n	800a282 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a27e:	4b44      	ldr	r3, [pc, #272]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a280:	e001      	b.n	800a286 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a282:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a286:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a28a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a28c:	2300      	movs	r3, #0
 800a28e:	60bb      	str	r3, [r7, #8]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	60bb      	str	r3, [r7, #8]
 800a298:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2201      	movs	r2, #1
 800a29e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2a6:	f043 0204 	orr.w	r2, r3, #4
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f7ff fdc6 	bl	8009e40 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a2b4:	e089      	b.n	800a3ca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	f003 0302 	and.w	r3, r3, #2
 800a2bc:	2b02      	cmp	r3, #2
 800a2be:	d107      	bne.n	800a2d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f8be 	bl	800a44c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800a2d0:	69fb      	ldr	r3, [r7, #28]
 800a2d2:	f003 0301 	and.w	r3, r3, #1
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d107      	bne.n	800a2ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d002      	beq.n	800a2ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f000 f8fd 	bl	800a4e4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2f0:	2b40      	cmp	r3, #64	; 0x40
 800a2f2:	d12f      	bne.n	800a354 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	f003 0320 	and.w	r3, r3, #32
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d02a      	beq.n	800a354 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	685a      	ldr	r2, [r3, #4]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a30c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a1e      	ldr	r2, [pc, #120]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d101      	bne.n	800a31c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800a318:	4b1d      	ldr	r3, [pc, #116]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a31a:	e001      	b.n	800a320 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800a31c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a320:	685a      	ldr	r2, [r3, #4]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4919      	ldr	r1, [pc, #100]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a328:	428b      	cmp	r3, r1
 800a32a:	d101      	bne.n	800a330 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800a32c:	4b18      	ldr	r3, [pc, #96]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a32e:	e001      	b.n	800a334 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800a330:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a334:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a338:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a346:	f043 0202 	orr.w	r2, r3, #2
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f7ff fd76 	bl	8009e40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a354:	69bb      	ldr	r3, [r7, #24]
 800a356:	f003 0308 	and.w	r3, r3, #8
 800a35a:	2b08      	cmp	r3, #8
 800a35c:	d136      	bne.n	800a3cc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	f003 0320 	and.w	r3, r3, #32
 800a364:	2b00      	cmp	r3, #0
 800a366:	d031      	beq.n	800a3cc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a07      	ldr	r2, [pc, #28]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d101      	bne.n	800a376 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800a372:	4b07      	ldr	r3, [pc, #28]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a374:	e001      	b.n	800a37a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800a376:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a37a:	685a      	ldr	r2, [r3, #4]
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4902      	ldr	r1, [pc, #8]	; (800a38c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a382:	428b      	cmp	r3, r1
 800a384:	d106      	bne.n	800a394 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800a386:	4b02      	ldr	r3, [pc, #8]	; (800a390 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a388:	e006      	b.n	800a398 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800a38a:	bf00      	nop
 800a38c:	40003800 	.word	0x40003800
 800a390:	40003400 	.word	0x40003400
 800a394:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a398:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a39c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	685a      	ldr	r2, [r3, #4]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a3ac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3ba:	f043 0204 	orr.w	r2, r3, #4
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f7ff fd3c 	bl	8009e40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a3c8:	e000      	b.n	800a3cc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a3ca:	bf00      	nop
}
 800a3cc:	bf00      	nop
 800a3ce:	3720      	adds	r7, #32
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f4:	1c99      	adds	r1, r3, #2
 800a3f6:	687a      	ldr	r2, [r7, #4]
 800a3f8:	6251      	str	r1, [r2, #36]	; 0x24
 800a3fa:	881a      	ldrh	r2, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a406:	b29b      	uxth	r3, r3
 800a408:	3b01      	subs	r3, #1
 800a40a:	b29a      	uxth	r2, r3
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a414:	b29b      	uxth	r3, r3
 800a416:	2b00      	cmp	r3, #0
 800a418:	d113      	bne.n	800a442 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	685a      	ldr	r2, [r3, #4]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a428:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a42e:	b29b      	uxth	r3, r3
 800a430:	2b00      	cmp	r3, #0
 800a432:	d106      	bne.n	800a442 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f7ff ffc9 	bl	800a3d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a442:	bf00      	nop
 800a444:	3708      	adds	r7, #8
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
	...

0800a44c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a458:	1c99      	adds	r1, r3, #2
 800a45a:	687a      	ldr	r2, [r7, #4]
 800a45c:	6251      	str	r1, [r2, #36]	; 0x24
 800a45e:	8819      	ldrh	r1, [r3, #0]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a1d      	ldr	r2, [pc, #116]	; (800a4dc <I2SEx_TxISR_I2SExt+0x90>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d101      	bne.n	800a46e <I2SEx_TxISR_I2SExt+0x22>
 800a46a:	4b1d      	ldr	r3, [pc, #116]	; (800a4e0 <I2SEx_TxISR_I2SExt+0x94>)
 800a46c:	e001      	b.n	800a472 <I2SEx_TxISR_I2SExt+0x26>
 800a46e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a472:	460a      	mov	r2, r1
 800a474:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	3b01      	subs	r3, #1
 800a47e:	b29a      	uxth	r2, r3
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a488:	b29b      	uxth	r3, r3
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d121      	bne.n	800a4d2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a12      	ldr	r2, [pc, #72]	; (800a4dc <I2SEx_TxISR_I2SExt+0x90>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d101      	bne.n	800a49c <I2SEx_TxISR_I2SExt+0x50>
 800a498:	4b11      	ldr	r3, [pc, #68]	; (800a4e0 <I2SEx_TxISR_I2SExt+0x94>)
 800a49a:	e001      	b.n	800a4a0 <I2SEx_TxISR_I2SExt+0x54>
 800a49c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a4a0:	685a      	ldr	r2, [r3, #4]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	490d      	ldr	r1, [pc, #52]	; (800a4dc <I2SEx_TxISR_I2SExt+0x90>)
 800a4a8:	428b      	cmp	r3, r1
 800a4aa:	d101      	bne.n	800a4b0 <I2SEx_TxISR_I2SExt+0x64>
 800a4ac:	4b0c      	ldr	r3, [pc, #48]	; (800a4e0 <I2SEx_TxISR_I2SExt+0x94>)
 800a4ae:	e001      	b.n	800a4b4 <I2SEx_TxISR_I2SExt+0x68>
 800a4b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a4b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a4b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d106      	bne.n	800a4d2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f7ff ff81 	bl	800a3d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a4d2:	bf00      	nop
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	40003800 	.word	0x40003800
 800a4e0:	40003400 	.word	0x40003400

0800a4e4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	68d8      	ldr	r0, [r3, #12]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4f6:	1c99      	adds	r1, r3, #2
 800a4f8:	687a      	ldr	r2, [r7, #4]
 800a4fa:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a4fc:	b282      	uxth	r2, r0
 800a4fe:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a504:	b29b      	uxth	r3, r3
 800a506:	3b01      	subs	r3, #1
 800a508:	b29a      	uxth	r2, r3
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a512:	b29b      	uxth	r3, r3
 800a514:	2b00      	cmp	r3, #0
 800a516:	d113      	bne.n	800a540 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	685a      	ldr	r2, [r3, #4]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a526:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d106      	bne.n	800a540 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2201      	movs	r2, #1
 800a536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f7ff ff4a 	bl	800a3d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a540:	bf00      	nop
 800a542:	3708      	adds	r7, #8
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b082      	sub	sp, #8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a20      	ldr	r2, [pc, #128]	; (800a5d8 <I2SEx_RxISR_I2SExt+0x90>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d101      	bne.n	800a55e <I2SEx_RxISR_I2SExt+0x16>
 800a55a:	4b20      	ldr	r3, [pc, #128]	; (800a5dc <I2SEx_RxISR_I2SExt+0x94>)
 800a55c:	e001      	b.n	800a562 <I2SEx_RxISR_I2SExt+0x1a>
 800a55e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a562:	68d8      	ldr	r0, [r3, #12]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a568:	1c99      	adds	r1, r3, #2
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a56e:	b282      	uxth	r2, r0
 800a570:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a576:	b29b      	uxth	r3, r3
 800a578:	3b01      	subs	r3, #1
 800a57a:	b29a      	uxth	r2, r3
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a584:	b29b      	uxth	r3, r3
 800a586:	2b00      	cmp	r3, #0
 800a588:	d121      	bne.n	800a5ce <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	4a12      	ldr	r2, [pc, #72]	; (800a5d8 <I2SEx_RxISR_I2SExt+0x90>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d101      	bne.n	800a598 <I2SEx_RxISR_I2SExt+0x50>
 800a594:	4b11      	ldr	r3, [pc, #68]	; (800a5dc <I2SEx_RxISR_I2SExt+0x94>)
 800a596:	e001      	b.n	800a59c <I2SEx_RxISR_I2SExt+0x54>
 800a598:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a59c:	685a      	ldr	r2, [r3, #4]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	490d      	ldr	r1, [pc, #52]	; (800a5d8 <I2SEx_RxISR_I2SExt+0x90>)
 800a5a4:	428b      	cmp	r3, r1
 800a5a6:	d101      	bne.n	800a5ac <I2SEx_RxISR_I2SExt+0x64>
 800a5a8:	4b0c      	ldr	r3, [pc, #48]	; (800a5dc <I2SEx_RxISR_I2SExt+0x94>)
 800a5aa:	e001      	b.n	800a5b0 <I2SEx_RxISR_I2SExt+0x68>
 800a5ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5b0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a5b4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5ba:	b29b      	uxth	r3, r3
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d106      	bne.n	800a5ce <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f7ff ff03 	bl	800a3d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a5ce:	bf00      	nop
 800a5d0:	3708      	adds	r7, #8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	40003800 	.word	0x40003800
 800a5dc:	40003400 	.word	0x40003400

0800a5e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b086      	sub	sp, #24
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d101      	bne.n	800a5f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	e267      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f003 0301 	and.w	r3, r3, #1
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d075      	beq.n	800a6ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a5fe:	4b88      	ldr	r3, [pc, #544]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	f003 030c 	and.w	r3, r3, #12
 800a606:	2b04      	cmp	r3, #4
 800a608:	d00c      	beq.n	800a624 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a60a:	4b85      	ldr	r3, [pc, #532]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a60c:	689b      	ldr	r3, [r3, #8]
 800a60e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a612:	2b08      	cmp	r3, #8
 800a614:	d112      	bne.n	800a63c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a616:	4b82      	ldr	r3, [pc, #520]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a61e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a622:	d10b      	bne.n	800a63c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a624:	4b7e      	ldr	r3, [pc, #504]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d05b      	beq.n	800a6e8 <HAL_RCC_OscConfig+0x108>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d157      	bne.n	800a6e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a638:	2301      	movs	r3, #1
 800a63a:	e242      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a644:	d106      	bne.n	800a654 <HAL_RCC_OscConfig+0x74>
 800a646:	4b76      	ldr	r3, [pc, #472]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a75      	ldr	r2, [pc, #468]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a64c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a650:	6013      	str	r3, [r2, #0]
 800a652:	e01d      	b.n	800a690 <HAL_RCC_OscConfig+0xb0>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a65c:	d10c      	bne.n	800a678 <HAL_RCC_OscConfig+0x98>
 800a65e:	4b70      	ldr	r3, [pc, #448]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	4a6f      	ldr	r2, [pc, #444]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a668:	6013      	str	r3, [r2, #0]
 800a66a:	4b6d      	ldr	r3, [pc, #436]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a6c      	ldr	r2, [pc, #432]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a674:	6013      	str	r3, [r2, #0]
 800a676:	e00b      	b.n	800a690 <HAL_RCC_OscConfig+0xb0>
 800a678:	4b69      	ldr	r3, [pc, #420]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4a68      	ldr	r2, [pc, #416]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a67e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a682:	6013      	str	r3, [r2, #0]
 800a684:	4b66      	ldr	r3, [pc, #408]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a65      	ldr	r2, [pc, #404]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a68a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a68e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d013      	beq.n	800a6c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a698:	f7fe f9f2 	bl	8008a80 <HAL_GetTick>
 800a69c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a69e:	e008      	b.n	800a6b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6a0:	f7fe f9ee 	bl	8008a80 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	2b64      	cmp	r3, #100	; 0x64
 800a6ac:	d901      	bls.n	800a6b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e207      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6b2:	4b5b      	ldr	r3, [pc, #364]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d0f0      	beq.n	800a6a0 <HAL_RCC_OscConfig+0xc0>
 800a6be:	e014      	b.n	800a6ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a6c0:	f7fe f9de 	bl	8008a80 <HAL_GetTick>
 800a6c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a6c6:	e008      	b.n	800a6da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6c8:	f7fe f9da 	bl	8008a80 <HAL_GetTick>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	1ad3      	subs	r3, r2, r3
 800a6d2:	2b64      	cmp	r3, #100	; 0x64
 800a6d4:	d901      	bls.n	800a6da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e1f3      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a6da:	4b51      	ldr	r3, [pc, #324]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1f0      	bne.n	800a6c8 <HAL_RCC_OscConfig+0xe8>
 800a6e6:	e000      	b.n	800a6ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f003 0302 	and.w	r3, r3, #2
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d063      	beq.n	800a7be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a6f6:	4b4a      	ldr	r3, [pc, #296]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a6f8:	689b      	ldr	r3, [r3, #8]
 800a6fa:	f003 030c 	and.w	r3, r3, #12
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d00b      	beq.n	800a71a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a702:	4b47      	ldr	r3, [pc, #284]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a70a:	2b08      	cmp	r3, #8
 800a70c:	d11c      	bne.n	800a748 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a70e:	4b44      	ldr	r3, [pc, #272]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a710:	685b      	ldr	r3, [r3, #4]
 800a712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a716:	2b00      	cmp	r3, #0
 800a718:	d116      	bne.n	800a748 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a71a:	4b41      	ldr	r3, [pc, #260]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f003 0302 	and.w	r3, r3, #2
 800a722:	2b00      	cmp	r3, #0
 800a724:	d005      	beq.n	800a732 <HAL_RCC_OscConfig+0x152>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	68db      	ldr	r3, [r3, #12]
 800a72a:	2b01      	cmp	r3, #1
 800a72c:	d001      	beq.n	800a732 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	e1c7      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a732:	4b3b      	ldr	r3, [pc, #236]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	691b      	ldr	r3, [r3, #16]
 800a73e:	00db      	lsls	r3, r3, #3
 800a740:	4937      	ldr	r1, [pc, #220]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a742:	4313      	orrs	r3, r2
 800a744:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a746:	e03a      	b.n	800a7be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	68db      	ldr	r3, [r3, #12]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d020      	beq.n	800a792 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a750:	4b34      	ldr	r3, [pc, #208]	; (800a824 <HAL_RCC_OscConfig+0x244>)
 800a752:	2201      	movs	r2, #1
 800a754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a756:	f7fe f993 	bl	8008a80 <HAL_GetTick>
 800a75a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a75c:	e008      	b.n	800a770 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a75e:	f7fe f98f 	bl	8008a80 <HAL_GetTick>
 800a762:	4602      	mov	r2, r0
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	1ad3      	subs	r3, r2, r3
 800a768:	2b02      	cmp	r3, #2
 800a76a:	d901      	bls.n	800a770 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a76c:	2303      	movs	r3, #3
 800a76e:	e1a8      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a770:	4b2b      	ldr	r3, [pc, #172]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f003 0302 	and.w	r3, r3, #2
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d0f0      	beq.n	800a75e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a77c:	4b28      	ldr	r3, [pc, #160]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	00db      	lsls	r3, r3, #3
 800a78a:	4925      	ldr	r1, [pc, #148]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a78c:	4313      	orrs	r3, r2
 800a78e:	600b      	str	r3, [r1, #0]
 800a790:	e015      	b.n	800a7be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a792:	4b24      	ldr	r3, [pc, #144]	; (800a824 <HAL_RCC_OscConfig+0x244>)
 800a794:	2200      	movs	r2, #0
 800a796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a798:	f7fe f972 	bl	8008a80 <HAL_GetTick>
 800a79c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a79e:	e008      	b.n	800a7b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a7a0:	f7fe f96e 	bl	8008a80 <HAL_GetTick>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	1ad3      	subs	r3, r2, r3
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d901      	bls.n	800a7b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a7ae:	2303      	movs	r3, #3
 800a7b0:	e187      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a7b2:	4b1b      	ldr	r3, [pc, #108]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f003 0302 	and.w	r3, r3, #2
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d1f0      	bne.n	800a7a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f003 0308 	and.w	r3, r3, #8
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d036      	beq.n	800a838 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	695b      	ldr	r3, [r3, #20]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d016      	beq.n	800a800 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a7d2:	4b15      	ldr	r3, [pc, #84]	; (800a828 <HAL_RCC_OscConfig+0x248>)
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7d8:	f7fe f952 	bl	8008a80 <HAL_GetTick>
 800a7dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7de:	e008      	b.n	800a7f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a7e0:	f7fe f94e 	bl	8008a80 <HAL_GetTick>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	1ad3      	subs	r3, r2, r3
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	d901      	bls.n	800a7f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	e167      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7f2:	4b0b      	ldr	r3, [pc, #44]	; (800a820 <HAL_RCC_OscConfig+0x240>)
 800a7f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7f6:	f003 0302 	and.w	r3, r3, #2
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d0f0      	beq.n	800a7e0 <HAL_RCC_OscConfig+0x200>
 800a7fe:	e01b      	b.n	800a838 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a800:	4b09      	ldr	r3, [pc, #36]	; (800a828 <HAL_RCC_OscConfig+0x248>)
 800a802:	2200      	movs	r2, #0
 800a804:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a806:	f7fe f93b 	bl	8008a80 <HAL_GetTick>
 800a80a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a80c:	e00e      	b.n	800a82c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a80e:	f7fe f937 	bl	8008a80 <HAL_GetTick>
 800a812:	4602      	mov	r2, r0
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	1ad3      	subs	r3, r2, r3
 800a818:	2b02      	cmp	r3, #2
 800a81a:	d907      	bls.n	800a82c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a81c:	2303      	movs	r3, #3
 800a81e:	e150      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
 800a820:	40023800 	.word	0x40023800
 800a824:	42470000 	.word	0x42470000
 800a828:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a82c:	4b88      	ldr	r3, [pc, #544]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a82e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a830:	f003 0302 	and.w	r3, r3, #2
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1ea      	bne.n	800a80e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f003 0304 	and.w	r3, r3, #4
 800a840:	2b00      	cmp	r3, #0
 800a842:	f000 8097 	beq.w	800a974 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a846:	2300      	movs	r3, #0
 800a848:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a84a:	4b81      	ldr	r3, [pc, #516]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a84c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a84e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10f      	bne.n	800a876 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a856:	2300      	movs	r3, #0
 800a858:	60bb      	str	r3, [r7, #8]
 800a85a:	4b7d      	ldr	r3, [pc, #500]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a85c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a85e:	4a7c      	ldr	r2, [pc, #496]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a864:	6413      	str	r3, [r2, #64]	; 0x40
 800a866:	4b7a      	ldr	r3, [pc, #488]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a86a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a86e:	60bb      	str	r3, [r7, #8]
 800a870:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a872:	2301      	movs	r3, #1
 800a874:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a876:	4b77      	ldr	r3, [pc, #476]	; (800aa54 <HAL_RCC_OscConfig+0x474>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d118      	bne.n	800a8b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a882:	4b74      	ldr	r3, [pc, #464]	; (800aa54 <HAL_RCC_OscConfig+0x474>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a73      	ldr	r2, [pc, #460]	; (800aa54 <HAL_RCC_OscConfig+0x474>)
 800a888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a88c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a88e:	f7fe f8f7 	bl	8008a80 <HAL_GetTick>
 800a892:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a894:	e008      	b.n	800a8a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a896:	f7fe f8f3 	bl	8008a80 <HAL_GetTick>
 800a89a:	4602      	mov	r2, r0
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	1ad3      	subs	r3, r2, r3
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	d901      	bls.n	800a8a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	e10c      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a8a8:	4b6a      	ldr	r3, [pc, #424]	; (800aa54 <HAL_RCC_OscConfig+0x474>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d0f0      	beq.n	800a896 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d106      	bne.n	800a8ca <HAL_RCC_OscConfig+0x2ea>
 800a8bc:	4b64      	ldr	r3, [pc, #400]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8c0:	4a63      	ldr	r2, [pc, #396]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8c2:	f043 0301 	orr.w	r3, r3, #1
 800a8c6:	6713      	str	r3, [r2, #112]	; 0x70
 800a8c8:	e01c      	b.n	800a904 <HAL_RCC_OscConfig+0x324>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	689b      	ldr	r3, [r3, #8]
 800a8ce:	2b05      	cmp	r3, #5
 800a8d0:	d10c      	bne.n	800a8ec <HAL_RCC_OscConfig+0x30c>
 800a8d2:	4b5f      	ldr	r3, [pc, #380]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8d6:	4a5e      	ldr	r2, [pc, #376]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8d8:	f043 0304 	orr.w	r3, r3, #4
 800a8dc:	6713      	str	r3, [r2, #112]	; 0x70
 800a8de:	4b5c      	ldr	r3, [pc, #368]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8e2:	4a5b      	ldr	r2, [pc, #364]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8e4:	f043 0301 	orr.w	r3, r3, #1
 800a8e8:	6713      	str	r3, [r2, #112]	; 0x70
 800a8ea:	e00b      	b.n	800a904 <HAL_RCC_OscConfig+0x324>
 800a8ec:	4b58      	ldr	r3, [pc, #352]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8f0:	4a57      	ldr	r2, [pc, #348]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8f2:	f023 0301 	bic.w	r3, r3, #1
 800a8f6:	6713      	str	r3, [r2, #112]	; 0x70
 800a8f8:	4b55      	ldr	r3, [pc, #340]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8fc:	4a54      	ldr	r2, [pc, #336]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a8fe:	f023 0304 	bic.w	r3, r3, #4
 800a902:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d015      	beq.n	800a938 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a90c:	f7fe f8b8 	bl	8008a80 <HAL_GetTick>
 800a910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a912:	e00a      	b.n	800a92a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a914:	f7fe f8b4 	bl	8008a80 <HAL_GetTick>
 800a918:	4602      	mov	r2, r0
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	1ad3      	subs	r3, r2, r3
 800a91e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a922:	4293      	cmp	r3, r2
 800a924:	d901      	bls.n	800a92a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a926:	2303      	movs	r3, #3
 800a928:	e0cb      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a92a:	4b49      	ldr	r3, [pc, #292]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a92c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a92e:	f003 0302 	and.w	r3, r3, #2
 800a932:	2b00      	cmp	r3, #0
 800a934:	d0ee      	beq.n	800a914 <HAL_RCC_OscConfig+0x334>
 800a936:	e014      	b.n	800a962 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a938:	f7fe f8a2 	bl	8008a80 <HAL_GetTick>
 800a93c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a93e:	e00a      	b.n	800a956 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a940:	f7fe f89e 	bl	8008a80 <HAL_GetTick>
 800a944:	4602      	mov	r2, r0
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	1ad3      	subs	r3, r2, r3
 800a94a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a94e:	4293      	cmp	r3, r2
 800a950:	d901      	bls.n	800a956 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a952:	2303      	movs	r3, #3
 800a954:	e0b5      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a956:	4b3e      	ldr	r3, [pc, #248]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1ee      	bne.n	800a940 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a962:	7dfb      	ldrb	r3, [r7, #23]
 800a964:	2b01      	cmp	r3, #1
 800a966:	d105      	bne.n	800a974 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a968:	4b39      	ldr	r3, [pc, #228]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a96a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a96c:	4a38      	ldr	r2, [pc, #224]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a96e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a972:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	699b      	ldr	r3, [r3, #24]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	f000 80a1 	beq.w	800aac0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a97e:	4b34      	ldr	r3, [pc, #208]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	f003 030c 	and.w	r3, r3, #12
 800a986:	2b08      	cmp	r3, #8
 800a988:	d05c      	beq.n	800aa44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	2b02      	cmp	r3, #2
 800a990:	d141      	bne.n	800aa16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a992:	4b31      	ldr	r3, [pc, #196]	; (800aa58 <HAL_RCC_OscConfig+0x478>)
 800a994:	2200      	movs	r2, #0
 800a996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a998:	f7fe f872 	bl	8008a80 <HAL_GetTick>
 800a99c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a99e:	e008      	b.n	800a9b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9a0:	f7fe f86e 	bl	8008a80 <HAL_GetTick>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	1ad3      	subs	r3, r2, r3
 800a9aa:	2b02      	cmp	r3, #2
 800a9ac:	d901      	bls.n	800a9b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	e087      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9b2:	4b27      	ldr	r3, [pc, #156]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d1f0      	bne.n	800a9a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	69da      	ldr	r2, [r3, #28]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a1b      	ldr	r3, [r3, #32]
 800a9c6:	431a      	orrs	r2, r3
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9cc:	019b      	lsls	r3, r3, #6
 800a9ce:	431a      	orrs	r2, r3
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9d4:	085b      	lsrs	r3, r3, #1
 800a9d6:	3b01      	subs	r3, #1
 800a9d8:	041b      	lsls	r3, r3, #16
 800a9da:	431a      	orrs	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e0:	061b      	lsls	r3, r3, #24
 800a9e2:	491b      	ldr	r1, [pc, #108]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a9e8:	4b1b      	ldr	r3, [pc, #108]	; (800aa58 <HAL_RCC_OscConfig+0x478>)
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9ee:	f7fe f847 	bl	8008a80 <HAL_GetTick>
 800a9f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9f4:	e008      	b.n	800aa08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9f6:	f7fe f843 	bl	8008a80 <HAL_GetTick>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	1ad3      	subs	r3, r2, r3
 800aa00:	2b02      	cmp	r3, #2
 800aa02:	d901      	bls.n	800aa08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800aa04:	2303      	movs	r3, #3
 800aa06:	e05c      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa08:	4b11      	ldr	r3, [pc, #68]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d0f0      	beq.n	800a9f6 <HAL_RCC_OscConfig+0x416>
 800aa14:	e054      	b.n	800aac0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa16:	4b10      	ldr	r3, [pc, #64]	; (800aa58 <HAL_RCC_OscConfig+0x478>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa1c:	f7fe f830 	bl	8008a80 <HAL_GetTick>
 800aa20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa22:	e008      	b.n	800aa36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa24:	f7fe f82c 	bl	8008a80 <HAL_GetTick>
 800aa28:	4602      	mov	r2, r0
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	1ad3      	subs	r3, r2, r3
 800aa2e:	2b02      	cmp	r3, #2
 800aa30:	d901      	bls.n	800aa36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800aa32:	2303      	movs	r3, #3
 800aa34:	e045      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa36:	4b06      	ldr	r3, [pc, #24]	; (800aa50 <HAL_RCC_OscConfig+0x470>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1f0      	bne.n	800aa24 <HAL_RCC_OscConfig+0x444>
 800aa42:	e03d      	b.n	800aac0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	699b      	ldr	r3, [r3, #24]
 800aa48:	2b01      	cmp	r3, #1
 800aa4a:	d107      	bne.n	800aa5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	e038      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
 800aa50:	40023800 	.word	0x40023800
 800aa54:	40007000 	.word	0x40007000
 800aa58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800aa5c:	4b1b      	ldr	r3, [pc, #108]	; (800aacc <HAL_RCC_OscConfig+0x4ec>)
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	2b01      	cmp	r3, #1
 800aa68:	d028      	beq.n	800aabc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa74:	429a      	cmp	r2, r3
 800aa76:	d121      	bne.n	800aabc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa82:	429a      	cmp	r2, r3
 800aa84:	d11a      	bne.n	800aabc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800aa86:	68fa      	ldr	r2, [r7, #12]
 800aa88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800aa92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d111      	bne.n	800aabc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaa2:	085b      	lsrs	r3, r3, #1
 800aaa4:	3b01      	subs	r3, #1
 800aaa6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d107      	bne.n	800aabc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d001      	beq.n	800aac0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800aabc:	2301      	movs	r3, #1
 800aabe:	e000      	b.n	800aac2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800aac0:	2300      	movs	r3, #0
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3718      	adds	r7, #24
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	40023800 	.word	0x40023800

0800aad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b084      	sub	sp, #16
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d101      	bne.n	800aae4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aae0:	2301      	movs	r3, #1
 800aae2:	e0cc      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800aae4:	4b68      	ldr	r3, [pc, #416]	; (800ac88 <HAL_RCC_ClockConfig+0x1b8>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f003 0307 	and.w	r3, r3, #7
 800aaec:	683a      	ldr	r2, [r7, #0]
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d90c      	bls.n	800ab0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aaf2:	4b65      	ldr	r3, [pc, #404]	; (800ac88 <HAL_RCC_ClockConfig+0x1b8>)
 800aaf4:	683a      	ldr	r2, [r7, #0]
 800aaf6:	b2d2      	uxtb	r2, r2
 800aaf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aafa:	4b63      	ldr	r3, [pc, #396]	; (800ac88 <HAL_RCC_ClockConfig+0x1b8>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 0307 	and.w	r3, r3, #7
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d001      	beq.n	800ab0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	e0b8      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0302 	and.w	r3, r3, #2
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d020      	beq.n	800ab5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 0304 	and.w	r3, r3, #4
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d005      	beq.n	800ab30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ab24:	4b59      	ldr	r3, [pc, #356]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	4a58      	ldr	r2, [pc, #352]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800ab2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f003 0308 	and.w	r3, r3, #8
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d005      	beq.n	800ab48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ab3c:	4b53      	ldr	r3, [pc, #332]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	4a52      	ldr	r2, [pc, #328]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ab46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab48:	4b50      	ldr	r3, [pc, #320]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	689b      	ldr	r3, [r3, #8]
 800ab54:	494d      	ldr	r1, [pc, #308]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab56:	4313      	orrs	r3, r2
 800ab58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f003 0301 	and.w	r3, r3, #1
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d044      	beq.n	800abf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d107      	bne.n	800ab7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ab6e:	4b47      	ldr	r3, [pc, #284]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d119      	bne.n	800abae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e07f      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	685b      	ldr	r3, [r3, #4]
 800ab82:	2b02      	cmp	r3, #2
 800ab84:	d003      	beq.n	800ab8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ab8a:	2b03      	cmp	r3, #3
 800ab8c:	d107      	bne.n	800ab9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab8e:	4b3f      	ldr	r3, [pc, #252]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d109      	bne.n	800abae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	e06f      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ab9e:	4b3b      	ldr	r3, [pc, #236]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f003 0302 	and.w	r3, r3, #2
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d101      	bne.n	800abae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800abaa:	2301      	movs	r3, #1
 800abac:	e067      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800abae:	4b37      	ldr	r3, [pc, #220]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	f023 0203 	bic.w	r2, r3, #3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	4934      	ldr	r1, [pc, #208]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800abbc:	4313      	orrs	r3, r2
 800abbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800abc0:	f7fd ff5e 	bl	8008a80 <HAL_GetTick>
 800abc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800abc6:	e00a      	b.n	800abde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800abc8:	f7fd ff5a 	bl	8008a80 <HAL_GetTick>
 800abcc:	4602      	mov	r2, r0
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	1ad3      	subs	r3, r2, r3
 800abd2:	f241 3288 	movw	r2, #5000	; 0x1388
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d901      	bls.n	800abde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800abda:	2303      	movs	r3, #3
 800abdc:	e04f      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800abde:	4b2b      	ldr	r3, [pc, #172]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	f003 020c 	and.w	r2, r3, #12
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	009b      	lsls	r3, r3, #2
 800abec:	429a      	cmp	r2, r3
 800abee:	d1eb      	bne.n	800abc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800abf0:	4b25      	ldr	r3, [pc, #148]	; (800ac88 <HAL_RCC_ClockConfig+0x1b8>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f003 0307 	and.w	r3, r3, #7
 800abf8:	683a      	ldr	r2, [r7, #0]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d20c      	bcs.n	800ac18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800abfe:	4b22      	ldr	r3, [pc, #136]	; (800ac88 <HAL_RCC_ClockConfig+0x1b8>)
 800ac00:	683a      	ldr	r2, [r7, #0]
 800ac02:	b2d2      	uxtb	r2, r2
 800ac04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac06:	4b20      	ldr	r3, [pc, #128]	; (800ac88 <HAL_RCC_ClockConfig+0x1b8>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 0307 	and.w	r3, r3, #7
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d001      	beq.n	800ac18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ac14:	2301      	movs	r3, #1
 800ac16:	e032      	b.n	800ac7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f003 0304 	and.w	r3, r3, #4
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d008      	beq.n	800ac36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ac24:	4b19      	ldr	r3, [pc, #100]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ac26:	689b      	ldr	r3, [r3, #8]
 800ac28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	68db      	ldr	r3, [r3, #12]
 800ac30:	4916      	ldr	r1, [pc, #88]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ac32:	4313      	orrs	r3, r2
 800ac34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f003 0308 	and.w	r3, r3, #8
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d009      	beq.n	800ac56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ac42:	4b12      	ldr	r3, [pc, #72]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ac44:	689b      	ldr	r3, [r3, #8]
 800ac46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	691b      	ldr	r3, [r3, #16]
 800ac4e:	00db      	lsls	r3, r3, #3
 800ac50:	490e      	ldr	r1, [pc, #56]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ac52:	4313      	orrs	r3, r2
 800ac54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ac56:	f000 f821 	bl	800ac9c <HAL_RCC_GetSysClockFreq>
 800ac5a:	4602      	mov	r2, r0
 800ac5c:	4b0b      	ldr	r3, [pc, #44]	; (800ac8c <HAL_RCC_ClockConfig+0x1bc>)
 800ac5e:	689b      	ldr	r3, [r3, #8]
 800ac60:	091b      	lsrs	r3, r3, #4
 800ac62:	f003 030f 	and.w	r3, r3, #15
 800ac66:	490a      	ldr	r1, [pc, #40]	; (800ac90 <HAL_RCC_ClockConfig+0x1c0>)
 800ac68:	5ccb      	ldrb	r3, [r1, r3]
 800ac6a:	fa22 f303 	lsr.w	r3, r2, r3
 800ac6e:	4a09      	ldr	r2, [pc, #36]	; (800ac94 <HAL_RCC_ClockConfig+0x1c4>)
 800ac70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800ac72:	4b09      	ldr	r3, [pc, #36]	; (800ac98 <HAL_RCC_ClockConfig+0x1c8>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7fd febe 	bl	80089f8 <HAL_InitTick>

  return HAL_OK;
 800ac7c:	2300      	movs	r3, #0
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3710      	adds	r7, #16
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop
 800ac88:	40023c00 	.word	0x40023c00
 800ac8c:	40023800 	.word	0x40023800
 800ac90:	08013b3c 	.word	0x08013b3c
 800ac94:	20000434 	.word	0x20000434
 800ac98:	20000440 	.word	0x20000440

0800ac9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aca0:	b094      	sub	sp, #80	; 0x50
 800aca2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800aca4:	2300      	movs	r3, #0
 800aca6:	647b      	str	r3, [r7, #68]	; 0x44
 800aca8:	2300      	movs	r3, #0
 800acaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800acac:	2300      	movs	r3, #0
 800acae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800acb0:	2300      	movs	r3, #0
 800acb2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800acb4:	4b79      	ldr	r3, [pc, #484]	; (800ae9c <HAL_RCC_GetSysClockFreq+0x200>)
 800acb6:	689b      	ldr	r3, [r3, #8]
 800acb8:	f003 030c 	and.w	r3, r3, #12
 800acbc:	2b08      	cmp	r3, #8
 800acbe:	d00d      	beq.n	800acdc <HAL_RCC_GetSysClockFreq+0x40>
 800acc0:	2b08      	cmp	r3, #8
 800acc2:	f200 80e1 	bhi.w	800ae88 <HAL_RCC_GetSysClockFreq+0x1ec>
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d002      	beq.n	800acd0 <HAL_RCC_GetSysClockFreq+0x34>
 800acca:	2b04      	cmp	r3, #4
 800accc:	d003      	beq.n	800acd6 <HAL_RCC_GetSysClockFreq+0x3a>
 800acce:	e0db      	b.n	800ae88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800acd0:	4b73      	ldr	r3, [pc, #460]	; (800aea0 <HAL_RCC_GetSysClockFreq+0x204>)
 800acd2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800acd4:	e0db      	b.n	800ae8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800acd6:	4b73      	ldr	r3, [pc, #460]	; (800aea4 <HAL_RCC_GetSysClockFreq+0x208>)
 800acd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800acda:	e0d8      	b.n	800ae8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800acdc:	4b6f      	ldr	r3, [pc, #444]	; (800ae9c <HAL_RCC_GetSysClockFreq+0x200>)
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ace4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ace6:	4b6d      	ldr	r3, [pc, #436]	; (800ae9c <HAL_RCC_GetSysClockFreq+0x200>)
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d063      	beq.n	800adba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800acf2:	4b6a      	ldr	r3, [pc, #424]	; (800ae9c <HAL_RCC_GetSysClockFreq+0x200>)
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	099b      	lsrs	r3, r3, #6
 800acf8:	2200      	movs	r2, #0
 800acfa:	63bb      	str	r3, [r7, #56]	; 0x38
 800acfc:	63fa      	str	r2, [r7, #60]	; 0x3c
 800acfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad04:	633b      	str	r3, [r7, #48]	; 0x30
 800ad06:	2300      	movs	r3, #0
 800ad08:	637b      	str	r3, [r7, #52]	; 0x34
 800ad0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800ad0e:	4622      	mov	r2, r4
 800ad10:	462b      	mov	r3, r5
 800ad12:	f04f 0000 	mov.w	r0, #0
 800ad16:	f04f 0100 	mov.w	r1, #0
 800ad1a:	0159      	lsls	r1, r3, #5
 800ad1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ad20:	0150      	lsls	r0, r2, #5
 800ad22:	4602      	mov	r2, r0
 800ad24:	460b      	mov	r3, r1
 800ad26:	4621      	mov	r1, r4
 800ad28:	1a51      	subs	r1, r2, r1
 800ad2a:	6139      	str	r1, [r7, #16]
 800ad2c:	4629      	mov	r1, r5
 800ad2e:	eb63 0301 	sbc.w	r3, r3, r1
 800ad32:	617b      	str	r3, [r7, #20]
 800ad34:	f04f 0200 	mov.w	r2, #0
 800ad38:	f04f 0300 	mov.w	r3, #0
 800ad3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ad40:	4659      	mov	r1, fp
 800ad42:	018b      	lsls	r3, r1, #6
 800ad44:	4651      	mov	r1, sl
 800ad46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800ad4a:	4651      	mov	r1, sl
 800ad4c:	018a      	lsls	r2, r1, #6
 800ad4e:	4651      	mov	r1, sl
 800ad50:	ebb2 0801 	subs.w	r8, r2, r1
 800ad54:	4659      	mov	r1, fp
 800ad56:	eb63 0901 	sbc.w	r9, r3, r1
 800ad5a:	f04f 0200 	mov.w	r2, #0
 800ad5e:	f04f 0300 	mov.w	r3, #0
 800ad62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ad66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ad6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ad6e:	4690      	mov	r8, r2
 800ad70:	4699      	mov	r9, r3
 800ad72:	4623      	mov	r3, r4
 800ad74:	eb18 0303 	adds.w	r3, r8, r3
 800ad78:	60bb      	str	r3, [r7, #8]
 800ad7a:	462b      	mov	r3, r5
 800ad7c:	eb49 0303 	adc.w	r3, r9, r3
 800ad80:	60fb      	str	r3, [r7, #12]
 800ad82:	f04f 0200 	mov.w	r2, #0
 800ad86:	f04f 0300 	mov.w	r3, #0
 800ad8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ad8e:	4629      	mov	r1, r5
 800ad90:	024b      	lsls	r3, r1, #9
 800ad92:	4621      	mov	r1, r4
 800ad94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ad98:	4621      	mov	r1, r4
 800ad9a:	024a      	lsls	r2, r1, #9
 800ad9c:	4610      	mov	r0, r2
 800ad9e:	4619      	mov	r1, r3
 800ada0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ada2:	2200      	movs	r2, #0
 800ada4:	62bb      	str	r3, [r7, #40]	; 0x28
 800ada6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ada8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800adac:	f7f5 ff1c 	bl	8000be8 <__aeabi_uldivmod>
 800adb0:	4602      	mov	r2, r0
 800adb2:	460b      	mov	r3, r1
 800adb4:	4613      	mov	r3, r2
 800adb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adb8:	e058      	b.n	800ae6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800adba:	4b38      	ldr	r3, [pc, #224]	; (800ae9c <HAL_RCC_GetSysClockFreq+0x200>)
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	099b      	lsrs	r3, r3, #6
 800adc0:	2200      	movs	r2, #0
 800adc2:	4618      	mov	r0, r3
 800adc4:	4611      	mov	r1, r2
 800adc6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800adca:	623b      	str	r3, [r7, #32]
 800adcc:	2300      	movs	r3, #0
 800adce:	627b      	str	r3, [r7, #36]	; 0x24
 800add0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800add4:	4642      	mov	r2, r8
 800add6:	464b      	mov	r3, r9
 800add8:	f04f 0000 	mov.w	r0, #0
 800addc:	f04f 0100 	mov.w	r1, #0
 800ade0:	0159      	lsls	r1, r3, #5
 800ade2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ade6:	0150      	lsls	r0, r2, #5
 800ade8:	4602      	mov	r2, r0
 800adea:	460b      	mov	r3, r1
 800adec:	4641      	mov	r1, r8
 800adee:	ebb2 0a01 	subs.w	sl, r2, r1
 800adf2:	4649      	mov	r1, r9
 800adf4:	eb63 0b01 	sbc.w	fp, r3, r1
 800adf8:	f04f 0200 	mov.w	r2, #0
 800adfc:	f04f 0300 	mov.w	r3, #0
 800ae00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ae04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ae08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800ae0c:	ebb2 040a 	subs.w	r4, r2, sl
 800ae10:	eb63 050b 	sbc.w	r5, r3, fp
 800ae14:	f04f 0200 	mov.w	r2, #0
 800ae18:	f04f 0300 	mov.w	r3, #0
 800ae1c:	00eb      	lsls	r3, r5, #3
 800ae1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ae22:	00e2      	lsls	r2, r4, #3
 800ae24:	4614      	mov	r4, r2
 800ae26:	461d      	mov	r5, r3
 800ae28:	4643      	mov	r3, r8
 800ae2a:	18e3      	adds	r3, r4, r3
 800ae2c:	603b      	str	r3, [r7, #0]
 800ae2e:	464b      	mov	r3, r9
 800ae30:	eb45 0303 	adc.w	r3, r5, r3
 800ae34:	607b      	str	r3, [r7, #4]
 800ae36:	f04f 0200 	mov.w	r2, #0
 800ae3a:	f04f 0300 	mov.w	r3, #0
 800ae3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800ae42:	4629      	mov	r1, r5
 800ae44:	028b      	lsls	r3, r1, #10
 800ae46:	4621      	mov	r1, r4
 800ae48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800ae4c:	4621      	mov	r1, r4
 800ae4e:	028a      	lsls	r2, r1, #10
 800ae50:	4610      	mov	r0, r2
 800ae52:	4619      	mov	r1, r3
 800ae54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ae56:	2200      	movs	r2, #0
 800ae58:	61bb      	str	r3, [r7, #24]
 800ae5a:	61fa      	str	r2, [r7, #28]
 800ae5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ae60:	f7f5 fec2 	bl	8000be8 <__aeabi_uldivmod>
 800ae64:	4602      	mov	r2, r0
 800ae66:	460b      	mov	r3, r1
 800ae68:	4613      	mov	r3, r2
 800ae6a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800ae6c:	4b0b      	ldr	r3, [pc, #44]	; (800ae9c <HAL_RCC_GetSysClockFreq+0x200>)
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	0c1b      	lsrs	r3, r3, #16
 800ae72:	f003 0303 	and.w	r3, r3, #3
 800ae76:	3301      	adds	r3, #1
 800ae78:	005b      	lsls	r3, r3, #1
 800ae7a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800ae7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ae7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae80:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae84:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800ae86:	e002      	b.n	800ae8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ae88:	4b05      	ldr	r3, [pc, #20]	; (800aea0 <HAL_RCC_GetSysClockFreq+0x204>)
 800ae8a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800ae8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ae8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3750      	adds	r7, #80	; 0x50
 800ae94:	46bd      	mov	sp, r7
 800ae96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae9a:	bf00      	nop
 800ae9c:	40023800 	.word	0x40023800
 800aea0:	00f42400 	.word	0x00f42400
 800aea4:	007a1200 	.word	0x007a1200

0800aea8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aeac:	4b03      	ldr	r3, [pc, #12]	; (800aebc <HAL_RCC_GetHCLKFreq+0x14>)
 800aeae:	681b      	ldr	r3, [r3, #0]
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr
 800aeba:	bf00      	nop
 800aebc:	20000434 	.word	0x20000434

0800aec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800aec4:	f7ff fff0 	bl	800aea8 <HAL_RCC_GetHCLKFreq>
 800aec8:	4602      	mov	r2, r0
 800aeca:	4b05      	ldr	r3, [pc, #20]	; (800aee0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	0a9b      	lsrs	r3, r3, #10
 800aed0:	f003 0307 	and.w	r3, r3, #7
 800aed4:	4903      	ldr	r1, [pc, #12]	; (800aee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aed6:	5ccb      	ldrb	r3, [r1, r3]
 800aed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aedc:	4618      	mov	r0, r3
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	40023800 	.word	0x40023800
 800aee4:	08013b4c 	.word	0x08013b4c

0800aee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800aeec:	f7ff ffdc 	bl	800aea8 <HAL_RCC_GetHCLKFreq>
 800aef0:	4602      	mov	r2, r0
 800aef2:	4b05      	ldr	r3, [pc, #20]	; (800af08 <HAL_RCC_GetPCLK2Freq+0x20>)
 800aef4:	689b      	ldr	r3, [r3, #8]
 800aef6:	0b5b      	lsrs	r3, r3, #13
 800aef8:	f003 0307 	and.w	r3, r3, #7
 800aefc:	4903      	ldr	r1, [pc, #12]	; (800af0c <HAL_RCC_GetPCLK2Freq+0x24>)
 800aefe:	5ccb      	ldrb	r3, [r1, r3]
 800af00:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af04:	4618      	mov	r0, r3
 800af06:	bd80      	pop	{r7, pc}
 800af08:	40023800 	.word	0x40023800
 800af0c:	08013b4c 	.word	0x08013b4c

0800af10 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b086      	sub	sp, #24
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800af18:	2300      	movs	r3, #0
 800af1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800af1c:	2300      	movs	r3, #0
 800af1e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f003 0301 	and.w	r3, r3, #1
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d105      	bne.n	800af38 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800af34:	2b00      	cmp	r3, #0
 800af36:	d035      	beq.n	800afa4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800af38:	4b62      	ldr	r3, [pc, #392]	; (800b0c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800af3a:	2200      	movs	r2, #0
 800af3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800af3e:	f7fd fd9f 	bl	8008a80 <HAL_GetTick>
 800af42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800af44:	e008      	b.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800af46:	f7fd fd9b 	bl	8008a80 <HAL_GetTick>
 800af4a:	4602      	mov	r2, r0
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	1ad3      	subs	r3, r2, r3
 800af50:	2b02      	cmp	r3, #2
 800af52:	d901      	bls.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800af54:	2303      	movs	r3, #3
 800af56:	e0b0      	b.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800af58:	4b5b      	ldr	r3, [pc, #364]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af60:	2b00      	cmp	r3, #0
 800af62:	d1f0      	bne.n	800af46 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	019a      	lsls	r2, r3, #6
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	689b      	ldr	r3, [r3, #8]
 800af6e:	071b      	lsls	r3, r3, #28
 800af70:	4955      	ldr	r1, [pc, #340]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af72:	4313      	orrs	r3, r2
 800af74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800af78:	4b52      	ldr	r3, [pc, #328]	; (800b0c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800af7a:	2201      	movs	r2, #1
 800af7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800af7e:	f7fd fd7f 	bl	8008a80 <HAL_GetTick>
 800af82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800af84:	e008      	b.n	800af98 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800af86:	f7fd fd7b 	bl	8008a80 <HAL_GetTick>
 800af8a:	4602      	mov	r2, r0
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	1ad3      	subs	r3, r2, r3
 800af90:	2b02      	cmp	r3, #2
 800af92:	d901      	bls.n	800af98 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800af94:	2303      	movs	r3, #3
 800af96:	e090      	b.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800af98:	4b4b      	ldr	r3, [pc, #300]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d0f0      	beq.n	800af86 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f003 0302 	and.w	r3, r3, #2
 800afac:	2b00      	cmp	r3, #0
 800afae:	f000 8083 	beq.w	800b0b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800afb2:	2300      	movs	r3, #0
 800afb4:	60fb      	str	r3, [r7, #12]
 800afb6:	4b44      	ldr	r3, [pc, #272]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800afb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afba:	4a43      	ldr	r2, [pc, #268]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800afbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800afc0:	6413      	str	r3, [r2, #64]	; 0x40
 800afc2:	4b41      	ldr	r3, [pc, #260]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800afc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afca:	60fb      	str	r3, [r7, #12]
 800afcc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800afce:	4b3f      	ldr	r3, [pc, #252]	; (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a3e      	ldr	r2, [pc, #248]	; (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800afd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800afd8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800afda:	f7fd fd51 	bl	8008a80 <HAL_GetTick>
 800afde:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800afe0:	e008      	b.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800afe2:	f7fd fd4d 	bl	8008a80 <HAL_GetTick>
 800afe6:	4602      	mov	r2, r0
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	2b02      	cmp	r3, #2
 800afee:	d901      	bls.n	800aff4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	e062      	b.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800aff4:	4b35      	ldr	r3, [pc, #212]	; (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800affc:	2b00      	cmp	r3, #0
 800affe:	d0f0      	beq.n	800afe2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b000:	4b31      	ldr	r3, [pc, #196]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b008:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d02f      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	68db      	ldr	r3, [r3, #12]
 800b014:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b018:	693a      	ldr	r2, [r7, #16]
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d028      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b01e:	4b2a      	ldr	r3, [pc, #168]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b022:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b026:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b028:	4b29      	ldr	r3, [pc, #164]	; (800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b02a:	2201      	movs	r2, #1
 800b02c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b02e:	4b28      	ldr	r3, [pc, #160]	; (800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b030:	2200      	movs	r2, #0
 800b032:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b034:	4a24      	ldr	r2, [pc, #144]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b03a:	4b23      	ldr	r3, [pc, #140]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b03c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b03e:	f003 0301 	and.w	r3, r3, #1
 800b042:	2b01      	cmp	r3, #1
 800b044:	d114      	bne.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b046:	f7fd fd1b 	bl	8008a80 <HAL_GetTick>
 800b04a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b04c:	e00a      	b.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b04e:	f7fd fd17 	bl	8008a80 <HAL_GetTick>
 800b052:	4602      	mov	r2, r0
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	1ad3      	subs	r3, r2, r3
 800b058:	f241 3288 	movw	r2, #5000	; 0x1388
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d901      	bls.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b060:	2303      	movs	r3, #3
 800b062:	e02a      	b.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b064:	4b18      	ldr	r3, [pc, #96]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b068:	f003 0302 	and.w	r3, r3, #2
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d0ee      	beq.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b078:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b07c:	d10d      	bne.n	800b09a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b07e:	4b12      	ldr	r3, [pc, #72]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	68db      	ldr	r3, [r3, #12]
 800b08a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b08e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b092:	490d      	ldr	r1, [pc, #52]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b094:	4313      	orrs	r3, r2
 800b096:	608b      	str	r3, [r1, #8]
 800b098:	e005      	b.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b09a:	4b0b      	ldr	r3, [pc, #44]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	4a0a      	ldr	r2, [pc, #40]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0a0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b0a4:	6093      	str	r3, [r2, #8]
 800b0a6:	4b08      	ldr	r3, [pc, #32]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b0b2:	4905      	ldr	r1, [pc, #20]	; (800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	42470068 	.word	0x42470068
 800b0c8:	40023800 	.word	0x40023800
 800b0cc:	40007000 	.word	0x40007000
 800b0d0:	42470e40 	.word	0x42470e40

0800b0d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b087      	sub	sp, #28
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2b01      	cmp	r3, #1
 800b0f0:	d13e      	bne.n	800b170 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800b0f2:	4b23      	ldr	r3, [pc, #140]	; (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b0fa:	60fb      	str	r3, [r7, #12]
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d005      	beq.n	800b10e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d12f      	bne.n	800b168 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800b108:	4b1e      	ldr	r3, [pc, #120]	; (800b184 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b10a:	617b      	str	r3, [r7, #20]
          break;
 800b10c:	e02f      	b.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800b10e:	4b1c      	ldr	r3, [pc, #112]	; (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b116:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b11a:	d108      	bne.n	800b12e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b11c:	4b18      	ldr	r3, [pc, #96]	; (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b124:	4a18      	ldr	r2, [pc, #96]	; (800b188 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b126:	fbb2 f3f3 	udiv	r3, r2, r3
 800b12a:	613b      	str	r3, [r7, #16]
 800b12c:	e007      	b.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b12e:	4b14      	ldr	r3, [pc, #80]	; (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b136:	4a15      	ldr	r2, [pc, #84]	; (800b18c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800b138:	fbb2 f3f3 	udiv	r3, r2, r3
 800b13c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b13e:	4b10      	ldr	r3, [pc, #64]	; (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b140:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b144:	099b      	lsrs	r3, r3, #6
 800b146:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	fb02 f303 	mul.w	r3, r2, r3
 800b150:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b152:	4b0b      	ldr	r3, [pc, #44]	; (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b154:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b158:	0f1b      	lsrs	r3, r3, #28
 800b15a:	f003 0307 	and.w	r3, r3, #7
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	fbb2 f3f3 	udiv	r3, r2, r3
 800b164:	617b      	str	r3, [r7, #20]
          break;
 800b166:	e002      	b.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800b168:	2300      	movs	r3, #0
 800b16a:	617b      	str	r3, [r7, #20]
          break;
 800b16c:	bf00      	nop
        }
      }
      break;
 800b16e:	bf00      	nop
    }
  }
  return frequency;
 800b170:	697b      	ldr	r3, [r7, #20]
}
 800b172:	4618      	mov	r0, r3
 800b174:	371c      	adds	r7, #28
 800b176:	46bd      	mov	sp, r7
 800b178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17c:	4770      	bx	lr
 800b17e:	bf00      	nop
 800b180:	40023800 	.word	0x40023800
 800b184:	00bb8000 	.word	0x00bb8000
 800b188:	007a1200 	.word	0x007a1200
 800b18c:	00f42400 	.word	0x00f42400

0800b190 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b082      	sub	sp, #8
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e041      	b.n	800b226 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d106      	bne.n	800b1bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f7f7 f8e0 	bl	800237c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2202      	movs	r2, #2
 800b1c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681a      	ldr	r2, [r3, #0]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	3304      	adds	r3, #4
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	f000 f8f4 	bl	800b3bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2201      	movs	r2, #1
 800b1e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2201      	movs	r2, #1
 800b208:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2201      	movs	r2, #1
 800b210:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2201      	movs	r2, #1
 800b218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2201      	movs	r2, #1
 800b220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b224:	2300      	movs	r3, #0
}
 800b226:	4618      	mov	r0, r3
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b084      	sub	sp, #16
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b238:	2300      	movs	r3, #0
 800b23a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b242:	2b01      	cmp	r3, #1
 800b244:	d101      	bne.n	800b24a <HAL_TIM_ConfigClockSource+0x1c>
 800b246:	2302      	movs	r3, #2
 800b248:	e0b4      	b.n	800b3b4 <HAL_TIM_ConfigClockSource+0x186>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2201      	movs	r2, #1
 800b24e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2202      	movs	r2, #2
 800b256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b268:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b270:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	68ba      	ldr	r2, [r7, #8]
 800b278:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b282:	d03e      	beq.n	800b302 <HAL_TIM_ConfigClockSource+0xd4>
 800b284:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b288:	f200 8087 	bhi.w	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b28c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b290:	f000 8086 	beq.w	800b3a0 <HAL_TIM_ConfigClockSource+0x172>
 800b294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b298:	d87f      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b29a:	2b70      	cmp	r3, #112	; 0x70
 800b29c:	d01a      	beq.n	800b2d4 <HAL_TIM_ConfigClockSource+0xa6>
 800b29e:	2b70      	cmp	r3, #112	; 0x70
 800b2a0:	d87b      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b2a2:	2b60      	cmp	r3, #96	; 0x60
 800b2a4:	d050      	beq.n	800b348 <HAL_TIM_ConfigClockSource+0x11a>
 800b2a6:	2b60      	cmp	r3, #96	; 0x60
 800b2a8:	d877      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b2aa:	2b50      	cmp	r3, #80	; 0x50
 800b2ac:	d03c      	beq.n	800b328 <HAL_TIM_ConfigClockSource+0xfa>
 800b2ae:	2b50      	cmp	r3, #80	; 0x50
 800b2b0:	d873      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b2b2:	2b40      	cmp	r3, #64	; 0x40
 800b2b4:	d058      	beq.n	800b368 <HAL_TIM_ConfigClockSource+0x13a>
 800b2b6:	2b40      	cmp	r3, #64	; 0x40
 800b2b8:	d86f      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b2ba:	2b30      	cmp	r3, #48	; 0x30
 800b2bc:	d064      	beq.n	800b388 <HAL_TIM_ConfigClockSource+0x15a>
 800b2be:	2b30      	cmp	r3, #48	; 0x30
 800b2c0:	d86b      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b2c2:	2b20      	cmp	r3, #32
 800b2c4:	d060      	beq.n	800b388 <HAL_TIM_ConfigClockSource+0x15a>
 800b2c6:	2b20      	cmp	r3, #32
 800b2c8:	d867      	bhi.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d05c      	beq.n	800b388 <HAL_TIM_ConfigClockSource+0x15a>
 800b2ce:	2b10      	cmp	r3, #16
 800b2d0:	d05a      	beq.n	800b388 <HAL_TIM_ConfigClockSource+0x15a>
 800b2d2:	e062      	b.n	800b39a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6818      	ldr	r0, [r3, #0]
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	6899      	ldr	r1, [r3, #8]
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	685a      	ldr	r2, [r3, #4]
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	f000 f984 	bl	800b5f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b2f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	68ba      	ldr	r2, [r7, #8]
 800b2fe:	609a      	str	r2, [r3, #8]
      break;
 800b300:	e04f      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6818      	ldr	r0, [r3, #0]
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	6899      	ldr	r1, [r3, #8]
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	685a      	ldr	r2, [r3, #4]
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	f000 f96d 	bl	800b5f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	689a      	ldr	r2, [r3, #8]
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b324:	609a      	str	r2, [r3, #8]
      break;
 800b326:	e03c      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6818      	ldr	r0, [r3, #0]
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	6859      	ldr	r1, [r3, #4]
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	68db      	ldr	r3, [r3, #12]
 800b334:	461a      	mov	r2, r3
 800b336:	f000 f8e1 	bl	800b4fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	2150      	movs	r1, #80	; 0x50
 800b340:	4618      	mov	r0, r3
 800b342:	f000 f93a 	bl	800b5ba <TIM_ITRx_SetConfig>
      break;
 800b346:	e02c      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6818      	ldr	r0, [r3, #0]
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	6859      	ldr	r1, [r3, #4]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	461a      	mov	r2, r3
 800b356:	f000 f900 	bl	800b55a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2160      	movs	r1, #96	; 0x60
 800b360:	4618      	mov	r0, r3
 800b362:	f000 f92a 	bl	800b5ba <TIM_ITRx_SetConfig>
      break;
 800b366:	e01c      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6818      	ldr	r0, [r3, #0]
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	6859      	ldr	r1, [r3, #4]
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	68db      	ldr	r3, [r3, #12]
 800b374:	461a      	mov	r2, r3
 800b376:	f000 f8c1 	bl	800b4fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	2140      	movs	r1, #64	; 0x40
 800b380:	4618      	mov	r0, r3
 800b382:	f000 f91a 	bl	800b5ba <TIM_ITRx_SetConfig>
      break;
 800b386:	e00c      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681a      	ldr	r2, [r3, #0]
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	4619      	mov	r1, r3
 800b392:	4610      	mov	r0, r2
 800b394:	f000 f911 	bl	800b5ba <TIM_ITRx_SetConfig>
      break;
 800b398:	e003      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b39a:	2301      	movs	r3, #1
 800b39c:	73fb      	strb	r3, [r7, #15]
      break;
 800b39e:	e000      	b.n	800b3a2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b3a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b3b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3710      	adds	r7, #16
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}

0800b3bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b085      	sub	sp, #20
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	4a40      	ldr	r2, [pc, #256]	; (800b4d0 <TIM_Base_SetConfig+0x114>)
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d013      	beq.n	800b3fc <TIM_Base_SetConfig+0x40>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3da:	d00f      	beq.n	800b3fc <TIM_Base_SetConfig+0x40>
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	4a3d      	ldr	r2, [pc, #244]	; (800b4d4 <TIM_Base_SetConfig+0x118>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d00b      	beq.n	800b3fc <TIM_Base_SetConfig+0x40>
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	4a3c      	ldr	r2, [pc, #240]	; (800b4d8 <TIM_Base_SetConfig+0x11c>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d007      	beq.n	800b3fc <TIM_Base_SetConfig+0x40>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	4a3b      	ldr	r2, [pc, #236]	; (800b4dc <TIM_Base_SetConfig+0x120>)
 800b3f0:	4293      	cmp	r3, r2
 800b3f2:	d003      	beq.n	800b3fc <TIM_Base_SetConfig+0x40>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	4a3a      	ldr	r2, [pc, #232]	; (800b4e0 <TIM_Base_SetConfig+0x124>)
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d108      	bne.n	800b40e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	4313      	orrs	r3, r2
 800b40c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	4a2f      	ldr	r2, [pc, #188]	; (800b4d0 <TIM_Base_SetConfig+0x114>)
 800b412:	4293      	cmp	r3, r2
 800b414:	d02b      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b41c:	d027      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	4a2c      	ldr	r2, [pc, #176]	; (800b4d4 <TIM_Base_SetConfig+0x118>)
 800b422:	4293      	cmp	r3, r2
 800b424:	d023      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	4a2b      	ldr	r2, [pc, #172]	; (800b4d8 <TIM_Base_SetConfig+0x11c>)
 800b42a:	4293      	cmp	r3, r2
 800b42c:	d01f      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	4a2a      	ldr	r2, [pc, #168]	; (800b4dc <TIM_Base_SetConfig+0x120>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d01b      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	4a29      	ldr	r2, [pc, #164]	; (800b4e0 <TIM_Base_SetConfig+0x124>)
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d017      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	4a28      	ldr	r2, [pc, #160]	; (800b4e4 <TIM_Base_SetConfig+0x128>)
 800b442:	4293      	cmp	r3, r2
 800b444:	d013      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	4a27      	ldr	r2, [pc, #156]	; (800b4e8 <TIM_Base_SetConfig+0x12c>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d00f      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	4a26      	ldr	r2, [pc, #152]	; (800b4ec <TIM_Base_SetConfig+0x130>)
 800b452:	4293      	cmp	r3, r2
 800b454:	d00b      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a25      	ldr	r2, [pc, #148]	; (800b4f0 <TIM_Base_SetConfig+0x134>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d007      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	4a24      	ldr	r2, [pc, #144]	; (800b4f4 <TIM_Base_SetConfig+0x138>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d003      	beq.n	800b46e <TIM_Base_SetConfig+0xb2>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	4a23      	ldr	r2, [pc, #140]	; (800b4f8 <TIM_Base_SetConfig+0x13c>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d108      	bne.n	800b480 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	68db      	ldr	r3, [r3, #12]
 800b47a:	68fa      	ldr	r2, [r7, #12]
 800b47c:	4313      	orrs	r3, r2
 800b47e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	695b      	ldr	r3, [r3, #20]
 800b48a:	4313      	orrs	r3, r2
 800b48c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	68fa      	ldr	r2, [r7, #12]
 800b492:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	689a      	ldr	r2, [r3, #8]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	4a0a      	ldr	r2, [pc, #40]	; (800b4d0 <TIM_Base_SetConfig+0x114>)
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d003      	beq.n	800b4b4 <TIM_Base_SetConfig+0xf8>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	4a0c      	ldr	r2, [pc, #48]	; (800b4e0 <TIM_Base_SetConfig+0x124>)
 800b4b0:	4293      	cmp	r3, r2
 800b4b2:	d103      	bne.n	800b4bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	691a      	ldr	r2, [r3, #16]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	615a      	str	r2, [r3, #20]
}
 800b4c2:	bf00      	nop
 800b4c4:	3714      	adds	r7, #20
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	40010000 	.word	0x40010000
 800b4d4:	40000400 	.word	0x40000400
 800b4d8:	40000800 	.word	0x40000800
 800b4dc:	40000c00 	.word	0x40000c00
 800b4e0:	40010400 	.word	0x40010400
 800b4e4:	40014000 	.word	0x40014000
 800b4e8:	40014400 	.word	0x40014400
 800b4ec:	40014800 	.word	0x40014800
 800b4f0:	40001800 	.word	0x40001800
 800b4f4:	40001c00 	.word	0x40001c00
 800b4f8:	40002000 	.word	0x40002000

0800b4fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b087      	sub	sp, #28
 800b500:	af00      	add	r7, sp, #0
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	60b9      	str	r1, [r7, #8]
 800b506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	6a1b      	ldr	r3, [r3, #32]
 800b50c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	6a1b      	ldr	r3, [r3, #32]
 800b512:	f023 0201 	bic.w	r2, r3, #1
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	699b      	ldr	r3, [r3, #24]
 800b51e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	011b      	lsls	r3, r3, #4
 800b52c:	693a      	ldr	r2, [r7, #16]
 800b52e:	4313      	orrs	r3, r2
 800b530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	f023 030a 	bic.w	r3, r3, #10
 800b538:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b53a:	697a      	ldr	r2, [r7, #20]
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	4313      	orrs	r3, r2
 800b540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	693a      	ldr	r2, [r7, #16]
 800b546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	697a      	ldr	r2, [r7, #20]
 800b54c:	621a      	str	r2, [r3, #32]
}
 800b54e:	bf00      	nop
 800b550:	371c      	adds	r7, #28
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr

0800b55a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b55a:	b480      	push	{r7}
 800b55c:	b087      	sub	sp, #28
 800b55e:	af00      	add	r7, sp, #0
 800b560:	60f8      	str	r0, [r7, #12]
 800b562:	60b9      	str	r1, [r7, #8]
 800b564:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	6a1b      	ldr	r3, [r3, #32]
 800b56a:	f023 0210 	bic.w	r2, r3, #16
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	699b      	ldr	r3, [r3, #24]
 800b576:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	6a1b      	ldr	r3, [r3, #32]
 800b57c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b584:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	031b      	lsls	r3, r3, #12
 800b58a:	697a      	ldr	r2, [r7, #20]
 800b58c:	4313      	orrs	r3, r2
 800b58e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b596:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	011b      	lsls	r3, r3, #4
 800b59c:	693a      	ldr	r2, [r7, #16]
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	697a      	ldr	r2, [r7, #20]
 800b5a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	693a      	ldr	r2, [r7, #16]
 800b5ac:	621a      	str	r2, [r3, #32]
}
 800b5ae:	bf00      	nop
 800b5b0:	371c      	adds	r7, #28
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr

0800b5ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b5ba:	b480      	push	{r7}
 800b5bc:	b085      	sub	sp, #20
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
 800b5c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	689b      	ldr	r3, [r3, #8]
 800b5c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b5d2:	683a      	ldr	r2, [r7, #0]
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	f043 0307 	orr.w	r3, r3, #7
 800b5dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	68fa      	ldr	r2, [r7, #12]
 800b5e2:	609a      	str	r2, [r3, #8]
}
 800b5e4:	bf00      	nop
 800b5e6:	3714      	adds	r7, #20
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr

0800b5f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b087      	sub	sp, #28
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
 800b5fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b60a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	021a      	lsls	r2, r3, #8
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	431a      	orrs	r2, r3
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	4313      	orrs	r3, r2
 800b618:	697a      	ldr	r2, [r7, #20]
 800b61a:	4313      	orrs	r3, r2
 800b61c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	697a      	ldr	r2, [r7, #20]
 800b622:	609a      	str	r2, [r3, #8]
}
 800b624:	bf00      	nop
 800b626:	371c      	adds	r7, #28
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b630:	b480      	push	{r7}
 800b632:	b085      	sub	sp, #20
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b640:	2b01      	cmp	r3, #1
 800b642:	d101      	bne.n	800b648 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b644:	2302      	movs	r3, #2
 800b646:	e05a      	b.n	800b6fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2201      	movs	r2, #1
 800b64c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2202      	movs	r2, #2
 800b654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b66e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	68fa      	ldr	r2, [r7, #12]
 800b676:	4313      	orrs	r3, r2
 800b678:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	4a21      	ldr	r2, [pc, #132]	; (800b70c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d022      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b694:	d01d      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	4a1d      	ldr	r2, [pc, #116]	; (800b710 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d018      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	4a1b      	ldr	r2, [pc, #108]	; (800b714 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d013      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	4a1a      	ldr	r2, [pc, #104]	; (800b718 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d00e      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	4a18      	ldr	r2, [pc, #96]	; (800b71c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d009      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	4a17      	ldr	r2, [pc, #92]	; (800b720 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b6c4:	4293      	cmp	r3, r2
 800b6c6:	d004      	beq.n	800b6d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4a15      	ldr	r2, [pc, #84]	; (800b724 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d10c      	bne.n	800b6ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	68ba      	ldr	r2, [r7, #8]
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	68ba      	ldr	r2, [r7, #8]
 800b6ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b6fc:	2300      	movs	r3, #0
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3714      	adds	r7, #20
 800b702:	46bd      	mov	sp, r7
 800b704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b708:	4770      	bx	lr
 800b70a:	bf00      	nop
 800b70c:	40010000 	.word	0x40010000
 800b710:	40000400 	.word	0x40000400
 800b714:	40000800 	.word	0x40000800
 800b718:	40000c00 	.word	0x40000c00
 800b71c:	40010400 	.word	0x40010400
 800b720:	40014000 	.word	0x40014000
 800b724:	40001800 	.word	0x40001800

0800b728 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d101      	bne.n	800b73a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b736:	2301      	movs	r3, #1
 800b738:	e03f      	b.n	800b7ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b740:	b2db      	uxtb	r3, r3
 800b742:	2b00      	cmp	r3, #0
 800b744:	d106      	bne.n	800b754 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2200      	movs	r2, #0
 800b74a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 f837 	bl	800b7c2 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2224      	movs	r2, #36	; 0x24
 800b758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	68da      	ldr	r2, [r3, #12]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b76a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f000 fdd5 	bl	800c31c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	691a      	ldr	r2, [r3, #16]
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b780:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	695a      	ldr	r2, [r3, #20]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b790:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	68da      	ldr	r2, [r3, #12]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b7a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2220      	movs	r2, #32
 800b7ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2220      	movs	r2, #32
 800b7b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3708      	adds	r7, #8
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}

0800b7c2 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800b7c2:	b480      	push	{r7}
 800b7c4:	b083      	sub	sp, #12
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800b7ca:	bf00      	nop
 800b7cc:	370c      	adds	r7, #12
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr

0800b7d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b7d6:	b580      	push	{r7, lr}
 800b7d8:	b08a      	sub	sp, #40	; 0x28
 800b7da:	af02      	add	r7, sp, #8
 800b7dc:	60f8      	str	r0, [r7, #12]
 800b7de:	60b9      	str	r1, [r7, #8]
 800b7e0:	603b      	str	r3, [r7, #0]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	2b20      	cmp	r3, #32
 800b7f4:	d17c      	bne.n	800b8f0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d002      	beq.n	800b802 <HAL_UART_Transmit+0x2c>
 800b7fc:	88fb      	ldrh	r3, [r7, #6]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d101      	bne.n	800b806 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b802:	2301      	movs	r3, #1
 800b804:	e075      	b.n	800b8f2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d101      	bne.n	800b814 <HAL_UART_Transmit+0x3e>
 800b810:	2302      	movs	r3, #2
 800b812:	e06e      	b.n	800b8f2 <HAL_UART_Transmit+0x11c>
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2201      	movs	r2, #1
 800b818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	2200      	movs	r2, #0
 800b820:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	2221      	movs	r2, #33	; 0x21
 800b826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b82a:	f7fd f929 	bl	8008a80 <HAL_GetTick>
 800b82e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	88fa      	ldrh	r2, [r7, #6]
 800b834:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	88fa      	ldrh	r2, [r7, #6]
 800b83a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b844:	d108      	bne.n	800b858 <HAL_UART_Transmit+0x82>
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	691b      	ldr	r3, [r3, #16]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d104      	bne.n	800b858 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b84e:	2300      	movs	r3, #0
 800b850:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	61bb      	str	r3, [r7, #24]
 800b856:	e003      	b.n	800b860 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b85c:	2300      	movs	r3, #0
 800b85e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	2200      	movs	r2, #0
 800b864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800b868:	e02a      	b.n	800b8c0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	9300      	str	r3, [sp, #0]
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	2200      	movs	r2, #0
 800b872:	2180      	movs	r1, #128	; 0x80
 800b874:	68f8      	ldr	r0, [r7, #12]
 800b876:	f000 fb0b 	bl	800be90 <UART_WaitOnFlagUntilTimeout>
 800b87a:	4603      	mov	r3, r0
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d001      	beq.n	800b884 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b880:	2303      	movs	r3, #3
 800b882:	e036      	b.n	800b8f2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b884:	69fb      	ldr	r3, [r7, #28]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d10b      	bne.n	800b8a2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b88a:	69bb      	ldr	r3, [r7, #24]
 800b88c:	881b      	ldrh	r3, [r3, #0]
 800b88e:	461a      	mov	r2, r3
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b898:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b89a:	69bb      	ldr	r3, [r7, #24]
 800b89c:	3302      	adds	r3, #2
 800b89e:	61bb      	str	r3, [r7, #24]
 800b8a0:	e007      	b.n	800b8b2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b8a2:	69fb      	ldr	r3, [r7, #28]
 800b8a4:	781a      	ldrb	r2, [r3, #0]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b8ac:	69fb      	ldr	r3, [r7, #28]
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	3b01      	subs	r3, #1
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b8c4:	b29b      	uxth	r3, r3
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d1cf      	bne.n	800b86a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	9300      	str	r3, [sp, #0]
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	2140      	movs	r1, #64	; 0x40
 800b8d4:	68f8      	ldr	r0, [r7, #12]
 800b8d6:	f000 fadb 	bl	800be90 <UART_WaitOnFlagUntilTimeout>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d001      	beq.n	800b8e4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b8e0:	2303      	movs	r3, #3
 800b8e2:	e006      	b.n	800b8f2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	2220      	movs	r2, #32
 800b8e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	e000      	b.n	800b8f2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b8f0:	2302      	movs	r3, #2
  }
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3720      	adds	r7, #32
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}

0800b8fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8fa:	b580      	push	{r7, lr}
 800b8fc:	b084      	sub	sp, #16
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	60f8      	str	r0, [r7, #12]
 800b902:	60b9      	str	r1, [r7, #8]
 800b904:	4613      	mov	r3, r2
 800b906:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b90e:	b2db      	uxtb	r3, r3
 800b910:	2b20      	cmp	r3, #32
 800b912:	d11d      	bne.n	800b950 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d002      	beq.n	800b920 <HAL_UART_Receive_IT+0x26>
 800b91a:	88fb      	ldrh	r3, [r7, #6]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d101      	bne.n	800b924 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	e016      	b.n	800b952 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b92a:	2b01      	cmp	r3, #1
 800b92c:	d101      	bne.n	800b932 <HAL_UART_Receive_IT+0x38>
 800b92e:	2302      	movs	r3, #2
 800b930:	e00f      	b.n	800b952 <HAL_UART_Receive_IT+0x58>
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2201      	movs	r2, #1
 800b936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2200      	movs	r2, #0
 800b93e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b940:	88fb      	ldrh	r3, [r7, #6]
 800b942:	461a      	mov	r2, r3
 800b944:	68b9      	ldr	r1, [r7, #8]
 800b946:	68f8      	ldr	r0, [r7, #12]
 800b948:	f000 fb10 	bl	800bf6c <UART_Start_Receive_IT>
 800b94c:	4603      	mov	r3, r0
 800b94e:	e000      	b.n	800b952 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b950:	2302      	movs	r3, #2
  }
}
 800b952:	4618      	mov	r0, r3
 800b954:	3710      	adds	r7, #16
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
	...

0800b95c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b0ba      	sub	sp, #232	; 0xe8
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	68db      	ldr	r3, [r3, #12]
 800b974:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	695b      	ldr	r3, [r3, #20]
 800b97e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b982:	2300      	movs	r3, #0
 800b984:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b988:	2300      	movs	r3, #0
 800b98a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b98e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b992:	f003 030f 	and.w	r3, r3, #15
 800b996:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b99a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10f      	bne.n	800b9c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b9a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9a6:	f003 0320 	and.w	r3, r3, #32
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d009      	beq.n	800b9c2 <HAL_UART_IRQHandler+0x66>
 800b9ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9b2:	f003 0320 	and.w	r3, r3, #32
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d003      	beq.n	800b9c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f000 fbf3 	bl	800c1a6 <UART_Receive_IT>
      return;
 800b9c0:	e256      	b.n	800be70 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b9c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	f000 80de 	beq.w	800bb88 <HAL_UART_IRQHandler+0x22c>
 800b9cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9d0:	f003 0301 	and.w	r3, r3, #1
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d106      	bne.n	800b9e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b9d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	f000 80d1 	beq.w	800bb88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b9e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9ea:	f003 0301 	and.w	r3, r3, #1
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d00b      	beq.n	800ba0a <HAL_UART_IRQHandler+0xae>
 800b9f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d005      	beq.n	800ba0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba02:	f043 0201 	orr.w	r2, r3, #1
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba0e:	f003 0304 	and.w	r3, r3, #4
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00b      	beq.n	800ba2e <HAL_UART_IRQHandler+0xd2>
 800ba16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba1a:	f003 0301 	and.w	r3, r3, #1
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d005      	beq.n	800ba2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba26:	f043 0202 	orr.w	r2, r3, #2
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba32:	f003 0302 	and.w	r3, r3, #2
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d00b      	beq.n	800ba52 <HAL_UART_IRQHandler+0xf6>
 800ba3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba3e:	f003 0301 	and.w	r3, r3, #1
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d005      	beq.n	800ba52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba4a:	f043 0204 	orr.w	r2, r3, #4
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ba52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba56:	f003 0308 	and.w	r3, r3, #8
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d011      	beq.n	800ba82 <HAL_UART_IRQHandler+0x126>
 800ba5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba62:	f003 0320 	and.w	r3, r3, #32
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d105      	bne.n	800ba76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ba6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba6e:	f003 0301 	and.w	r3, r3, #1
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d005      	beq.n	800ba82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba7a:	f043 0208 	orr.w	r2, r3, #8
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	f000 81ed 	beq.w	800be66 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ba8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba90:	f003 0320 	and.w	r3, r3, #32
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d008      	beq.n	800baaa <HAL_UART_IRQHandler+0x14e>
 800ba98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba9c:	f003 0320 	and.w	r3, r3, #32
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d002      	beq.n	800baaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 fb7e 	bl	800c1a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	695b      	ldr	r3, [r3, #20]
 800bab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bab4:	2b40      	cmp	r3, #64	; 0x40
 800bab6:	bf0c      	ite	eq
 800bab8:	2301      	moveq	r3, #1
 800baba:	2300      	movne	r3, #0
 800babc:	b2db      	uxtb	r3, r3
 800babe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bac6:	f003 0308 	and.w	r3, r3, #8
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d103      	bne.n	800bad6 <HAL_UART_IRQHandler+0x17a>
 800bace:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d04f      	beq.n	800bb76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	f000 fa86 	bl	800bfe8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	695b      	ldr	r3, [r3, #20]
 800bae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bae6:	2b40      	cmp	r3, #64	; 0x40
 800bae8:	d141      	bne.n	800bb6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	3314      	adds	r3, #20
 800baf0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800baf8:	e853 3f00 	ldrex	r3, [r3]
 800bafc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800bb00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bb04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	3314      	adds	r3, #20
 800bb12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800bb16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800bb1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bb22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bb26:	e841 2300 	strex	r3, r2, [r1]
 800bb2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bb2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d1d9      	bne.n	800baea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d013      	beq.n	800bb66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb42:	4a7d      	ldr	r2, [pc, #500]	; (800bd38 <HAL_UART_IRQHandler+0x3dc>)
 800bb44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7fd fa48 	bl	8008fe0 <HAL_DMA_Abort_IT>
 800bb50:	4603      	mov	r3, r0
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d016      	beq.n	800bb84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bb60:	4610      	mov	r0, r2
 800bb62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb64:	e00e      	b.n	800bb84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f7f6 fdf2 	bl	8002750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb6c:	e00a      	b.n	800bb84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f7f6 fdee 	bl	8002750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb74:	e006      	b.n	800bb84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f7f6 fdea 	bl	8002750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800bb82:	e170      	b.n	800be66 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb84:	bf00      	nop
    return;
 800bb86:	e16e      	b.n	800be66 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	f040 814a 	bne.w	800be26 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bb92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb96:	f003 0310 	and.w	r3, r3, #16
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	f000 8143 	beq.w	800be26 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bba4:	f003 0310 	and.w	r3, r3, #16
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	f000 813c 	beq.w	800be26 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bbae:	2300      	movs	r3, #0
 800bbb0:	60bb      	str	r3, [r7, #8]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	60bb      	str	r3, [r7, #8]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	685b      	ldr	r3, [r3, #4]
 800bbc0:	60bb      	str	r3, [r7, #8]
 800bbc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	695b      	ldr	r3, [r3, #20]
 800bbca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbce:	2b40      	cmp	r3, #64	; 0x40
 800bbd0:	f040 80b4 	bne.w	800bd3c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	685b      	ldr	r3, [r3, #4]
 800bbdc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bbe0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	f000 8140 	beq.w	800be6a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bbee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	f080 8139 	bcs.w	800be6a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bbfe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc04:	69db      	ldr	r3, [r3, #28]
 800bc06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc0a:	f000 8088 	beq.w	800bd1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	330c      	adds	r3, #12
 800bc14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bc1c:	e853 3f00 	ldrex	r3, [r3]
 800bc20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bc24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bc28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bc2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	330c      	adds	r3, #12
 800bc36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bc3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bc3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bc46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bc4a:	e841 2300 	strex	r3, r2, [r1]
 800bc4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bc52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1d9      	bne.n	800bc0e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	3314      	adds	r3, #20
 800bc60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bc64:	e853 3f00 	ldrex	r3, [r3]
 800bc68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bc6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bc6c:	f023 0301 	bic.w	r3, r3, #1
 800bc70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	3314      	adds	r3, #20
 800bc7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bc7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bc82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bc86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bc8a:	e841 2300 	strex	r3, r2, [r1]
 800bc8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bc90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d1e1      	bne.n	800bc5a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	3314      	adds	r3, #20
 800bc9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bca0:	e853 3f00 	ldrex	r3, [r3]
 800bca4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bca6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bcac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	3314      	adds	r3, #20
 800bcb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bcba:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bcbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bcc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bcc2:	e841 2300 	strex	r3, r2, [r1]
 800bcc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bcc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d1e3      	bne.n	800bc96 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	2220      	movs	r2, #32
 800bcd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2200      	movs	r2, #0
 800bcda:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	330c      	adds	r3, #12
 800bce2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bce6:	e853 3f00 	ldrex	r3, [r3]
 800bcea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bcec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bcee:	f023 0310 	bic.w	r3, r3, #16
 800bcf2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	330c      	adds	r3, #12
 800bcfc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bd00:	65ba      	str	r2, [r7, #88]	; 0x58
 800bd02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bd08:	e841 2300 	strex	r3, r2, [r1]
 800bd0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bd0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d1e3      	bne.n	800bcdc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7fd f8f1 	bl	8008f00 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	1ad3      	subs	r3, r2, r3
 800bd2a:	b29b      	uxth	r3, r3
 800bd2c:	4619      	mov	r1, r3
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f000 f8a2 	bl	800be78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bd34:	e099      	b.n	800be6a <HAL_UART_IRQHandler+0x50e>
 800bd36:	bf00      	nop
 800bd38:	0800c0af 	.word	0x0800c0af
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bd44:	b29b      	uxth	r3, r3
 800bd46:	1ad3      	subs	r3, r2, r3
 800bd48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bd50:	b29b      	uxth	r3, r3
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	f000 808b 	beq.w	800be6e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800bd58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f000 8086 	beq.w	800be6e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	330c      	adds	r3, #12
 800bd68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd6c:	e853 3f00 	ldrex	r3, [r3]
 800bd70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bd72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bd78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	330c      	adds	r3, #12
 800bd82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800bd86:	647a      	str	r2, [r7, #68]	; 0x44
 800bd88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bd8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd8e:	e841 2300 	strex	r3, r2, [r1]
 800bd92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bd94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d1e3      	bne.n	800bd62 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	3314      	adds	r3, #20
 800bda0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bda2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda4:	e853 3f00 	ldrex	r3, [r3]
 800bda8:	623b      	str	r3, [r7, #32]
   return(result);
 800bdaa:	6a3b      	ldr	r3, [r7, #32]
 800bdac:	f023 0301 	bic.w	r3, r3, #1
 800bdb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	3314      	adds	r3, #20
 800bdba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bdbe:	633a      	str	r2, [r7, #48]	; 0x30
 800bdc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bdc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdc6:	e841 2300 	strex	r3, r2, [r1]
 800bdca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bdcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d1e3      	bne.n	800bd9a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2220      	movs	r2, #32
 800bdd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2200      	movs	r2, #0
 800bdde:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	330c      	adds	r3, #12
 800bde6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	e853 3f00 	ldrex	r3, [r3]
 800bdee:	60fb      	str	r3, [r7, #12]
   return(result);
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f023 0310 	bic.w	r3, r3, #16
 800bdf6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	330c      	adds	r3, #12
 800be00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800be04:	61fa      	str	r2, [r7, #28]
 800be06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be08:	69b9      	ldr	r1, [r7, #24]
 800be0a:	69fa      	ldr	r2, [r7, #28]
 800be0c:	e841 2300 	strex	r3, r2, [r1]
 800be10:	617b      	str	r3, [r7, #20]
   return(result);
 800be12:	697b      	ldr	r3, [r7, #20]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d1e3      	bne.n	800bde0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800be1c:	4619      	mov	r1, r3
 800be1e:	6878      	ldr	r0, [r7, #4]
 800be20:	f000 f82a 	bl	800be78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800be24:	e023      	b.n	800be6e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800be26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d009      	beq.n	800be46 <HAL_UART_IRQHandler+0x4ea>
 800be32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800be36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d003      	beq.n	800be46 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f000 f949 	bl	800c0d6 <UART_Transmit_IT>
    return;
 800be44:	e014      	b.n	800be70 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800be46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00e      	beq.n	800be70 <HAL_UART_IRQHandler+0x514>
 800be52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800be56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d008      	beq.n	800be70 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 f989 	bl	800c176 <UART_EndTransmit_IT>
    return;
 800be64:	e004      	b.n	800be70 <HAL_UART_IRQHandler+0x514>
    return;
 800be66:	bf00      	nop
 800be68:	e002      	b.n	800be70 <HAL_UART_IRQHandler+0x514>
      return;
 800be6a:	bf00      	nop
 800be6c:	e000      	b.n	800be70 <HAL_UART_IRQHandler+0x514>
      return;
 800be6e:	bf00      	nop
  }
}
 800be70:	37e8      	adds	r7, #232	; 0xe8
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop

0800be78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	460b      	mov	r3, r1
 800be82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800be84:	bf00      	nop
 800be86:	370c      	adds	r7, #12
 800be88:	46bd      	mov	sp, r7
 800be8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8e:	4770      	bx	lr

0800be90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b090      	sub	sp, #64	; 0x40
 800be94:	af00      	add	r7, sp, #0
 800be96:	60f8      	str	r0, [r7, #12]
 800be98:	60b9      	str	r1, [r7, #8]
 800be9a:	603b      	str	r3, [r7, #0]
 800be9c:	4613      	mov	r3, r2
 800be9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bea0:	e050      	b.n	800bf44 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bea2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bea8:	d04c      	beq.n	800bf44 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800beaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800beac:	2b00      	cmp	r3, #0
 800beae:	d007      	beq.n	800bec0 <UART_WaitOnFlagUntilTimeout+0x30>
 800beb0:	f7fc fde6 	bl	8008a80 <HAL_GetTick>
 800beb4:	4602      	mov	r2, r0
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	1ad3      	subs	r3, r2, r3
 800beba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d241      	bcs.n	800bf44 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	330c      	adds	r3, #12
 800bec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beca:	e853 3f00 	ldrex	r3, [r3]
 800bece:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bed2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bed6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	330c      	adds	r3, #12
 800bede:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bee0:	637a      	str	r2, [r7, #52]	; 0x34
 800bee2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bee4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bee6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bee8:	e841 2300 	strex	r3, r2, [r1]
 800beec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800beee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d1e5      	bne.n	800bec0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	3314      	adds	r3, #20
 800befa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	e853 3f00 	ldrex	r3, [r3]
 800bf02:	613b      	str	r3, [r7, #16]
   return(result);
 800bf04:	693b      	ldr	r3, [r7, #16]
 800bf06:	f023 0301 	bic.w	r3, r3, #1
 800bf0a:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	3314      	adds	r3, #20
 800bf12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf14:	623a      	str	r2, [r7, #32]
 800bf16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf18:	69f9      	ldr	r1, [r7, #28]
 800bf1a:	6a3a      	ldr	r2, [r7, #32]
 800bf1c:	e841 2300 	strex	r3, r2, [r1]
 800bf20:	61bb      	str	r3, [r7, #24]
   return(result);
 800bf22:	69bb      	ldr	r3, [r7, #24]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d1e5      	bne.n	800bef4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2220      	movs	r2, #32
 800bf2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	2220      	movs	r2, #32
 800bf34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800bf40:	2303      	movs	r3, #3
 800bf42:	e00f      	b.n	800bf64 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	4013      	ands	r3, r2
 800bf4e:	68ba      	ldr	r2, [r7, #8]
 800bf50:	429a      	cmp	r2, r3
 800bf52:	bf0c      	ite	eq
 800bf54:	2301      	moveq	r3, #1
 800bf56:	2300      	movne	r3, #0
 800bf58:	b2db      	uxtb	r3, r3
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	79fb      	ldrb	r3, [r7, #7]
 800bf5e:	429a      	cmp	r2, r3
 800bf60:	d09f      	beq.n	800bea2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bf62:	2300      	movs	r3, #0
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3740      	adds	r7, #64	; 0x40
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b085      	sub	sp, #20
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	60f8      	str	r0, [r7, #12]
 800bf74:	60b9      	str	r1, [r7, #8]
 800bf76:	4613      	mov	r3, r2
 800bf78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	68ba      	ldr	r2, [r7, #8]
 800bf7e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	88fa      	ldrh	r2, [r7, #6]
 800bf84:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	88fa      	ldrh	r2, [r7, #6]
 800bf8a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	2222      	movs	r2, #34	; 0x22
 800bf96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	691b      	ldr	r3, [r3, #16]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d007      	beq.n	800bfba <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	68da      	ldr	r2, [r3, #12]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bfb8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	695a      	ldr	r2, [r3, #20]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f042 0201 	orr.w	r2, r2, #1
 800bfc8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	68da      	ldr	r2, [r3, #12]
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	f042 0220 	orr.w	r2, r2, #32
 800bfd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3714      	adds	r7, #20
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b095      	sub	sp, #84	; 0x54
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	330c      	adds	r3, #12
 800bff6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bffa:	e853 3f00 	ldrex	r3, [r3]
 800bffe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c002:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c006:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	330c      	adds	r3, #12
 800c00e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c010:	643a      	str	r2, [r7, #64]	; 0x40
 800c012:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c014:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c016:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c018:	e841 2300 	strex	r3, r2, [r1]
 800c01c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c020:	2b00      	cmp	r3, #0
 800c022:	d1e5      	bne.n	800bff0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	3314      	adds	r3, #20
 800c02a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c02c:	6a3b      	ldr	r3, [r7, #32]
 800c02e:	e853 3f00 	ldrex	r3, [r3]
 800c032:	61fb      	str	r3, [r7, #28]
   return(result);
 800c034:	69fb      	ldr	r3, [r7, #28]
 800c036:	f023 0301 	bic.w	r3, r3, #1
 800c03a:	64bb      	str	r3, [r7, #72]	; 0x48
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	3314      	adds	r3, #20
 800c042:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c044:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c046:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c048:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c04a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c04c:	e841 2300 	strex	r3, r2, [r1]
 800c050:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c054:	2b00      	cmp	r3, #0
 800c056:	d1e5      	bne.n	800c024 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d119      	bne.n	800c094 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	330c      	adds	r3, #12
 800c066:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	e853 3f00 	ldrex	r3, [r3]
 800c06e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	f023 0310 	bic.w	r3, r3, #16
 800c076:	647b      	str	r3, [r7, #68]	; 0x44
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	330c      	adds	r3, #12
 800c07e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c080:	61ba      	str	r2, [r7, #24]
 800c082:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c084:	6979      	ldr	r1, [r7, #20]
 800c086:	69ba      	ldr	r2, [r7, #24]
 800c088:	e841 2300 	strex	r3, r2, [r1]
 800c08c:	613b      	str	r3, [r7, #16]
   return(result);
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d1e5      	bne.n	800c060 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2220      	movs	r2, #32
 800c098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c0a2:	bf00      	nop
 800c0a4:	3754      	adds	r7, #84	; 0x54
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr

0800c0ae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c0ae:	b580      	push	{r7, lr}
 800c0b0:	b084      	sub	sp, #16
 800c0b2:	af00      	add	r7, sp, #0
 800c0b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c0c8:	68f8      	ldr	r0, [r7, #12]
 800c0ca:	f7f6 fb41 	bl	8002750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c0ce:	bf00      	nop
 800c0d0:	3710      	adds	r7, #16
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}

0800c0d6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c0d6:	b480      	push	{r7}
 800c0d8:	b085      	sub	sp, #20
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c0e4:	b2db      	uxtb	r3, r3
 800c0e6:	2b21      	cmp	r3, #33	; 0x21
 800c0e8:	d13e      	bne.n	800c168 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	689b      	ldr	r3, [r3, #8]
 800c0ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c0f2:	d114      	bne.n	800c11e <UART_Transmit_IT+0x48>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	691b      	ldr	r3, [r3, #16]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d110      	bne.n	800c11e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6a1b      	ldr	r3, [r3, #32]
 800c100:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	881b      	ldrh	r3, [r3, #0]
 800c106:	461a      	mov	r2, r3
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c110:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	6a1b      	ldr	r3, [r3, #32]
 800c116:	1c9a      	adds	r2, r3, #2
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	621a      	str	r2, [r3, #32]
 800c11c:	e008      	b.n	800c130 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6a1b      	ldr	r3, [r3, #32]
 800c122:	1c59      	adds	r1, r3, #1
 800c124:	687a      	ldr	r2, [r7, #4]
 800c126:	6211      	str	r1, [r2, #32]
 800c128:	781a      	ldrb	r2, [r3, #0]
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c134:	b29b      	uxth	r3, r3
 800c136:	3b01      	subs	r3, #1
 800c138:	b29b      	uxth	r3, r3
 800c13a:	687a      	ldr	r2, [r7, #4]
 800c13c:	4619      	mov	r1, r3
 800c13e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c140:	2b00      	cmp	r3, #0
 800c142:	d10f      	bne.n	800c164 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	68da      	ldr	r2, [r3, #12]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c152:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	68da      	ldr	r2, [r3, #12]
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c162:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c164:	2300      	movs	r3, #0
 800c166:	e000      	b.n	800c16a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c168:	2302      	movs	r3, #2
  }
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3714      	adds	r7, #20
 800c16e:	46bd      	mov	sp, r7
 800c170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c174:	4770      	bx	lr

0800c176 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c176:	b580      	push	{r7, lr}
 800c178:	b082      	sub	sp, #8
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	68da      	ldr	r2, [r3, #12]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c18c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2220      	movs	r2, #32
 800c192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f7f6 faac 	bl	80026f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c19c:	2300      	movs	r3, #0
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3708      	adds	r7, #8
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}

0800c1a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c1a6:	b580      	push	{r7, lr}
 800c1a8:	b08c      	sub	sp, #48	; 0x30
 800c1aa:	af00      	add	r7, sp, #0
 800c1ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	2b22      	cmp	r3, #34	; 0x22
 800c1b8:	f040 80ab 	bne.w	800c312 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1c4:	d117      	bne.n	800c1f6 <UART_Receive_IT+0x50>
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	691b      	ldr	r3, [r3, #16]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d113      	bne.n	800c1f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1d6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1e4:	b29a      	uxth	r2, r3
 800c1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1ee:	1c9a      	adds	r2, r3, #2
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	629a      	str	r2, [r3, #40]	; 0x28
 800c1f4:	e026      	b.n	800c244 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	689b      	ldr	r3, [r3, #8]
 800c204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c208:	d007      	beq.n	800c21a <UART_Receive_IT+0x74>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	689b      	ldr	r3, [r3, #8]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d10a      	bne.n	800c228 <UART_Receive_IT+0x82>
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	691b      	ldr	r3, [r3, #16]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d106      	bne.n	800c228 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	b2da      	uxtb	r2, r3
 800c222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c224:	701a      	strb	r2, [r3, #0]
 800c226:	e008      	b.n	800c23a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c234:	b2da      	uxtb	r2, r3
 800c236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c238:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c23e:	1c5a      	adds	r2, r3, #1
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c248:	b29b      	uxth	r3, r3
 800c24a:	3b01      	subs	r3, #1
 800c24c:	b29b      	uxth	r3, r3
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	4619      	mov	r1, r3
 800c252:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c254:	2b00      	cmp	r3, #0
 800c256:	d15a      	bne.n	800c30e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	68da      	ldr	r2, [r3, #12]
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f022 0220 	bic.w	r2, r2, #32
 800c266:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	68da      	ldr	r2, [r3, #12]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c276:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	695a      	ldr	r2, [r3, #20]
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f022 0201 	bic.w	r2, r2, #1
 800c286:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2220      	movs	r2, #32
 800c28c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c294:	2b01      	cmp	r3, #1
 800c296:	d135      	bne.n	800c304 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2200      	movs	r2, #0
 800c29c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	330c      	adds	r3, #12
 800c2a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a6:	697b      	ldr	r3, [r7, #20]
 800c2a8:	e853 3f00 	ldrex	r3, [r3]
 800c2ac:	613b      	str	r3, [r7, #16]
   return(result);
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	f023 0310 	bic.w	r3, r3, #16
 800c2b4:	627b      	str	r3, [r7, #36]	; 0x24
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	330c      	adds	r3, #12
 800c2bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2be:	623a      	str	r2, [r7, #32]
 800c2c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c2:	69f9      	ldr	r1, [r7, #28]
 800c2c4:	6a3a      	ldr	r2, [r7, #32]
 800c2c6:	e841 2300 	strex	r3, r2, [r1]
 800c2ca:	61bb      	str	r3, [r7, #24]
   return(result);
 800c2cc:	69bb      	ldr	r3, [r7, #24]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d1e5      	bne.n	800c29e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f003 0310 	and.w	r3, r3, #16
 800c2dc:	2b10      	cmp	r3, #16
 800c2de:	d10a      	bne.n	800c2f6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	60fb      	str	r3, [r7, #12]
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	60fb      	str	r3, [r7, #12]
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	60fb      	str	r3, [r7, #12]
 800c2f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f7ff fdbb 	bl	800be78 <HAL_UARTEx_RxEventCallback>
 800c302:	e002      	b.n	800c30a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c304:	6878      	ldr	r0, [r7, #4]
 800c306:	f7f6 f9ff 	bl	8002708 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c30a:	2300      	movs	r3, #0
 800c30c:	e002      	b.n	800c314 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c30e:	2300      	movs	r3, #0
 800c310:	e000      	b.n	800c314 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c312:	2302      	movs	r3, #2
  }
}
 800c314:	4618      	mov	r0, r3
 800c316:	3730      	adds	r7, #48	; 0x30
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c31c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c320:	b0c0      	sub	sp, #256	; 0x100
 800c322:	af00      	add	r7, sp, #0
 800c324:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	691b      	ldr	r3, [r3, #16]
 800c330:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c338:	68d9      	ldr	r1, [r3, #12]
 800c33a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c33e:	681a      	ldr	r2, [r3, #0]
 800c340:	ea40 0301 	orr.w	r3, r0, r1
 800c344:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c34a:	689a      	ldr	r2, [r3, #8]
 800c34c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c350:	691b      	ldr	r3, [r3, #16]
 800c352:	431a      	orrs	r2, r3
 800c354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c358:	695b      	ldr	r3, [r3, #20]
 800c35a:	431a      	orrs	r2, r3
 800c35c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c360:	69db      	ldr	r3, [r3, #28]
 800c362:	4313      	orrs	r3, r2
 800c364:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	68db      	ldr	r3, [r3, #12]
 800c370:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c374:	f021 010c 	bic.w	r1, r1, #12
 800c378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c37c:	681a      	ldr	r2, [r3, #0]
 800c37e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c382:	430b      	orrs	r3, r1
 800c384:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	695b      	ldr	r3, [r3, #20]
 800c38e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c396:	6999      	ldr	r1, [r3, #24]
 800c398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	ea40 0301 	orr.w	r3, r0, r1
 800c3a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c3a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c3a8:	681a      	ldr	r2, [r3, #0]
 800c3aa:	4b8f      	ldr	r3, [pc, #572]	; (800c5e8 <UART_SetConfig+0x2cc>)
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	d005      	beq.n	800c3bc <UART_SetConfig+0xa0>
 800c3b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c3b4:	681a      	ldr	r2, [r3, #0]
 800c3b6:	4b8d      	ldr	r3, [pc, #564]	; (800c5ec <UART_SetConfig+0x2d0>)
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	d104      	bne.n	800c3c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c3bc:	f7fe fd94 	bl	800aee8 <HAL_RCC_GetPCLK2Freq>
 800c3c0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c3c4:	e003      	b.n	800c3ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c3c6:	f7fe fd7b 	bl	800aec0 <HAL_RCC_GetPCLK1Freq>
 800c3ca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c3ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c3d2:	69db      	ldr	r3, [r3, #28]
 800c3d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3d8:	f040 810c 	bne.w	800c5f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c3dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c3e6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c3ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800c3ee:	4622      	mov	r2, r4
 800c3f0:	462b      	mov	r3, r5
 800c3f2:	1891      	adds	r1, r2, r2
 800c3f4:	65b9      	str	r1, [r7, #88]	; 0x58
 800c3f6:	415b      	adcs	r3, r3
 800c3f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c3fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c3fe:	4621      	mov	r1, r4
 800c400:	eb12 0801 	adds.w	r8, r2, r1
 800c404:	4629      	mov	r1, r5
 800c406:	eb43 0901 	adc.w	r9, r3, r1
 800c40a:	f04f 0200 	mov.w	r2, #0
 800c40e:	f04f 0300 	mov.w	r3, #0
 800c412:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c416:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c41a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c41e:	4690      	mov	r8, r2
 800c420:	4699      	mov	r9, r3
 800c422:	4623      	mov	r3, r4
 800c424:	eb18 0303 	adds.w	r3, r8, r3
 800c428:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c42c:	462b      	mov	r3, r5
 800c42e:	eb49 0303 	adc.w	r3, r9, r3
 800c432:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c43a:	685b      	ldr	r3, [r3, #4]
 800c43c:	2200      	movs	r2, #0
 800c43e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c442:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800c446:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800c44a:	460b      	mov	r3, r1
 800c44c:	18db      	adds	r3, r3, r3
 800c44e:	653b      	str	r3, [r7, #80]	; 0x50
 800c450:	4613      	mov	r3, r2
 800c452:	eb42 0303 	adc.w	r3, r2, r3
 800c456:	657b      	str	r3, [r7, #84]	; 0x54
 800c458:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c45c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800c460:	f7f4 fbc2 	bl	8000be8 <__aeabi_uldivmod>
 800c464:	4602      	mov	r2, r0
 800c466:	460b      	mov	r3, r1
 800c468:	4b61      	ldr	r3, [pc, #388]	; (800c5f0 <UART_SetConfig+0x2d4>)
 800c46a:	fba3 2302 	umull	r2, r3, r3, r2
 800c46e:	095b      	lsrs	r3, r3, #5
 800c470:	011c      	lsls	r4, r3, #4
 800c472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c476:	2200      	movs	r2, #0
 800c478:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c47c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800c480:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800c484:	4642      	mov	r2, r8
 800c486:	464b      	mov	r3, r9
 800c488:	1891      	adds	r1, r2, r2
 800c48a:	64b9      	str	r1, [r7, #72]	; 0x48
 800c48c:	415b      	adcs	r3, r3
 800c48e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c490:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c494:	4641      	mov	r1, r8
 800c496:	eb12 0a01 	adds.w	sl, r2, r1
 800c49a:	4649      	mov	r1, r9
 800c49c:	eb43 0b01 	adc.w	fp, r3, r1
 800c4a0:	f04f 0200 	mov.w	r2, #0
 800c4a4:	f04f 0300 	mov.w	r3, #0
 800c4a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c4ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c4b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c4b4:	4692      	mov	sl, r2
 800c4b6:	469b      	mov	fp, r3
 800c4b8:	4643      	mov	r3, r8
 800c4ba:	eb1a 0303 	adds.w	r3, sl, r3
 800c4be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c4c2:	464b      	mov	r3, r9
 800c4c4:	eb4b 0303 	adc.w	r3, fp, r3
 800c4c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c4cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c4d8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800c4dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800c4e0:	460b      	mov	r3, r1
 800c4e2:	18db      	adds	r3, r3, r3
 800c4e4:	643b      	str	r3, [r7, #64]	; 0x40
 800c4e6:	4613      	mov	r3, r2
 800c4e8:	eb42 0303 	adc.w	r3, r2, r3
 800c4ec:	647b      	str	r3, [r7, #68]	; 0x44
 800c4ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c4f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800c4f6:	f7f4 fb77 	bl	8000be8 <__aeabi_uldivmod>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	4611      	mov	r1, r2
 800c500:	4b3b      	ldr	r3, [pc, #236]	; (800c5f0 <UART_SetConfig+0x2d4>)
 800c502:	fba3 2301 	umull	r2, r3, r3, r1
 800c506:	095b      	lsrs	r3, r3, #5
 800c508:	2264      	movs	r2, #100	; 0x64
 800c50a:	fb02 f303 	mul.w	r3, r2, r3
 800c50e:	1acb      	subs	r3, r1, r3
 800c510:	00db      	lsls	r3, r3, #3
 800c512:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800c516:	4b36      	ldr	r3, [pc, #216]	; (800c5f0 <UART_SetConfig+0x2d4>)
 800c518:	fba3 2302 	umull	r2, r3, r3, r2
 800c51c:	095b      	lsrs	r3, r3, #5
 800c51e:	005b      	lsls	r3, r3, #1
 800c520:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c524:	441c      	add	r4, r3
 800c526:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c52a:	2200      	movs	r2, #0
 800c52c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c530:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c534:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800c538:	4642      	mov	r2, r8
 800c53a:	464b      	mov	r3, r9
 800c53c:	1891      	adds	r1, r2, r2
 800c53e:	63b9      	str	r1, [r7, #56]	; 0x38
 800c540:	415b      	adcs	r3, r3
 800c542:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c544:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c548:	4641      	mov	r1, r8
 800c54a:	1851      	adds	r1, r2, r1
 800c54c:	6339      	str	r1, [r7, #48]	; 0x30
 800c54e:	4649      	mov	r1, r9
 800c550:	414b      	adcs	r3, r1
 800c552:	637b      	str	r3, [r7, #52]	; 0x34
 800c554:	f04f 0200 	mov.w	r2, #0
 800c558:	f04f 0300 	mov.w	r3, #0
 800c55c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800c560:	4659      	mov	r1, fp
 800c562:	00cb      	lsls	r3, r1, #3
 800c564:	4651      	mov	r1, sl
 800c566:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c56a:	4651      	mov	r1, sl
 800c56c:	00ca      	lsls	r2, r1, #3
 800c56e:	4610      	mov	r0, r2
 800c570:	4619      	mov	r1, r3
 800c572:	4603      	mov	r3, r0
 800c574:	4642      	mov	r2, r8
 800c576:	189b      	adds	r3, r3, r2
 800c578:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c57c:	464b      	mov	r3, r9
 800c57e:	460a      	mov	r2, r1
 800c580:	eb42 0303 	adc.w	r3, r2, r3
 800c584:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c594:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800c598:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c59c:	460b      	mov	r3, r1
 800c59e:	18db      	adds	r3, r3, r3
 800c5a0:	62bb      	str	r3, [r7, #40]	; 0x28
 800c5a2:	4613      	mov	r3, r2
 800c5a4:	eb42 0303 	adc.w	r3, r2, r3
 800c5a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c5aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c5ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c5b2:	f7f4 fb19 	bl	8000be8 <__aeabi_uldivmod>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	4b0d      	ldr	r3, [pc, #52]	; (800c5f0 <UART_SetConfig+0x2d4>)
 800c5bc:	fba3 1302 	umull	r1, r3, r3, r2
 800c5c0:	095b      	lsrs	r3, r3, #5
 800c5c2:	2164      	movs	r1, #100	; 0x64
 800c5c4:	fb01 f303 	mul.w	r3, r1, r3
 800c5c8:	1ad3      	subs	r3, r2, r3
 800c5ca:	00db      	lsls	r3, r3, #3
 800c5cc:	3332      	adds	r3, #50	; 0x32
 800c5ce:	4a08      	ldr	r2, [pc, #32]	; (800c5f0 <UART_SetConfig+0x2d4>)
 800c5d0:	fba2 2303 	umull	r2, r3, r2, r3
 800c5d4:	095b      	lsrs	r3, r3, #5
 800c5d6:	f003 0207 	and.w	r2, r3, #7
 800c5da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	4422      	add	r2, r4
 800c5e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c5e4:	e105      	b.n	800c7f2 <UART_SetConfig+0x4d6>
 800c5e6:	bf00      	nop
 800c5e8:	40011000 	.word	0x40011000
 800c5ec:	40011400 	.word	0x40011400
 800c5f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c5f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c5fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800c602:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800c606:	4642      	mov	r2, r8
 800c608:	464b      	mov	r3, r9
 800c60a:	1891      	adds	r1, r2, r2
 800c60c:	6239      	str	r1, [r7, #32]
 800c60e:	415b      	adcs	r3, r3
 800c610:	627b      	str	r3, [r7, #36]	; 0x24
 800c612:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c616:	4641      	mov	r1, r8
 800c618:	1854      	adds	r4, r2, r1
 800c61a:	4649      	mov	r1, r9
 800c61c:	eb43 0501 	adc.w	r5, r3, r1
 800c620:	f04f 0200 	mov.w	r2, #0
 800c624:	f04f 0300 	mov.w	r3, #0
 800c628:	00eb      	lsls	r3, r5, #3
 800c62a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c62e:	00e2      	lsls	r2, r4, #3
 800c630:	4614      	mov	r4, r2
 800c632:	461d      	mov	r5, r3
 800c634:	4643      	mov	r3, r8
 800c636:	18e3      	adds	r3, r4, r3
 800c638:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c63c:	464b      	mov	r3, r9
 800c63e:	eb45 0303 	adc.w	r3, r5, r3
 800c642:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c64a:	685b      	ldr	r3, [r3, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c652:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c656:	f04f 0200 	mov.w	r2, #0
 800c65a:	f04f 0300 	mov.w	r3, #0
 800c65e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800c662:	4629      	mov	r1, r5
 800c664:	008b      	lsls	r3, r1, #2
 800c666:	4621      	mov	r1, r4
 800c668:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c66c:	4621      	mov	r1, r4
 800c66e:	008a      	lsls	r2, r1, #2
 800c670:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800c674:	f7f4 fab8 	bl	8000be8 <__aeabi_uldivmod>
 800c678:	4602      	mov	r2, r0
 800c67a:	460b      	mov	r3, r1
 800c67c:	4b60      	ldr	r3, [pc, #384]	; (800c800 <UART_SetConfig+0x4e4>)
 800c67e:	fba3 2302 	umull	r2, r3, r3, r2
 800c682:	095b      	lsrs	r3, r3, #5
 800c684:	011c      	lsls	r4, r3, #4
 800c686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c68a:	2200      	movs	r2, #0
 800c68c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c690:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800c694:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800c698:	4642      	mov	r2, r8
 800c69a:	464b      	mov	r3, r9
 800c69c:	1891      	adds	r1, r2, r2
 800c69e:	61b9      	str	r1, [r7, #24]
 800c6a0:	415b      	adcs	r3, r3
 800c6a2:	61fb      	str	r3, [r7, #28]
 800c6a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c6a8:	4641      	mov	r1, r8
 800c6aa:	1851      	adds	r1, r2, r1
 800c6ac:	6139      	str	r1, [r7, #16]
 800c6ae:	4649      	mov	r1, r9
 800c6b0:	414b      	adcs	r3, r1
 800c6b2:	617b      	str	r3, [r7, #20]
 800c6b4:	f04f 0200 	mov.w	r2, #0
 800c6b8:	f04f 0300 	mov.w	r3, #0
 800c6bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c6c0:	4659      	mov	r1, fp
 800c6c2:	00cb      	lsls	r3, r1, #3
 800c6c4:	4651      	mov	r1, sl
 800c6c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c6ca:	4651      	mov	r1, sl
 800c6cc:	00ca      	lsls	r2, r1, #3
 800c6ce:	4610      	mov	r0, r2
 800c6d0:	4619      	mov	r1, r3
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	4642      	mov	r2, r8
 800c6d6:	189b      	adds	r3, r3, r2
 800c6d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c6dc:	464b      	mov	r3, r9
 800c6de:	460a      	mov	r2, r1
 800c6e0:	eb42 0303 	adc.w	r3, r2, r3
 800c6e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c6e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	67bb      	str	r3, [r7, #120]	; 0x78
 800c6f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c6f4:	f04f 0200 	mov.w	r2, #0
 800c6f8:	f04f 0300 	mov.w	r3, #0
 800c6fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800c700:	4649      	mov	r1, r9
 800c702:	008b      	lsls	r3, r1, #2
 800c704:	4641      	mov	r1, r8
 800c706:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c70a:	4641      	mov	r1, r8
 800c70c:	008a      	lsls	r2, r1, #2
 800c70e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800c712:	f7f4 fa69 	bl	8000be8 <__aeabi_uldivmod>
 800c716:	4602      	mov	r2, r0
 800c718:	460b      	mov	r3, r1
 800c71a:	4b39      	ldr	r3, [pc, #228]	; (800c800 <UART_SetConfig+0x4e4>)
 800c71c:	fba3 1302 	umull	r1, r3, r3, r2
 800c720:	095b      	lsrs	r3, r3, #5
 800c722:	2164      	movs	r1, #100	; 0x64
 800c724:	fb01 f303 	mul.w	r3, r1, r3
 800c728:	1ad3      	subs	r3, r2, r3
 800c72a:	011b      	lsls	r3, r3, #4
 800c72c:	3332      	adds	r3, #50	; 0x32
 800c72e:	4a34      	ldr	r2, [pc, #208]	; (800c800 <UART_SetConfig+0x4e4>)
 800c730:	fba2 2303 	umull	r2, r3, r2, r3
 800c734:	095b      	lsrs	r3, r3, #5
 800c736:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c73a:	441c      	add	r4, r3
 800c73c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c740:	2200      	movs	r2, #0
 800c742:	673b      	str	r3, [r7, #112]	; 0x70
 800c744:	677a      	str	r2, [r7, #116]	; 0x74
 800c746:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800c74a:	4642      	mov	r2, r8
 800c74c:	464b      	mov	r3, r9
 800c74e:	1891      	adds	r1, r2, r2
 800c750:	60b9      	str	r1, [r7, #8]
 800c752:	415b      	adcs	r3, r3
 800c754:	60fb      	str	r3, [r7, #12]
 800c756:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c75a:	4641      	mov	r1, r8
 800c75c:	1851      	adds	r1, r2, r1
 800c75e:	6039      	str	r1, [r7, #0]
 800c760:	4649      	mov	r1, r9
 800c762:	414b      	adcs	r3, r1
 800c764:	607b      	str	r3, [r7, #4]
 800c766:	f04f 0200 	mov.w	r2, #0
 800c76a:	f04f 0300 	mov.w	r3, #0
 800c76e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c772:	4659      	mov	r1, fp
 800c774:	00cb      	lsls	r3, r1, #3
 800c776:	4651      	mov	r1, sl
 800c778:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c77c:	4651      	mov	r1, sl
 800c77e:	00ca      	lsls	r2, r1, #3
 800c780:	4610      	mov	r0, r2
 800c782:	4619      	mov	r1, r3
 800c784:	4603      	mov	r3, r0
 800c786:	4642      	mov	r2, r8
 800c788:	189b      	adds	r3, r3, r2
 800c78a:	66bb      	str	r3, [r7, #104]	; 0x68
 800c78c:	464b      	mov	r3, r9
 800c78e:	460a      	mov	r2, r1
 800c790:	eb42 0303 	adc.w	r3, r2, r3
 800c794:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c79a:	685b      	ldr	r3, [r3, #4]
 800c79c:	2200      	movs	r2, #0
 800c79e:	663b      	str	r3, [r7, #96]	; 0x60
 800c7a0:	667a      	str	r2, [r7, #100]	; 0x64
 800c7a2:	f04f 0200 	mov.w	r2, #0
 800c7a6:	f04f 0300 	mov.w	r3, #0
 800c7aa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800c7ae:	4649      	mov	r1, r9
 800c7b0:	008b      	lsls	r3, r1, #2
 800c7b2:	4641      	mov	r1, r8
 800c7b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c7b8:	4641      	mov	r1, r8
 800c7ba:	008a      	lsls	r2, r1, #2
 800c7bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c7c0:	f7f4 fa12 	bl	8000be8 <__aeabi_uldivmod>
 800c7c4:	4602      	mov	r2, r0
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	4b0d      	ldr	r3, [pc, #52]	; (800c800 <UART_SetConfig+0x4e4>)
 800c7ca:	fba3 1302 	umull	r1, r3, r3, r2
 800c7ce:	095b      	lsrs	r3, r3, #5
 800c7d0:	2164      	movs	r1, #100	; 0x64
 800c7d2:	fb01 f303 	mul.w	r3, r1, r3
 800c7d6:	1ad3      	subs	r3, r2, r3
 800c7d8:	011b      	lsls	r3, r3, #4
 800c7da:	3332      	adds	r3, #50	; 0x32
 800c7dc:	4a08      	ldr	r2, [pc, #32]	; (800c800 <UART_SetConfig+0x4e4>)
 800c7de:	fba2 2303 	umull	r2, r3, r2, r3
 800c7e2:	095b      	lsrs	r3, r3, #5
 800c7e4:	f003 020f 	and.w	r2, r3, #15
 800c7e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	4422      	add	r2, r4
 800c7f0:	609a      	str	r2, [r3, #8]
}
 800c7f2:	bf00      	nop
 800c7f4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c7fe:	bf00      	nop
 800c800:	51eb851f 	.word	0x51eb851f

0800c804 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800c804:	480d      	ldr	r0, [pc, #52]	; (800c83c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800c806:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800c808:	f7f8 fb80 	bl	8004f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c80c:	480c      	ldr	r0, [pc, #48]	; (800c840 <LoopForever+0x6>)
  ldr r1, =_edata
 800c80e:	490d      	ldr	r1, [pc, #52]	; (800c844 <LoopForever+0xa>)
  ldr r2, =_sidata
 800c810:	4a0d      	ldr	r2, [pc, #52]	; (800c848 <LoopForever+0xe>)
  movs r3, #0
 800c812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c814:	e002      	b.n	800c81c <LoopCopyDataInit>

0800c816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c81a:	3304      	adds	r3, #4

0800c81c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c81c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c81e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c820:	d3f9      	bcc.n	800c816 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c822:	4a0a      	ldr	r2, [pc, #40]	; (800c84c <LoopForever+0x12>)
  ldr r4, =_ebss
 800c824:	4c0a      	ldr	r4, [pc, #40]	; (800c850 <LoopForever+0x16>)
  movs r3, #0
 800c826:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c828:	e001      	b.n	800c82e <LoopFillZerobss>

0800c82a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c82a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c82c:	3204      	adds	r2, #4

0800c82e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c82e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c830:	d3fb      	bcc.n	800c82a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800c832:	f003 fb7f 	bl	800ff34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800c836:	f7f7 ffe1 	bl	80047fc <main>

0800c83a <LoopForever>:

LoopForever:
  b LoopForever
 800c83a:	e7fe      	b.n	800c83a <LoopForever>
  ldr   r0, =_estack
 800c83c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800c840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c844:	20000618 	.word	0x20000618
  ldr r2, =_sidata
 800c848:	08013f5c 	.word	0x08013f5c
  ldr r2, =_sbss
 800c84c:	20000618 	.word	0x20000618
  ldr r4, =_ebss
 800c850:	200059bc 	.word	0x200059bc

0800c854 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c854:	e7fe      	b.n	800c854 <ADC_IRQHandler>

0800c856 <prv_out_fn_print>:
 * \param[in]       p: LwPRINTF internal instance
 * \param[in]       c: Character to print
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_fn_print(lwprintf_int_t* p, const char c) {
 800c856:	b580      	push	{r7, lr}
 800c858:	b082      	sub	sp, #8
 800c85a:	af00      	add	r7, sp, #0
 800c85c:	6078      	str	r0, [r7, #4]
 800c85e:	460b      	mov	r3, r1
 800c860:	70fb      	strb	r3, [r7, #3]
    if (p->is_print_cancelled) {
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	7e1b      	ldrb	r3, [r3, #24]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d001      	beq.n	800c86e <prv_out_fn_print+0x18>
        return 0;
 800c86a:	2300      	movs	r3, #0
 800c86c:	e01a      	b.n	800c8a4 <prv_out_fn_print+0x4e>
    }
    if (!p->lw->out_fn(c, p->lw)) { /*!< Send character to output */
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	78f8      	ldrb	r0, [r7, #3]
 800c876:	687a      	ldr	r2, [r7, #4]
 800c878:	6812      	ldr	r2, [r2, #0]
 800c87a:	4611      	mov	r1, r2
 800c87c:	4798      	blx	r3
 800c87e:	4603      	mov	r3, r0
 800c880:	2b00      	cmp	r3, #0
 800c882:	d102      	bne.n	800c88a <prv_out_fn_print+0x34>
        p->is_print_cancelled = 1;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2201      	movs	r2, #1
 800c888:	761a      	strb	r2, [r3, #24]
    }
    if (c != '\0' && !p->is_print_cancelled) {
 800c88a:	78fb      	ldrb	r3, [r7, #3]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d008      	beq.n	800c8a2 <prv_out_fn_print+0x4c>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	7e1b      	ldrb	r3, [r3, #24]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d104      	bne.n	800c8a2 <prv_out_fn_print+0x4c>
        ++p->n;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	691b      	ldr	r3, [r3, #16]
 800c89c:	1c5a      	adds	r2, r3, #1
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	611a      	str	r2, [r3, #16]
    }
    return 1;
 800c8a2:	2301      	movs	r3, #1
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3708      	adds	r7, #8
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <prv_parse_num>:
 * \brief           Parse number from input string
 * \param[in,out]   format: Input text to process
 * \return          Parsed number
 */
static int
prv_parse_num(const char** format) {
 800c8ac:	b480      	push	{r7}
 800c8ae:	b085      	sub	sp, #20
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
    const char* fmt = *format;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	60fb      	str	r3, [r7, #12]
    int n = 0;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	60bb      	str	r3, [r7, #8]

    for (; CHARISNUM(*fmt); ++fmt) {
 800c8be:	e00d      	b.n	800c8dc <prv_parse_num+0x30>
        n = 10 * n + CHARTONUM(*fmt);
 800c8c0:	68ba      	ldr	r2, [r7, #8]
 800c8c2:	4613      	mov	r3, r2
 800c8c4:	009b      	lsls	r3, r3, #2
 800c8c6:	4413      	add	r3, r2
 800c8c8:	005b      	lsls	r3, r3, #1
 800c8ca:	461a      	mov	r2, r3
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	781b      	ldrb	r3, [r3, #0]
 800c8d0:	3b30      	subs	r3, #48	; 0x30
 800c8d2:	4413      	add	r3, r2
 800c8d4:	60bb      	str	r3, [r7, #8]
    for (; CHARISNUM(*fmt); ++fmt) {
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	3301      	adds	r3, #1
 800c8da:	60fb      	str	r3, [r7, #12]
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	781b      	ldrb	r3, [r3, #0]
 800c8e0:	2b2f      	cmp	r3, #47	; 0x2f
 800c8e2:	d903      	bls.n	800c8ec <prv_parse_num+0x40>
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	781b      	ldrb	r3, [r3, #0]
 800c8e8:	2b39      	cmp	r3, #57	; 0x39
 800c8ea:	d9e9      	bls.n	800c8c0 <prv_parse_num+0x14>
    }
    *format = fmt;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	68fa      	ldr	r2, [r7, #12]
 800c8f0:	601a      	str	r2, [r3, #0]
    return n;
 800c8f2:	68bb      	ldr	r3, [r7, #8]
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3714      	adds	r7, #20
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr

0800c900 <prv_out_str_before>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_before(lwprintf_int_t* p, size_t buff_size) {
 800c900:	b580      	push	{r7, lr}
 800c902:	b084      	sub	sp, #16
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
    /* Check for width */
    if (p->m.width > 0
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c90e:	2b00      	cmp	r3, #0
 800c910:	dd12      	ble.n	800c938 <prv_out_str_before+0x38>
        /* If number is negative, add negative sign or if positive and has plus sign forced */
        && (p->m.flags.is_negative || p->m.flags.plus)) {
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	7f5b      	ldrb	r3, [r3, #29]
 800c916:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c91a:	b2db      	uxtb	r3, r3
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d106      	bne.n	800c92e <prv_out_str_before+0x2e>
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	7f1b      	ldrb	r3, [r3, #28]
 800c924:	f003 0302 	and.w	r3, r3, #2
 800c928:	b2db      	uxtb	r3, r3
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d004      	beq.n	800c938 <prv_out_str_before+0x38>
        --p->m.width;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c932:	1e5a      	subs	r2, r3, #1
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Check for alternate mode */
    if (p->m.flags.alt && !p->m.flags.is_num_zero) {
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	7f1b      	ldrb	r3, [r3, #28]
 800c93c:	f003 0320 	and.w	r3, r3, #32
 800c940:	b2db      	uxtb	r3, r3
 800c942:	2b00      	cmp	r3, #0
 800c944:	d02c      	beq.n	800c9a0 <prv_out_str_before+0xa0>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	7f9b      	ldrb	r3, [r3, #30]
 800c94a:	f003 0301 	and.w	r3, r3, #1
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	2b00      	cmp	r3, #0
 800c952:	d125      	bne.n	800c9a0 <prv_out_str_before+0xa0>
        if (p->m.base == 8) {
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c95a:	2b08      	cmp	r3, #8
 800c95c:	d109      	bne.n	800c972 <prv_out_str_before+0x72>
            if (p->m.width > 0) {
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c962:	2b00      	cmp	r3, #0
 800c964:	dd1c      	ble.n	800c9a0 <prv_out_str_before+0xa0>
                --p->m.width;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c96a:	1e5a      	subs	r2, r3, #1
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	625a      	str	r2, [r3, #36]	; 0x24
 800c970:	e016      	b.n	800c9a0 <prv_out_str_before+0xa0>
            }
        } else if (p->m.base == 16 || p->m.base == 2) {
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c978:	2b10      	cmp	r3, #16
 800c97a:	d004      	beq.n	800c986 <prv_out_str_before+0x86>
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c982:	2b02      	cmp	r3, #2
 800c984:	d10c      	bne.n	800c9a0 <prv_out_str_before+0xa0>
            if (p->m.width >= 2) {
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	dd05      	ble.n	800c99a <prv_out_str_before+0x9a>
                p->m.width -= 2;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c992:	1e9a      	subs	r2, r3, #2
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	625a      	str	r2, [r3, #36]	; 0x24
 800c998:	e002      	b.n	800c9a0 <prv_out_str_before+0xa0>
            } else {
                p->m.width = 0;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2200      	movs	r2, #0
 800c99e:	625a      	str	r2, [r3, #36]	; 0x24
            }
        }
    }

    /* Add negative sign (or positive in case of + flag or space in case of space flag) before when zeros are used to fill width */
    if (p->m.flags.zero) {
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	7f1b      	ldrb	r3, [r3, #28]
 800c9a4:	f003 0308 	and.w	r3, r3, #8
 800c9a8:	b2db      	uxtb	r3, r3
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d025      	beq.n	800c9fa <prv_out_str_before+0xfa>
        if (p->m.flags.is_negative) {
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	7f5b      	ldrb	r3, [r3, #29]
 800c9b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c9b6:	b2db      	uxtb	r3, r3
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d005      	beq.n	800c9c8 <prv_out_str_before+0xc8>
            p->out_fn(p, '-');
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	695b      	ldr	r3, [r3, #20]
 800c9c0:	212d      	movs	r1, #45	; 0x2d
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	4798      	blx	r3
 800c9c6:	e018      	b.n	800c9fa <prv_out_str_before+0xfa>
        } else if (p->m.flags.plus) {
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	7f1b      	ldrb	r3, [r3, #28]
 800c9cc:	f003 0302 	and.w	r3, r3, #2
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d005      	beq.n	800c9e2 <prv_out_str_before+0xe2>
            p->out_fn(p, '+');
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	695b      	ldr	r3, [r3, #20]
 800c9da:	212b      	movs	r1, #43	; 0x2b
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	4798      	blx	r3
 800c9e0:	e00b      	b.n	800c9fa <prv_out_str_before+0xfa>
        } else if (p->m.flags.space) {
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	7f1b      	ldrb	r3, [r3, #28]
 800c9e6:	f003 0304 	and.w	r3, r3, #4
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d004      	beq.n	800c9fa <prv_out_str_before+0xfa>
            p->out_fn(p, ' ');
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	695b      	ldr	r3, [r3, #20]
 800c9f4:	2120      	movs	r1, #32
 800c9f6:	6878      	ldr	r0, [r7, #4]
 800c9f8:	4798      	blx	r3
        }
    }

    /* Check for flags output */
    if (p->m.flags.alt && !p->m.flags.is_num_zero) {
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	7f1b      	ldrb	r3, [r3, #28]
 800c9fe:	f003 0320 	and.w	r3, r3, #32
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d044      	beq.n	800ca92 <prv_out_str_before+0x192>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	7f9b      	ldrb	r3, [r3, #30]
 800ca0c:	f003 0301 	and.w	r3, r3, #1
 800ca10:	b2db      	uxtb	r3, r3
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d13d      	bne.n	800ca92 <prv_out_str_before+0x192>
        if (p->m.base == 8) {
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca1c:	2b08      	cmp	r3, #8
 800ca1e:	d105      	bne.n	800ca2c <prv_out_str_before+0x12c>
            p->out_fn(p, '0');
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	695b      	ldr	r3, [r3, #20]
 800ca24:	2130      	movs	r1, #48	; 0x30
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	4798      	blx	r3
 800ca2a:	e032      	b.n	800ca92 <prv_out_str_before+0x192>
        } else if (p->m.base == 16) {
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca32:	2b10      	cmp	r3, #16
 800ca34:	d114      	bne.n	800ca60 <prv_out_str_before+0x160>
            p->out_fn(p, '0');
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	695b      	ldr	r3, [r3, #20]
 800ca3a:	2130      	movs	r1, #48	; 0x30
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	4798      	blx	r3
            p->out_fn(p, p->m.flags.uc ? 'X' : 'x');
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	695b      	ldr	r3, [r3, #20]
 800ca44:	687a      	ldr	r2, [r7, #4]
 800ca46:	7f52      	ldrb	r2, [r2, #29]
 800ca48:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800ca4c:	b2d2      	uxtb	r2, r2
 800ca4e:	2a00      	cmp	r2, #0
 800ca50:	d001      	beq.n	800ca56 <prv_out_str_before+0x156>
 800ca52:	2258      	movs	r2, #88	; 0x58
 800ca54:	e000      	b.n	800ca58 <prv_out_str_before+0x158>
 800ca56:	2278      	movs	r2, #120	; 0x78
 800ca58:	4611      	mov	r1, r2
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	4798      	blx	r3
 800ca5e:	e018      	b.n	800ca92 <prv_out_str_before+0x192>
        } else if (p->m.base == 2) {
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca66:	2b02      	cmp	r3, #2
 800ca68:	d113      	bne.n	800ca92 <prv_out_str_before+0x192>
            p->out_fn(p, '0');
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	695b      	ldr	r3, [r3, #20]
 800ca6e:	2130      	movs	r1, #48	; 0x30
 800ca70:	6878      	ldr	r0, [r7, #4]
 800ca72:	4798      	blx	r3
            p->out_fn(p, p->m.flags.uc ? 'B' : 'b');
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	695b      	ldr	r3, [r3, #20]
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	7f52      	ldrb	r2, [r2, #29]
 800ca7c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800ca80:	b2d2      	uxtb	r2, r2
 800ca82:	2a00      	cmp	r2, #0
 800ca84:	d001      	beq.n	800ca8a <prv_out_str_before+0x18a>
 800ca86:	2242      	movs	r2, #66	; 0x42
 800ca88:	e000      	b.n	800ca8c <prv_out_str_before+0x18c>
 800ca8a:	2262      	movs	r2, #98	; 0x62
 800ca8c:	4611      	mov	r1, r2
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	4798      	blx	r3
        }
    }

    /* Right alignment, spaces or zeros */
    if (!p->m.flags.left_align && p->m.width > 0) {
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	7f1b      	ldrb	r3, [r3, #28]
 800ca96:	f003 0301 	and.w	r3, r3, #1
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d125      	bne.n	800caec <prv_out_str_before+0x1ec>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	dd21      	ble.n	800caec <prv_out_str_before+0x1ec>
        for (size_t i = buff_size; !p->m.flags.left_align && i < (size_t)p->m.width; ++i) {
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	60fb      	str	r3, [r7, #12]
 800caac:	e011      	b.n	800cad2 <prv_out_str_before+0x1d2>
            p->out_fn(p, p->m.flags.zero ? '0' : ' ');
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	695b      	ldr	r3, [r3, #20]
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	7f12      	ldrb	r2, [r2, #28]
 800cab6:	f002 0208 	and.w	r2, r2, #8
 800caba:	b2d2      	uxtb	r2, r2
 800cabc:	2a00      	cmp	r2, #0
 800cabe:	d001      	beq.n	800cac4 <prv_out_str_before+0x1c4>
 800cac0:	2230      	movs	r2, #48	; 0x30
 800cac2:	e000      	b.n	800cac6 <prv_out_str_before+0x1c6>
 800cac4:	2220      	movs	r2, #32
 800cac6:	4611      	mov	r1, r2
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	4798      	blx	r3
        for (size_t i = buff_size; !p->m.flags.left_align && i < (size_t)p->m.width; ++i) {
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	3301      	adds	r3, #1
 800cad0:	60fb      	str	r3, [r7, #12]
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	7f1b      	ldrb	r3, [r3, #28]
 800cad6:	f003 0301 	and.w	r3, r3, #1
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d105      	bne.n	800caec <prv_out_str_before+0x1ec>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cae4:	461a      	mov	r2, r3
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	4293      	cmp	r3, r2
 800caea:	d3e0      	bcc.n	800caae <prv_out_str_before+0x1ae>
        }
    }

    /* Add negative sign here when spaces are used for width */
    if (!p->m.flags.zero) {
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	7f1b      	ldrb	r3, [r3, #28]
 800caf0:	f003 0308 	and.w	r3, r3, #8
 800caf4:	b2db      	uxtb	r3, r3
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d12b      	bne.n	800cb52 <prv_out_str_before+0x252>
        if (p->m.flags.is_negative) {
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	7f5b      	ldrb	r3, [r3, #29]
 800cafe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d005      	beq.n	800cb14 <prv_out_str_before+0x214>
            p->out_fn(p, '-');
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	695b      	ldr	r3, [r3, #20]
 800cb0c:	212d      	movs	r1, #45	; 0x2d
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	4798      	blx	r3
 800cb12:	e01e      	b.n	800cb52 <prv_out_str_before+0x252>
        } else if (p->m.flags.plus) {
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	7f1b      	ldrb	r3, [r3, #28]
 800cb18:	f003 0302 	and.w	r3, r3, #2
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d005      	beq.n	800cb2e <prv_out_str_before+0x22e>
            p->out_fn(p, '+');
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	695b      	ldr	r3, [r3, #20]
 800cb26:	212b      	movs	r1, #43	; 0x2b
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	4798      	blx	r3
 800cb2c:	e011      	b.n	800cb52 <prv_out_str_before+0x252>
        } else if (p->m.flags.space && buff_size >= (size_t)p->m.width) {
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	7f1b      	ldrb	r3, [r3, #28]
 800cb32:	f003 0304 	and.w	r3, r3, #4
 800cb36:	b2db      	uxtb	r3, r3
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d00a      	beq.n	800cb52 <prv_out_str_before+0x252>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb40:	461a      	mov	r2, r3
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d304      	bcc.n	800cb52 <prv_out_str_before+0x252>
            p->out_fn(p, ' ');
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	695b      	ldr	r3, [r3, #20]
 800cb4c:	2120      	movs	r1, #32
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	4798      	blx	r3
        }
    }

    return 1;
 800cb52:	2301      	movs	r3, #1
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3710      	adds	r7, #16
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}

0800cb5c <prv_out_str_after>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_after(lwprintf_int_t* p, size_t buff_size) {
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b084      	sub	sp, #16
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	6039      	str	r1, [r7, #0]
    /* Left alignment, but only with spaces */
    if (p->m.flags.left_align) {
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	7f1b      	ldrb	r3, [r3, #28]
 800cb6a:	f003 0301 	and.w	r3, r3, #1
 800cb6e:	b2db      	uxtb	r3, r3
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d010      	beq.n	800cb96 <prv_out_str_after+0x3a>
        for (size_t i = buff_size; i < (size_t)p->m.width; ++i) {
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	60fb      	str	r3, [r7, #12]
 800cb78:	e007      	b.n	800cb8a <prv_out_str_after+0x2e>
            p->out_fn(p, ' ');
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	695b      	ldr	r3, [r3, #20]
 800cb7e:	2120      	movs	r1, #32
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	4798      	blx	r3
        for (size_t i = buff_size; i < (size_t)p->m.width; ++i) {
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	3301      	adds	r3, #1
 800cb88:	60fb      	str	r3, [r7, #12]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb8e:	461a      	mov	r2, r3
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	4293      	cmp	r3, r2
 800cb94:	d3f1      	bcc.n	800cb7a <prv_out_str_after+0x1e>
        }
    }
    return 1;
 800cb96:	2301      	movs	r3, #1
}
 800cb98:	4618      	mov	r0, r3
 800cb9a:	3710      	adds	r7, #16
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	bd80      	pop	{r7, pc}

0800cba0 <prv_out_str_raw>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_raw(lwprintf_int_t* p, const char* buff, size_t buff_size) {
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b086      	sub	sp, #24
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	60f8      	str	r0, [r7, #12]
 800cba8:	60b9      	str	r1, [r7, #8]
 800cbaa:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < buff_size; ++i) {
 800cbac:	2300      	movs	r3, #0
 800cbae:	617b      	str	r3, [r7, #20]
 800cbb0:	e00b      	b.n	800cbca <prv_out_str_raw+0x2a>
        p->out_fn(p, buff[i]);
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	695b      	ldr	r3, [r3, #20]
 800cbb6:	68b9      	ldr	r1, [r7, #8]
 800cbb8:	697a      	ldr	r2, [r7, #20]
 800cbba:	440a      	add	r2, r1
 800cbbc:	7812      	ldrb	r2, [r2, #0]
 800cbbe:	4611      	mov	r1, r2
 800cbc0:	68f8      	ldr	r0, [r7, #12]
 800cbc2:	4798      	blx	r3
    for (size_t i = 0; i < buff_size; ++i) {
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	617b      	str	r3, [r7, #20]
 800cbca:	697a      	ldr	r2, [r7, #20]
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	429a      	cmp	r2, r3
 800cbd0:	d3ef      	bcc.n	800cbb2 <prv_out_str_raw+0x12>
    }
    return 1;
 800cbd2:	2301      	movs	r3, #1
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3718      	adds	r7, #24
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <prv_out_str>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str(lwprintf_int_t* p, const char* buff, size_t buff_size) {
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b084      	sub	sp, #16
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	60f8      	str	r0, [r7, #12]
 800cbe4:	60b9      	str	r1, [r7, #8]
 800cbe6:	607a      	str	r2, [r7, #4]
    prv_out_str_before(p, buff_size);    /* Implement pre-format */
 800cbe8:	6879      	ldr	r1, [r7, #4]
 800cbea:	68f8      	ldr	r0, [r7, #12]
 800cbec:	f7ff fe88 	bl	800c900 <prv_out_str_before>
    prv_out_str_raw(p, buff, buff_size); /* Print actual string */
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	68b9      	ldr	r1, [r7, #8]
 800cbf4:	68f8      	ldr	r0, [r7, #12]
 800cbf6:	f7ff ffd3 	bl	800cba0 <prv_out_str_raw>
    prv_out_str_after(p, buff_size);     /* Implement post-format */
 800cbfa:	6879      	ldr	r1, [r7, #4]
 800cbfc:	68f8      	ldr	r0, [r7, #12]
 800cbfe:	f7ff ffad 	bl	800cb5c <prv_out_str_after>

    return 1;
 800cc02:	2301      	movs	r3, #1
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3710      	adds	r7, #16
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}

0800cc0c <prv_unsigned_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_unsigned_int_to_str(lwprintf_int_t* p, unsigned int num) {
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b086      	sub	sp, #24
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(unsigned int, num);
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	bf0c      	ite	eq
 800cc1c:	2301      	moveq	r3, #1
 800cc1e:	2300      	movne	r3, #0
 800cc20:	b2d9      	uxtb	r1, r3
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	7f93      	ldrb	r3, [r2, #30]
 800cc26:	f361 0300 	bfi	r3, r1, #0, #1
 800cc2a:	7793      	strb	r3, [r2, #30]
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d10d      	bne.n	800cc4e <prv_unsigned_int_to_str+0x42>
 800cc32:	2101      	movs	r1, #1
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f7ff fe63 	bl	800c900 <prv_out_str_before>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	695b      	ldr	r3, [r3, #20]
 800cc3e:	2130      	movs	r1, #48	; 0x30
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	4798      	blx	r3
 800cc44:	2101      	movs	r1, #1
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f7ff ff88 	bl	800cb5c <prv_out_str_after>
 800cc4c:	e063      	b.n	800cd16 <prv_unsigned_int_to_str+0x10a>
 800cc4e:	2300      	movs	r3, #0
 800cc50:	74fb      	strb	r3, [r7, #19]
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	617b      	str	r3, [r7, #20]
 800cc56:	e00a      	b.n	800cc6e <prv_unsigned_int_to_str+0x62>
 800cc58:	7cfb      	ldrb	r3, [r7, #19]
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	74fb      	strb	r3, [r7, #19]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc64:	461a      	mov	r2, r3
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc6c:	617b      	str	r3, [r7, #20]
 800cc6e:	697b      	ldr	r3, [r7, #20]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d1f1      	bne.n	800cc58 <prv_unsigned_int_to_str+0x4c>
 800cc74:	2301      	movs	r3, #1
 800cc76:	617b      	str	r3, [r7, #20]
 800cc78:	e007      	b.n	800cc8a <prv_unsigned_int_to_str+0x7e>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc80:	461a      	mov	r2, r3
 800cc82:	697b      	ldr	r3, [r7, #20]
 800cc84:	fb02 f303 	mul.w	r3, r2, r3
 800cc88:	617b      	str	r3, [r7, #20]
 800cc8a:	683a      	ldr	r2, [r7, #0]
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc92:	687a      	ldr	r2, [r7, #4]
 800cc94:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d2ee      	bcs.n	800cc7a <prv_unsigned_int_to_str+0x6e>
 800cc9c:	7cfb      	ldrb	r3, [r7, #19]
 800cc9e:	4619      	mov	r1, r3
 800cca0:	6878      	ldr	r0, [r7, #4]
 800cca2:	f7ff fe2d 	bl	800c900 <prv_out_str_before>
 800cca6:	e02e      	b.n	800cd06 <prv_unsigned_int_to_str+0xfa>
 800cca8:	683a      	ldr	r2, [r7, #0]
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccb0:	60fb      	str	r3, [r7, #12]
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	697a      	ldr	r2, [r7, #20]
 800ccb6:	fbb3 f2f2 	udiv	r2, r3, r2
 800ccba:	6979      	ldr	r1, [r7, #20]
 800ccbc:	fb01 f202 	mul.w	r2, r1, r2
 800ccc0:	1a9b      	subs	r3, r3, r2
 800ccc2:	603b      	str	r3, [r7, #0]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ccca:	461a      	mov	r2, r3
 800cccc:	697b      	ldr	r3, [r7, #20]
 800ccce:	fbb3 f3f2 	udiv	r3, r3, r2
 800ccd2:	617b      	str	r3, [r7, #20]
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	b2da      	uxtb	r2, r3
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2b09      	cmp	r3, #9
 800ccdc:	d90a      	bls.n	800ccf4 <prv_unsigned_int_to_str+0xe8>
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	7f5b      	ldrb	r3, [r3, #29]
 800cce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cce6:	b2db      	uxtb	r3, r3
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d001      	beq.n	800ccf0 <prv_unsigned_int_to_str+0xe4>
 800ccec:	2337      	movs	r3, #55	; 0x37
 800ccee:	e002      	b.n	800ccf6 <prv_unsigned_int_to_str+0xea>
 800ccf0:	2357      	movs	r3, #87	; 0x57
 800ccf2:	e000      	b.n	800ccf6 <prv_unsigned_int_to_str+0xea>
 800ccf4:	2330      	movs	r3, #48	; 0x30
 800ccf6:	4413      	add	r3, r2
 800ccf8:	72fb      	strb	r3, [r7, #11]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	695b      	ldr	r3, [r3, #20]
 800ccfe:	7afa      	ldrb	r2, [r7, #11]
 800cd00:	4611      	mov	r1, r2
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	4798      	blx	r3
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d1cd      	bne.n	800cca8 <prv_unsigned_int_to_str+0x9c>
 800cd0c:	7cfb      	ldrb	r3, [r7, #19]
 800cd0e:	4619      	mov	r1, r3
 800cd10:	6878      	ldr	r0, [r7, #4]
 800cd12:	f7ff ff23 	bl	800cb5c <prv_out_str_after>
    return 1;
 800cd16:	2301      	movs	r3, #1
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3718      	adds	r7, #24
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}

0800cd20 <prv_unsigned_long_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_unsigned_long_int_to_str(lwprintf_int_t* p, unsigned long int num) {
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b086      	sub	sp, #24
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
 800cd28:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(unsigned long int, num);
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	bf0c      	ite	eq
 800cd30:	2301      	moveq	r3, #1
 800cd32:	2300      	movne	r3, #0
 800cd34:	b2d9      	uxtb	r1, r3
 800cd36:	687a      	ldr	r2, [r7, #4]
 800cd38:	7f93      	ldrb	r3, [r2, #30]
 800cd3a:	f361 0300 	bfi	r3, r1, #0, #1
 800cd3e:	7793      	strb	r3, [r2, #30]
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d10d      	bne.n	800cd62 <prv_unsigned_long_int_to_str+0x42>
 800cd46:	2101      	movs	r1, #1
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f7ff fdd9 	bl	800c900 <prv_out_str_before>
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	695b      	ldr	r3, [r3, #20]
 800cd52:	2130      	movs	r1, #48	; 0x30
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	4798      	blx	r3
 800cd58:	2101      	movs	r1, #1
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f7ff fefe 	bl	800cb5c <prv_out_str_after>
 800cd60:	e063      	b.n	800ce2a <prv_unsigned_long_int_to_str+0x10a>
 800cd62:	2300      	movs	r3, #0
 800cd64:	74fb      	strb	r3, [r7, #19]
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	617b      	str	r3, [r7, #20]
 800cd6a:	e00a      	b.n	800cd82 <prv_unsigned_long_int_to_str+0x62>
 800cd6c:	7cfb      	ldrb	r3, [r7, #19]
 800cd6e:	3301      	adds	r3, #1
 800cd70:	74fb      	strb	r3, [r7, #19]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd78:	461a      	mov	r2, r3
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800cd80:	617b      	str	r3, [r7, #20]
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d1f1      	bne.n	800cd6c <prv_unsigned_long_int_to_str+0x4c>
 800cd88:	2301      	movs	r3, #1
 800cd8a:	617b      	str	r3, [r7, #20]
 800cd8c:	e007      	b.n	800cd9e <prv_unsigned_long_int_to_str+0x7e>
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd94:	461a      	mov	r2, r3
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	fb02 f303 	mul.w	r3, r2, r3
 800cd9c:	617b      	str	r3, [r7, #20]
 800cd9e:	683a      	ldr	r2, [r7, #0]
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800cdac:	4293      	cmp	r3, r2
 800cdae:	d2ee      	bcs.n	800cd8e <prv_unsigned_long_int_to_str+0x6e>
 800cdb0:	7cfb      	ldrb	r3, [r7, #19]
 800cdb2:	4619      	mov	r1, r3
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f7ff fda3 	bl	800c900 <prv_out_str_before>
 800cdba:	e02e      	b.n	800ce1a <prv_unsigned_long_int_to_str+0xfa>
 800cdbc:	683a      	ldr	r2, [r7, #0]
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdc4:	60fb      	str	r3, [r7, #12]
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	697a      	ldr	r2, [r7, #20]
 800cdca:	fbb3 f2f2 	udiv	r2, r3, r2
 800cdce:	6979      	ldr	r1, [r7, #20]
 800cdd0:	fb01 f202 	mul.w	r2, r1, r2
 800cdd4:	1a9b      	subs	r3, r3, r2
 800cdd6:	603b      	str	r3, [r7, #0]
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cdde:	461a      	mov	r2, r3
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cde6:	617b      	str	r3, [r7, #20]
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	b2da      	uxtb	r2, r3
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	2b09      	cmp	r3, #9
 800cdf0:	d90a      	bls.n	800ce08 <prv_unsigned_long_int_to_str+0xe8>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	7f5b      	ldrb	r3, [r3, #29]
 800cdf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdfa:	b2db      	uxtb	r3, r3
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d001      	beq.n	800ce04 <prv_unsigned_long_int_to_str+0xe4>
 800ce00:	2337      	movs	r3, #55	; 0x37
 800ce02:	e002      	b.n	800ce0a <prv_unsigned_long_int_to_str+0xea>
 800ce04:	2357      	movs	r3, #87	; 0x57
 800ce06:	e000      	b.n	800ce0a <prv_unsigned_long_int_to_str+0xea>
 800ce08:	2330      	movs	r3, #48	; 0x30
 800ce0a:	4413      	add	r3, r2
 800ce0c:	72fb      	strb	r3, [r7, #11]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	695b      	ldr	r3, [r3, #20]
 800ce12:	7afa      	ldrb	r2, [r7, #11]
 800ce14:	4611      	mov	r1, r2
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	4798      	blx	r3
 800ce1a:	697b      	ldr	r3, [r7, #20]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d1cd      	bne.n	800cdbc <prv_unsigned_long_int_to_str+0x9c>
 800ce20:	7cfb      	ldrb	r3, [r7, #19]
 800ce22:	4619      	mov	r1, r3
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f7ff fe99 	bl	800cb5c <prv_out_str_after>
    return 1;
 800ce2a:	2301      	movs	r3, #1
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3718      	adds	r7, #24
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}

0800ce34 <prv_unsigned_longlong_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_unsigned_longlong_int_to_str(lwprintf_int_t* p, unsigned long long int num) {
 800ce34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ce38:	b090      	sub	sp, #64	; 0x40
 800ce3a:	af00      	add	r7, sp, #0
 800ce3c:	61f8      	str	r0, [r7, #28]
 800ce3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    OUTPUT_ANY_INT_TYPE(unsigned long long int, num);
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	697b      	ldr	r3, [r7, #20]
 800ce46:	4313      	orrs	r3, r2
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	bf0c      	ite	eq
 800ce4c:	2301      	moveq	r3, #1
 800ce4e:	2300      	movne	r3, #0
 800ce50:	b2d9      	uxtb	r1, r3
 800ce52:	69fa      	ldr	r2, [r7, #28]
 800ce54:	7f93      	ldrb	r3, [r2, #30]
 800ce56:	f361 0300 	bfi	r3, r1, #0, #1
 800ce5a:	7793      	strb	r3, [r2, #30]
 800ce5c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ce60:	4313      	orrs	r3, r2
 800ce62:	d10d      	bne.n	800ce80 <prv_unsigned_longlong_int_to_str+0x4c>
 800ce64:	2101      	movs	r1, #1
 800ce66:	69f8      	ldr	r0, [r7, #28]
 800ce68:	f7ff fd4a 	bl	800c900 <prv_out_str_before>
 800ce6c:	69fb      	ldr	r3, [r7, #28]
 800ce6e:	695b      	ldr	r3, [r3, #20]
 800ce70:	2130      	movs	r1, #48	; 0x30
 800ce72:	69f8      	ldr	r0, [r7, #28]
 800ce74:	4798      	blx	r3
 800ce76:	2101      	movs	r1, #1
 800ce78:	69f8      	ldr	r0, [r7, #28]
 800ce7a:	f7ff fe6f 	bl	800cb5c <prv_out_str_after>
 800ce7e:	e0a4      	b.n	800cfca <prv_unsigned_longlong_int_to_str+0x196>
 800ce80:	2300      	movs	r3, #0
 800ce82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800ce86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ce8a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800ce8e:	e015      	b.n	800cebc <prv_unsigned_longlong_int_to_str+0x88>
 800ce90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ce94:	3301      	adds	r3, #1
 800ce96:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800ce9a:	69fb      	ldr	r3, [r7, #28]
 800ce9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cea0:	b2db      	uxtb	r3, r3
 800cea2:	2200      	movs	r2, #0
 800cea4:	60bb      	str	r3, [r7, #8]
 800cea6:	60fa      	str	r2, [r7, #12]
 800cea8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ceac:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ceb0:	f7f3 fe9a 	bl	8000be8 <__aeabi_uldivmod>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800cebc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cec0:	4313      	orrs	r3, r2
 800cec2:	d1e5      	bne.n	800ce90 <prv_unsigned_longlong_int_to_str+0x5c>
 800cec4:	f04f 0201 	mov.w	r2, #1
 800cec8:	f04f 0300 	mov.w	r3, #0
 800cecc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800ced0:	e016      	b.n	800cf00 <prv_unsigned_longlong_int_to_str+0xcc>
 800ced2:	69fb      	ldr	r3, [r7, #28]
 800ced4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ced8:	b2db      	uxtb	r3, r3
 800ceda:	2200      	movs	r2, #0
 800cedc:	4698      	mov	r8, r3
 800cede:	4691      	mov	r9, r2
 800cee0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cee2:	fb08 f203 	mul.w	r2, r8, r3
 800cee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cee8:	fb09 f303 	mul.w	r3, r9, r3
 800ceec:	4413      	add	r3, r2
 800ceee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cef0:	fba2 4508 	umull	r4, r5, r2, r8
 800cef4:	442b      	add	r3, r5
 800cef6:	461d      	mov	r5, r3
 800cef8:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 800cefc:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 800cf00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cf04:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800cf08:	f7f3 fe6e 	bl	8000be8 <__aeabi_uldivmod>
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	460b      	mov	r3, r1
 800cf10:	69f9      	ldr	r1, [r7, #28]
 800cf12:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 800cf16:	b2c9      	uxtb	r1, r1
 800cf18:	2000      	movs	r0, #0
 800cf1a:	468a      	mov	sl, r1
 800cf1c:	4683      	mov	fp, r0
 800cf1e:	4552      	cmp	r2, sl
 800cf20:	eb73 030b 	sbcs.w	r3, r3, fp
 800cf24:	d2d5      	bcs.n	800ced2 <prv_unsigned_longlong_int_to_str+0x9e>
 800cf26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	69f8      	ldr	r0, [r7, #28]
 800cf2e:	f7ff fce7 	bl	800c900 <prv_out_str_before>
 800cf32:	e040      	b.n	800cfb6 <prv_unsigned_longlong_int_to_str+0x182>
 800cf34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cf38:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800cf3c:	f7f3 fe54 	bl	8000be8 <__aeabi_uldivmod>
 800cf40:	4602      	mov	r2, r0
 800cf42:	460b      	mov	r3, r1
 800cf44:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800cf48:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800cf4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cf50:	f7f3 fe4a 	bl	8000be8 <__aeabi_uldivmod>
 800cf54:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800cf58:	69fb      	ldr	r3, [r7, #28]
 800cf5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf5e:	b2db      	uxtb	r3, r3
 800cf60:	2200      	movs	r2, #0
 800cf62:	603b      	str	r3, [r7, #0]
 800cf64:	607a      	str	r2, [r7, #4]
 800cf66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf6a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800cf6e:	f7f3 fe3b 	bl	8000be8 <__aeabi_uldivmod>
 800cf72:	4602      	mov	r2, r0
 800cf74:	460b      	mov	r3, r1
 800cf76:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800cf7a:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 800cf7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cf82:	2a0a      	cmp	r2, #10
 800cf84:	f173 0300 	sbcs.w	r3, r3, #0
 800cf88:	d30a      	bcc.n	800cfa0 <prv_unsigned_longlong_int_to_str+0x16c>
 800cf8a:	69fb      	ldr	r3, [r7, #28]
 800cf8c:	7f5b      	ldrb	r3, [r3, #29]
 800cf8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf92:	b2db      	uxtb	r3, r3
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d001      	beq.n	800cf9c <prv_unsigned_longlong_int_to_str+0x168>
 800cf98:	2337      	movs	r3, #55	; 0x37
 800cf9a:	e002      	b.n	800cfa2 <prv_unsigned_longlong_int_to_str+0x16e>
 800cf9c:	2357      	movs	r3, #87	; 0x57
 800cf9e:	e000      	b.n	800cfa2 <prv_unsigned_longlong_int_to_str+0x16e>
 800cfa0:	2330      	movs	r3, #48	; 0x30
 800cfa2:	440b      	add	r3, r1
 800cfa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cfa8:	69fb      	ldr	r3, [r7, #28]
 800cfaa:	695b      	ldr	r3, [r3, #20]
 800cfac:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800cfb0:	4611      	mov	r1, r2
 800cfb2:	69f8      	ldr	r0, [r7, #28]
 800cfb4:	4798      	blx	r3
 800cfb6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cfba:	4313      	orrs	r3, r2
 800cfbc:	d1ba      	bne.n	800cf34 <prv_unsigned_longlong_int_to_str+0x100>
 800cfbe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cfc2:	4619      	mov	r1, r3
 800cfc4:	69f8      	ldr	r0, [r7, #28]
 800cfc6:	f7ff fdc9 	bl	800cb5c <prv_out_str_after>
    return 1;
 800cfca:	2301      	movs	r3, #1
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3740      	adds	r7, #64	; 0x40
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800cfd6 <prv_sizet_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_sizet_to_str(lwprintf_int_t* p, size_t num) {
 800cfd6:	b580      	push	{r7, lr}
 800cfd8:	b086      	sub	sp, #24
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	6078      	str	r0, [r7, #4]
 800cfde:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(size_t, num);
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	bf0c      	ite	eq
 800cfe6:	2301      	moveq	r3, #1
 800cfe8:	2300      	movne	r3, #0
 800cfea:	b2d9      	uxtb	r1, r3
 800cfec:	687a      	ldr	r2, [r7, #4]
 800cfee:	7f93      	ldrb	r3, [r2, #30]
 800cff0:	f361 0300 	bfi	r3, r1, #0, #1
 800cff4:	7793      	strb	r3, [r2, #30]
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d10d      	bne.n	800d018 <prv_sizet_to_str+0x42>
 800cffc:	2101      	movs	r1, #1
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f7ff fc7e 	bl	800c900 <prv_out_str_before>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	695b      	ldr	r3, [r3, #20]
 800d008:	2130      	movs	r1, #48	; 0x30
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	4798      	blx	r3
 800d00e:	2101      	movs	r1, #1
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f7ff fda3 	bl	800cb5c <prv_out_str_after>
 800d016:	e063      	b.n	800d0e0 <prv_sizet_to_str+0x10a>
 800d018:	2300      	movs	r3, #0
 800d01a:	74fb      	strb	r3, [r7, #19]
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	617b      	str	r3, [r7, #20]
 800d020:	e00a      	b.n	800d038 <prv_sizet_to_str+0x62>
 800d022:	7cfb      	ldrb	r3, [r7, #19]
 800d024:	3301      	adds	r3, #1
 800d026:	74fb      	strb	r3, [r7, #19]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d02e:	461a      	mov	r2, r3
 800d030:	697b      	ldr	r3, [r7, #20]
 800d032:	fbb3 f3f2 	udiv	r3, r3, r2
 800d036:	617b      	str	r3, [r7, #20]
 800d038:	697b      	ldr	r3, [r7, #20]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d1f1      	bne.n	800d022 <prv_sizet_to_str+0x4c>
 800d03e:	2301      	movs	r3, #1
 800d040:	617b      	str	r3, [r7, #20]
 800d042:	e007      	b.n	800d054 <prv_sizet_to_str+0x7e>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d04a:	461a      	mov	r2, r3
 800d04c:	697b      	ldr	r3, [r7, #20]
 800d04e:	fb02 f303 	mul.w	r3, r2, r3
 800d052:	617b      	str	r3, [r7, #20]
 800d054:	683a      	ldr	r2, [r7, #0]
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	fbb2 f3f3 	udiv	r3, r2, r3
 800d05c:	687a      	ldr	r2, [r7, #4]
 800d05e:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800d062:	4293      	cmp	r3, r2
 800d064:	d2ee      	bcs.n	800d044 <prv_sizet_to_str+0x6e>
 800d066:	7cfb      	ldrb	r3, [r7, #19]
 800d068:	4619      	mov	r1, r3
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f7ff fc48 	bl	800c900 <prv_out_str_before>
 800d070:	e02e      	b.n	800d0d0 <prv_sizet_to_str+0xfa>
 800d072:	683a      	ldr	r2, [r7, #0]
 800d074:	697b      	ldr	r3, [r7, #20]
 800d076:	fbb2 f3f3 	udiv	r3, r2, r3
 800d07a:	60fb      	str	r3, [r7, #12]
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	697a      	ldr	r2, [r7, #20]
 800d080:	fbb3 f2f2 	udiv	r2, r3, r2
 800d084:	6979      	ldr	r1, [r7, #20]
 800d086:	fb01 f202 	mul.w	r2, r1, r2
 800d08a:	1a9b      	subs	r3, r3, r2
 800d08c:	603b      	str	r3, [r7, #0]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d094:	461a      	mov	r2, r3
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	fbb3 f3f2 	udiv	r3, r3, r2
 800d09c:	617b      	str	r3, [r7, #20]
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	b2da      	uxtb	r2, r3
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	2b09      	cmp	r3, #9
 800d0a6:	d90a      	bls.n	800d0be <prv_sizet_to_str+0xe8>
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	7f5b      	ldrb	r3, [r3, #29]
 800d0ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d001      	beq.n	800d0ba <prv_sizet_to_str+0xe4>
 800d0b6:	2337      	movs	r3, #55	; 0x37
 800d0b8:	e002      	b.n	800d0c0 <prv_sizet_to_str+0xea>
 800d0ba:	2357      	movs	r3, #87	; 0x57
 800d0bc:	e000      	b.n	800d0c0 <prv_sizet_to_str+0xea>
 800d0be:	2330      	movs	r3, #48	; 0x30
 800d0c0:	4413      	add	r3, r2
 800d0c2:	72fb      	strb	r3, [r7, #11]
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	695b      	ldr	r3, [r3, #20]
 800d0c8:	7afa      	ldrb	r2, [r7, #11]
 800d0ca:	4611      	mov	r1, r2
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	4798      	blx	r3
 800d0d0:	697b      	ldr	r3, [r7, #20]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d1cd      	bne.n	800d072 <prv_sizet_to_str+0x9c>
 800d0d6:	7cfb      	ldrb	r3, [r7, #19]
 800d0d8:	4619      	mov	r1, r3
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f7ff fd3e 	bl	800cb5c <prv_out_str_after>
    return 1;
 800d0e0:	2301      	movs	r3, #1
}
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	3718      	adds	r7, #24
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bd80      	pop	{r7, pc}

0800d0ea <prv_umaxt_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_umaxt_to_str(lwprintf_int_t* p, uintmax_t num) {
 800d0ea:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d0ee:	b090      	sub	sp, #64	; 0x40
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	61f8      	str	r0, [r7, #28]
 800d0f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    OUTPUT_ANY_INT_TYPE(uintmax_t, num);
 800d0f8:	693a      	ldr	r2, [r7, #16]
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	bf0c      	ite	eq
 800d102:	2301      	moveq	r3, #1
 800d104:	2300      	movne	r3, #0
 800d106:	b2d9      	uxtb	r1, r3
 800d108:	69fa      	ldr	r2, [r7, #28]
 800d10a:	7f93      	ldrb	r3, [r2, #30]
 800d10c:	f361 0300 	bfi	r3, r1, #0, #1
 800d110:	7793      	strb	r3, [r2, #30]
 800d112:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d116:	4313      	orrs	r3, r2
 800d118:	d10d      	bne.n	800d136 <prv_umaxt_to_str+0x4c>
 800d11a:	2101      	movs	r1, #1
 800d11c:	69f8      	ldr	r0, [r7, #28]
 800d11e:	f7ff fbef 	bl	800c900 <prv_out_str_before>
 800d122:	69fb      	ldr	r3, [r7, #28]
 800d124:	695b      	ldr	r3, [r3, #20]
 800d126:	2130      	movs	r1, #48	; 0x30
 800d128:	69f8      	ldr	r0, [r7, #28]
 800d12a:	4798      	blx	r3
 800d12c:	2101      	movs	r1, #1
 800d12e:	69f8      	ldr	r0, [r7, #28]
 800d130:	f7ff fd14 	bl	800cb5c <prv_out_str_after>
 800d134:	e0a4      	b.n	800d280 <prv_umaxt_to_str+0x196>
 800d136:	2300      	movs	r3, #0
 800d138:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d13c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d140:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800d144:	e015      	b.n	800d172 <prv_umaxt_to_str+0x88>
 800d146:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d14a:	3301      	adds	r3, #1
 800d14c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d150:	69fb      	ldr	r3, [r7, #28]
 800d152:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d156:	b2db      	uxtb	r3, r3
 800d158:	2200      	movs	r2, #0
 800d15a:	60bb      	str	r3, [r7, #8]
 800d15c:	60fa      	str	r2, [r7, #12]
 800d15e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d162:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800d166:	f7f3 fd3f 	bl	8000be8 <__aeabi_uldivmod>
 800d16a:	4602      	mov	r2, r0
 800d16c:	460b      	mov	r3, r1
 800d16e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800d172:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d176:	4313      	orrs	r3, r2
 800d178:	d1e5      	bne.n	800d146 <prv_umaxt_to_str+0x5c>
 800d17a:	f04f 0201 	mov.w	r2, #1
 800d17e:	f04f 0300 	mov.w	r3, #0
 800d182:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800d186:	e016      	b.n	800d1b6 <prv_umaxt_to_str+0xcc>
 800d188:	69fb      	ldr	r3, [r7, #28]
 800d18a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d18e:	b2db      	uxtb	r3, r3
 800d190:	2200      	movs	r2, #0
 800d192:	4698      	mov	r8, r3
 800d194:	4691      	mov	r9, r2
 800d196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d198:	fb08 f203 	mul.w	r2, r8, r3
 800d19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d19e:	fb09 f303 	mul.w	r3, r9, r3
 800d1a2:	4413      	add	r3, r2
 800d1a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d1a6:	fba2 4508 	umull	r4, r5, r2, r8
 800d1aa:	442b      	add	r3, r5
 800d1ac:	461d      	mov	r5, r3
 800d1ae:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 800d1b2:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 800d1b6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d1ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d1be:	f7f3 fd13 	bl	8000be8 <__aeabi_uldivmod>
 800d1c2:	4602      	mov	r2, r0
 800d1c4:	460b      	mov	r3, r1
 800d1c6:	69f9      	ldr	r1, [r7, #28]
 800d1c8:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 800d1cc:	b2c9      	uxtb	r1, r1
 800d1ce:	2000      	movs	r0, #0
 800d1d0:	468a      	mov	sl, r1
 800d1d2:	4683      	mov	fp, r0
 800d1d4:	4552      	cmp	r2, sl
 800d1d6:	eb73 030b 	sbcs.w	r3, r3, fp
 800d1da:	d2d5      	bcs.n	800d188 <prv_umaxt_to_str+0x9e>
 800d1dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	69f8      	ldr	r0, [r7, #28]
 800d1e4:	f7ff fb8c 	bl	800c900 <prv_out_str_before>
 800d1e8:	e040      	b.n	800d26c <prv_umaxt_to_str+0x182>
 800d1ea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d1ee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d1f2:	f7f3 fcf9 	bl	8000be8 <__aeabi_uldivmod>
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800d1fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d202:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d206:	f7f3 fcef 	bl	8000be8 <__aeabi_uldivmod>
 800d20a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d214:	b2db      	uxtb	r3, r3
 800d216:	2200      	movs	r2, #0
 800d218:	603b      	str	r3, [r7, #0]
 800d21a:	607a      	str	r2, [r7, #4]
 800d21c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d220:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800d224:	f7f3 fce0 	bl	8000be8 <__aeabi_uldivmod>
 800d228:	4602      	mov	r2, r0
 800d22a:	460b      	mov	r3, r1
 800d22c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800d230:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 800d234:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d238:	2a0a      	cmp	r2, #10
 800d23a:	f173 0300 	sbcs.w	r3, r3, #0
 800d23e:	d30a      	bcc.n	800d256 <prv_umaxt_to_str+0x16c>
 800d240:	69fb      	ldr	r3, [r7, #28]
 800d242:	7f5b      	ldrb	r3, [r3, #29]
 800d244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d248:	b2db      	uxtb	r3, r3
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d001      	beq.n	800d252 <prv_umaxt_to_str+0x168>
 800d24e:	2337      	movs	r3, #55	; 0x37
 800d250:	e002      	b.n	800d258 <prv_umaxt_to_str+0x16e>
 800d252:	2357      	movs	r3, #87	; 0x57
 800d254:	e000      	b.n	800d258 <prv_umaxt_to_str+0x16e>
 800d256:	2330      	movs	r3, #48	; 0x30
 800d258:	440b      	add	r3, r1
 800d25a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d25e:	69fb      	ldr	r3, [r7, #28]
 800d260:	695b      	ldr	r3, [r3, #20]
 800d262:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d266:	4611      	mov	r1, r2
 800d268:	69f8      	ldr	r0, [r7, #28]
 800d26a:	4798      	blx	r3
 800d26c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d270:	4313      	orrs	r3, r2
 800d272:	d1ba      	bne.n	800d1ea <prv_umaxt_to_str+0x100>
 800d274:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d278:	4619      	mov	r1, r3
 800d27a:	69f8      	ldr	r0, [r7, #28]
 800d27c:	f7ff fc6e 	bl	800cb5c <prv_out_str_after>
    return 1;
 800d280:	2301      	movs	r3, #1
}
 800d282:	4618      	mov	r0, r3
 800d284:	3740      	adds	r7, #64	; 0x40
 800d286:	46bd      	mov	sp, r7
 800d288:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d28c <prv_signed_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_signed_int_to_str(lwprintf_int_t* p, signed int num) {
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	6039      	str	r1, [r7, #0]
    SIGNED_CHECK_NEGATIVE(p, num);
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	da07      	bge.n	800d2ac <prv_signed_int_to_str+0x20>
 800d29c:	687a      	ldr	r2, [r7, #4]
 800d29e:	7f53      	ldrb	r3, [r2, #29]
 800d2a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2a4:	7753      	strb	r3, [r2, #29]
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	425b      	negs	r3, r3
 800d2aa:	603b      	str	r3, [r7, #0]
    return prv_unsigned_int_to_str(p, num);
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	4619      	mov	r1, r3
 800d2b0:	6878      	ldr	r0, [r7, #4]
 800d2b2:	f7ff fcab 	bl	800cc0c <prv_unsigned_int_to_str>
 800d2b6:	4603      	mov	r3, r0
}
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	3708      	adds	r7, #8
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	bd80      	pop	{r7, pc}

0800d2c0 <prv_signed_long_int_to_str>:
 * \param[in,out]   p: LwPRINTF instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_signed_long_int_to_str(lwprintf_int_t* p, signed long int num) {
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b082      	sub	sp, #8
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
    SIGNED_CHECK_NEGATIVE(p, num);
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	da07      	bge.n	800d2e0 <prv_signed_long_int_to_str+0x20>
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	7f53      	ldrb	r3, [r2, #29]
 800d2d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2d8:	7753      	strb	r3, [r2, #29]
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	425b      	negs	r3, r3
 800d2de:	603b      	str	r3, [r7, #0]
    return prv_unsigned_long_int_to_str(p, num);
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	4619      	mov	r1, r3
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f7ff fd1b 	bl	800cd20 <prv_unsigned_long_int_to_str>
 800d2ea:	4603      	mov	r3, r0
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	3708      	adds	r7, #8
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}

0800d2f4 <prv_signed_longlong_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_signed_longlong_int_to_str(lwprintf_int_t* p, signed long long int num) {
 800d2f4:	b5b0      	push	{r4, r5, r7, lr}
 800d2f6:	b084      	sub	sp, #16
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	60f8      	str	r0, [r7, #12]
 800d2fc:	e9c7 2300 	strd	r2, r3, [r7]
    SIGNED_CHECK_NEGATIVE(p, num);
 800d300:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d304:	2b00      	cmp	r3, #0
 800d306:	da0c      	bge.n	800d322 <prv_signed_longlong_int_to_str+0x2e>
 800d308:	68fa      	ldr	r2, [r7, #12]
 800d30a:	7f53      	ldrb	r3, [r2, #29]
 800d30c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d310:	7753      	strb	r3, [r2, #29]
 800d312:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d316:	2100      	movs	r1, #0
 800d318:	4254      	negs	r4, r2
 800d31a:	eb61 0503 	sbc.w	r5, r1, r3
 800d31e:	e9c7 4500 	strd	r4, r5, [r7]
    return prv_unsigned_longlong_int_to_str(p, num);
 800d322:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d326:	68f8      	ldr	r0, [r7, #12]
 800d328:	f7ff fd84 	bl	800ce34 <prv_unsigned_longlong_int_to_str>
 800d32c:	4603      	mov	r3, r0
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3710      	adds	r7, #16
 800d332:	46bd      	mov	sp, r7
 800d334:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800d338 <prv_format>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       arg: Variable parameters list
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_format(lwprintf_int_t* p, va_list arg) {
 800d338:	b580      	push	{r7, lr}
 800d33a:	b08a      	sub	sp, #40	; 0x28
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
 800d340:	6039      	str	r1, [r7, #0]
    uint8_t detected = 0;
 800d342:	2300      	movs	r3, #0
 800d344:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    const char* fmt = p->fmt;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	685b      	ldr	r3, [r3, #4]
 800d34c:	60fb      	str	r3, [r7, #12]

#if LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT
    if (IS_PRINT_MODE(p) &&                             /* OS protection only for print */
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	695b      	ldr	r3, [r3, #20]
 800d352:	4ab1      	ldr	r2, [pc, #708]	; (800d618 <prv_format+0x2e0>)
 800d354:	4293      	cmp	r3, r2
 800d356:	f040 83b7 	bne.w	800dac8 <prv_format+0x790>
        (!lwprintf_sys_mutex_isvalid(&p->lw->mutex)     /* Invalid mutex handle */
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	3304      	adds	r3, #4
 800d360:	4618      	mov	r0, r3
 800d362:	f000 fc55 	bl	800dc10 <lwprintf_sys_mutex_isvalid>
 800d366:	4603      	mov	r3, r0
    if (IS_PRINT_MODE(p) &&                             /* OS protection only for print */
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d009      	beq.n	800d380 <prv_format+0x48>
         || !lwprintf_sys_mutex_wait(&p->lw->mutex))) { /* Cannot acquire mutex */
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	3304      	adds	r3, #4
 800d372:	4618      	mov	r0, r3
 800d374:	f000 fc5d 	bl	800dc32 <lwprintf_sys_mutex_wait>
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	f040 83a4 	bne.w	800dac8 <prv_format+0x790>
        return 0;
 800d380:	2300      	movs	r3, #0
 800d382:	e3bc      	b.n	800dafe <prv_format+0x7c6>
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */

    while (fmt != NULL && *fmt != '\0') {
        /* Check if we should stop processing */
        if (p->is_print_cancelled) {
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	7e1b      	ldrb	r3, [r3, #24]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f040 83a6 	bne.w	800dada <prv_format+0x7a2>
            break;
        }

        /* Detect beginning */
        if (*fmt != '%') {
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	2b25      	cmp	r3, #37	; 0x25
 800d394:	d00a      	beq.n	800d3ac <prv_format+0x74>
            p->out_fn(p, *fmt); /* Output character */
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	695b      	ldr	r3, [r3, #20]
 800d39a:	68fa      	ldr	r2, [r7, #12]
 800d39c:	7812      	ldrb	r2, [r2, #0]
 800d39e:	4611      	mov	r1, r2
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	4798      	blx	r3
            ++fmt;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	3301      	adds	r3, #1
 800d3a8:	60fb      	str	r3, [r7, #12]
            continue;
 800d3aa:	e38d      	b.n	800dac8 <prv_format+0x790>
        }
        ++fmt;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	60fb      	str	r3, [r7, #12]
        memset(&p->m, 0x00, sizeof(p->m)); /* Reset structure */
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	331c      	adds	r3, #28
 800d3b6:	2210      	movs	r2, #16
 800d3b8:	2100      	movs	r1, #0
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f002 fe06 	bl	800ffcc <memset>
        /* %[flags][width][.precision][length]type */
        /* Go to https://docs.majerle.eu for more info about supported features */

        /* Check [flags] */
        /* It can have multiple flags in any order */
        detected = 1;
 800d3c0:	2301      	movs	r3, #1
 800d3c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        do {
            switch (*fmt) {
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	3b20      	subs	r3, #32
 800d3cc:	2b10      	cmp	r3, #16
 800d3ce:	d849      	bhi.n	800d464 <prv_format+0x12c>
 800d3d0:	a201      	add	r2, pc, #4	; (adr r2, 800d3d8 <prv_format+0xa0>)
 800d3d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3d6:	bf00      	nop
 800d3d8:	0800d435 	.word	0x0800d435
 800d3dc:	0800d465 	.word	0x0800d465
 800d3e0:	0800d465 	.word	0x0800d465
 800d3e4:	0800d459 	.word	0x0800d459
 800d3e8:	0800d465 	.word	0x0800d465
 800d3ec:	0800d465 	.word	0x0800d465
 800d3f0:	0800d465 	.word	0x0800d465
 800d3f4:	0800d44d 	.word	0x0800d44d
 800d3f8:	0800d465 	.word	0x0800d465
 800d3fc:	0800d465 	.word	0x0800d465
 800d400:	0800d465 	.word	0x0800d465
 800d404:	0800d429 	.word	0x0800d429
 800d408:	0800d465 	.word	0x0800d465
 800d40c:	0800d41d 	.word	0x0800d41d
 800d410:	0800d465 	.word	0x0800d465
 800d414:	0800d465 	.word	0x0800d465
 800d418:	0800d441 	.word	0x0800d441
                case '-':
                    p->m.flags.left_align = 1;
 800d41c:	687a      	ldr	r2, [r7, #4]
 800d41e:	7f13      	ldrb	r3, [r2, #28]
 800d420:	f043 0301 	orr.w	r3, r3, #1
 800d424:	7713      	strb	r3, [r2, #28]
                    break;
 800d426:	e021      	b.n	800d46c <prv_format+0x134>
                case '+':
                    p->m.flags.plus = 1;
 800d428:	687a      	ldr	r2, [r7, #4]
 800d42a:	7f13      	ldrb	r3, [r2, #28]
 800d42c:	f043 0302 	orr.w	r3, r3, #2
 800d430:	7713      	strb	r3, [r2, #28]
                    break;
 800d432:	e01b      	b.n	800d46c <prv_format+0x134>
                case ' ':
                    p->m.flags.space = 1;
 800d434:	687a      	ldr	r2, [r7, #4]
 800d436:	7f13      	ldrb	r3, [r2, #28]
 800d438:	f043 0304 	orr.w	r3, r3, #4
 800d43c:	7713      	strb	r3, [r2, #28]
                    break;
 800d43e:	e015      	b.n	800d46c <prv_format+0x134>
                case '0':
                    p->m.flags.zero = 1;
 800d440:	687a      	ldr	r2, [r7, #4]
 800d442:	7f13      	ldrb	r3, [r2, #28]
 800d444:	f043 0308 	orr.w	r3, r3, #8
 800d448:	7713      	strb	r3, [r2, #28]
                    break;
 800d44a:	e00f      	b.n	800d46c <prv_format+0x134>
                case '\'':
                    p->m.flags.thousands = 1;
 800d44c:	687a      	ldr	r2, [r7, #4]
 800d44e:	7f13      	ldrb	r3, [r2, #28]
 800d450:	f043 0310 	orr.w	r3, r3, #16
 800d454:	7713      	strb	r3, [r2, #28]
                    break;
 800d456:	e009      	b.n	800d46c <prv_format+0x134>
                case '#':
                    p->m.flags.alt = 1;
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	7f13      	ldrb	r3, [r2, #28]
 800d45c:	f043 0320 	orr.w	r3, r3, #32
 800d460:	7713      	strb	r3, [r2, #28]
                    break;
 800d462:	e003      	b.n	800d46c <prv_format+0x134>
                default:
                    detected = 0;
 800d464:	2300      	movs	r3, #0
 800d466:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                    break;
 800d46a:	bf00      	nop
            }
            if (detected) {
 800d46c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d470:	2b00      	cmp	r3, #0
 800d472:	d002      	beq.n	800d47a <prv_format+0x142>
                ++fmt;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	3301      	adds	r3, #1
 800d478:	60fb      	str	r3, [r7, #12]
            }
        } while (detected);
 800d47a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d1a1      	bne.n	800d3c6 <prv_format+0x8e>

        /* Check [width] */
        p->m.width = 0;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2200      	movs	r2, #0
 800d486:	625a      	str	r2, [r3, #36]	; 0x24
        if (CHARISNUM(*fmt)) { /* Fixed width check */
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	781b      	ldrb	r3, [r3, #0]
 800d48c:	2b2f      	cmp	r3, #47	; 0x2f
 800d48e:	d90c      	bls.n	800d4aa <prv_format+0x172>
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	2b39      	cmp	r3, #57	; 0x39
 800d496:	d808      	bhi.n	800d4aa <prv_format+0x172>
            /* If number is negative, it has been captured from previous step (left align) */
            p->m.width = prv_parse_num(&fmt); /* Number from string directly */
 800d498:	f107 030c 	add.w	r3, r7, #12
 800d49c:	4618      	mov	r0, r3
 800d49e:	f7ff fa05 	bl	800c8ac <prv_parse_num>
 800d4a2:	4602      	mov	r2, r0
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	625a      	str	r2, [r3, #36]	; 0x24
 800d4a8:	e01b      	b.n	800d4e2 <prv_format+0x1aa>
        } else if (*fmt == '*') {             /* Or variable check */
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	2b2a      	cmp	r3, #42	; 0x2a
 800d4b0:	d117      	bne.n	800d4e2 <prv_format+0x1aa>
            const int w = (int)va_arg(arg, int);
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	1d1a      	adds	r2, r3, #4
 800d4b6:	603a      	str	r2, [r7, #0]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	61fb      	str	r3, [r7, #28]
            if (w < 0) {
 800d4bc:	69fb      	ldr	r3, [r7, #28]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	da09      	bge.n	800d4d6 <prv_format+0x19e>
                p->m.flags.left_align = 1; /* Negative width means left aligned */
 800d4c2:	687a      	ldr	r2, [r7, #4]
 800d4c4:	7f13      	ldrb	r3, [r2, #28]
 800d4c6:	f043 0301 	orr.w	r3, r3, #1
 800d4ca:	7713      	strb	r3, [r2, #28]
                p->m.width = -w;
 800d4cc:	69fb      	ldr	r3, [r7, #28]
 800d4ce:	425a      	negs	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	625a      	str	r2, [r3, #36]	; 0x24
 800d4d4:	e002      	b.n	800d4dc <prv_format+0x1a4>
            } else {
                p->m.width = w;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	69fa      	ldr	r2, [r7, #28]
 800d4da:	625a      	str	r2, [r3, #36]	; 0x24
            }
            ++fmt;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	3301      	adds	r3, #1
 800d4e0:	60fb      	str	r3, [r7, #12]
        }

        /* Check [.precision] */
        p->m.precision = 0;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	621a      	str	r2, [r3, #32]
        if (*fmt == '.') { /* Precision flag is detected */
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	781b      	ldrb	r3, [r3, #0]
 800d4ec:	2b2e      	cmp	r3, #46	; 0x2e
 800d4ee:	d129      	bne.n	800d544 <prv_format+0x20c>
            p->m.flags.precision = 1;
 800d4f0:	687a      	ldr	r2, [r7, #4]
 800d4f2:	7f13      	ldrb	r3, [r2, #28]
 800d4f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4f8:	7713      	strb	r3, [r2, #28]
            if (*++fmt == '*') { /* Variable check */
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	60fb      	str	r3, [r7, #12]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	2b2a      	cmp	r3, #42	; 0x2a
 800d506:	d10d      	bne.n	800d524 <prv_format+0x1ec>
                const int pr = (int)va_arg(arg, int);
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	1d1a      	adds	r2, r3, #4
 800d50c:	603a      	str	r2, [r7, #0]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	61bb      	str	r3, [r7, #24]
                p->m.precision = pr > 0 ? pr : 0;
 800d512:	69bb      	ldr	r3, [r7, #24]
 800d514:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	621a      	str	r2, [r3, #32]
                ++fmt;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	3301      	adds	r3, #1
 800d520:	60fb      	str	r3, [r7, #12]
 800d522:	e00f      	b.n	800d544 <prv_format+0x20c>
            } else if (CHARISNUM(*fmt)) { /* Directly in the string */
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	2b2f      	cmp	r3, #47	; 0x2f
 800d52a:	d90b      	bls.n	800d544 <prv_format+0x20c>
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	2b39      	cmp	r3, #57	; 0x39
 800d532:	d807      	bhi.n	800d544 <prv_format+0x20c>
                p->m.precision = prv_parse_num(&fmt);
 800d534:	f107 030c 	add.w	r3, r7, #12
 800d538:	4618      	mov	r0, r3
 800d53a:	f7ff f9b7 	bl	800c8ac <prv_parse_num>
 800d53e:	4602      	mov	r2, r0
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	621a      	str	r2, [r3, #32]
            }
        }

        /* Check [length] */
        detected = 1;
 800d544:	2301      	movs	r3, #1
 800d546:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        switch (*fmt) {
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	3b4c      	subs	r3, #76	; 0x4c
 800d550:	2b2e      	cmp	r3, #46	; 0x2e
 800d552:	f200 80a3 	bhi.w	800d69c <prv_format+0x364>
 800d556:	a201      	add	r2, pc, #4	; (adr r2, 800d55c <prv_format+0x224>)
 800d558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d55c:	0800d6a5 	.word	0x0800d6a5
 800d560:	0800d69d 	.word	0x0800d69d
 800d564:	0800d69d 	.word	0x0800d69d
 800d568:	0800d69d 	.word	0x0800d69d
 800d56c:	0800d69d 	.word	0x0800d69d
 800d570:	0800d69d 	.word	0x0800d69d
 800d574:	0800d69d 	.word	0x0800d69d
 800d578:	0800d69d 	.word	0x0800d69d
 800d57c:	0800d69d 	.word	0x0800d69d
 800d580:	0800d69d 	.word	0x0800d69d
 800d584:	0800d69d 	.word	0x0800d69d
 800d588:	0800d69d 	.word	0x0800d69d
 800d58c:	0800d69d 	.word	0x0800d69d
 800d590:	0800d69d 	.word	0x0800d69d
 800d594:	0800d69d 	.word	0x0800d69d
 800d598:	0800d69d 	.word	0x0800d69d
 800d59c:	0800d69d 	.word	0x0800d69d
 800d5a0:	0800d69d 	.word	0x0800d69d
 800d5a4:	0800d69d 	.word	0x0800d69d
 800d5a8:	0800d69d 	.word	0x0800d69d
 800d5ac:	0800d69d 	.word	0x0800d69d
 800d5b0:	0800d69d 	.word	0x0800d69d
 800d5b4:	0800d69d 	.word	0x0800d69d
 800d5b8:	0800d69d 	.word	0x0800d69d
 800d5bc:	0800d69d 	.word	0x0800d69d
 800d5c0:	0800d69d 	.word	0x0800d69d
 800d5c4:	0800d69d 	.word	0x0800d69d
 800d5c8:	0800d69d 	.word	0x0800d69d
 800d5cc:	0800d61d 	.word	0x0800d61d
 800d5d0:	0800d69d 	.word	0x0800d69d
 800d5d4:	0800d68b 	.word	0x0800d68b
 800d5d8:	0800d69d 	.word	0x0800d69d
 800d5dc:	0800d64b 	.word	0x0800d64b
 800d5e0:	0800d69d 	.word	0x0800d69d
 800d5e4:	0800d69d 	.word	0x0800d69d
 800d5e8:	0800d69d 	.word	0x0800d69d
 800d5ec:	0800d69d 	.word	0x0800d69d
 800d5f0:	0800d69d 	.word	0x0800d69d
 800d5f4:	0800d69d 	.word	0x0800d69d
 800d5f8:	0800d69d 	.word	0x0800d69d
 800d5fc:	0800d6a5 	.word	0x0800d6a5
 800d600:	0800d69d 	.word	0x0800d69d
 800d604:	0800d69d 	.word	0x0800d69d
 800d608:	0800d69d 	.word	0x0800d69d
 800d60c:	0800d69d 	.word	0x0800d69d
 800d610:	0800d69d 	.word	0x0800d69d
 800d614:	0800d679 	.word	0x0800d679
 800d618:	0800c857 	.word	0x0800c857
            case 'h':
                p->m.flags.char_short = 1;     /* Single h detected */
 800d61c:	687a      	ldr	r2, [r7, #4]
 800d61e:	7f53      	ldrb	r3, [r2, #29]
 800d620:	2101      	movs	r1, #1
 800d622:	f361 0383 	bfi	r3, r1, #2, #2
 800d626:	7753      	strb	r3, [r2, #29]
                if (*++fmt == 'h') {           /* Does it follow by another h? */
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	3301      	adds	r3, #1
 800d62c:	60fb      	str	r3, [r7, #12]
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	2b68      	cmp	r3, #104	; 0x68
 800d634:	d138      	bne.n	800d6a8 <prv_format+0x370>
                    p->m.flags.char_short = 2; /* Second h detected */
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	7f53      	ldrb	r3, [r2, #29]
 800d63a:	2102      	movs	r1, #2
 800d63c:	f361 0383 	bfi	r3, r1, #2, #2
 800d640:	7753      	strb	r3, [r2, #29]
                    ++fmt;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	3301      	adds	r3, #1
 800d646:	60fb      	str	r3, [r7, #12]
                }
                break;
 800d648:	e02e      	b.n	800d6a8 <prv_format+0x370>
            case 'l':
                p->m.flags.longlong = 1;     /* Single l detected */
 800d64a:	687a      	ldr	r2, [r7, #4]
 800d64c:	7f53      	ldrb	r3, [r2, #29]
 800d64e:	2101      	movs	r1, #1
 800d650:	f361 0301 	bfi	r3, r1, #0, #2
 800d654:	7753      	strb	r3, [r2, #29]
                if (*++fmt == 'l') {         /* Does it follow by another l? */
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	3301      	adds	r3, #1
 800d65a:	60fb      	str	r3, [r7, #12]
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	2b6c      	cmp	r3, #108	; 0x6c
 800d662:	d123      	bne.n	800d6ac <prv_format+0x374>
                    p->m.flags.longlong = 2; /* Second l detected */
 800d664:	687a      	ldr	r2, [r7, #4]
 800d666:	7f53      	ldrb	r3, [r2, #29]
 800d668:	2102      	movs	r1, #2
 800d66a:	f361 0301 	bfi	r3, r1, #0, #2
 800d66e:	7753      	strb	r3, [r2, #29]
                    ++fmt;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	3301      	adds	r3, #1
 800d674:	60fb      	str	r3, [r7, #12]
                }
                break;
 800d676:	e019      	b.n	800d6ac <prv_format+0x374>
            case 'L':
                break;
            case 'z':
                p->m.flags.sz_t = 1; /* Size T flag */
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	7f53      	ldrb	r3, [r2, #29]
 800d67c:	f043 0310 	orr.w	r3, r3, #16
 800d680:	7753      	strb	r3, [r2, #29]
                ++fmt;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	3301      	adds	r3, #1
 800d686:	60fb      	str	r3, [r7, #12]
                break;
 800d688:	e011      	b.n	800d6ae <prv_format+0x376>
            case 'j':
                p->m.flags.umax_t = 1; /* uintmax_t flag */
 800d68a:	687a      	ldr	r2, [r7, #4]
 800d68c:	7f53      	ldrb	r3, [r2, #29]
 800d68e:	f043 0320 	orr.w	r3, r3, #32
 800d692:	7753      	strb	r3, [r2, #29]
                ++fmt;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	3301      	adds	r3, #1
 800d698:	60fb      	str	r3, [r7, #12]
                break;
 800d69a:	e008      	b.n	800d6ae <prv_format+0x376>
            case 't':
                break;
            default:
                detected = 0;
 800d69c:	2300      	movs	r3, #0
 800d69e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d6a2:	e004      	b.n	800d6ae <prv_format+0x376>
                break;
 800d6a4:	bf00      	nop
 800d6a6:	e002      	b.n	800d6ae <prv_format+0x376>
                break;
 800d6a8:	bf00      	nop
 800d6aa:	e000      	b.n	800d6ae <prv_format+0x376>
                break;
 800d6ac:	bf00      	nop
        }

        /* Check type */
        p->m.type = *fmt + ((*fmt >= 'A' && *fmt <= 'Z') ? 0x20 : 0x00);
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	781b      	ldrb	r3, [r3, #0]
 800d6b2:	68fa      	ldr	r2, [r7, #12]
 800d6b4:	7812      	ldrb	r2, [r2, #0]
 800d6b6:	2a40      	cmp	r2, #64	; 0x40
 800d6b8:	d905      	bls.n	800d6c6 <prv_format+0x38e>
 800d6ba:	68fa      	ldr	r2, [r7, #12]
 800d6bc:	7812      	ldrb	r2, [r2, #0]
 800d6be:	2a5a      	cmp	r2, #90	; 0x5a
 800d6c0:	d801      	bhi.n	800d6c6 <prv_format+0x38e>
 800d6c2:	2220      	movs	r2, #32
 800d6c4:	e000      	b.n	800d6c8 <prv_format+0x390>
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	4413      	add	r3, r2
 800d6ca:	b2da      	uxtb	r2, r3
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        if (*fmt >= 'A' && *fmt <= 'Z') {
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	781b      	ldrb	r3, [r3, #0]
 800d6d6:	2b40      	cmp	r3, #64	; 0x40
 800d6d8:	d908      	bls.n	800d6ec <prv_format+0x3b4>
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	2b5a      	cmp	r3, #90	; 0x5a
 800d6e0:	d804      	bhi.n	800d6ec <prv_format+0x3b4>
            p->m.flags.uc = 1;
 800d6e2:	687a      	ldr	r2, [r7, #4]
 800d6e4:	7f53      	ldrb	r3, [r2, #29]
 800d6e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6ea:	7753      	strb	r3, [r2, #29]
        }
        switch (*fmt) {
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	781b      	ldrb	r3, [r3, #0]
 800d6f0:	3b25      	subs	r3, #37	; 0x25
 800d6f2:	2b53      	cmp	r3, #83	; 0x53
 800d6f4:	f200 81d7 	bhi.w	800daa6 <prv_format+0x76e>
 800d6f8:	a201      	add	r2, pc, #4	; (adr r2, 800d700 <prv_format+0x3c8>)
 800d6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6fe:	bf00      	nop
 800d700:	0800da9b 	.word	0x0800da9b
 800d704:	0800daa7 	.word	0x0800daa7
 800d708:	0800daa7 	.word	0x0800daa7
 800d70c:	0800daa7 	.word	0x0800daa7
 800d710:	0800daa7 	.word	0x0800daa7
 800d714:	0800daa7 	.word	0x0800daa7
 800d718:	0800daa7 	.word	0x0800daa7
 800d71c:	0800daa7 	.word	0x0800daa7
 800d720:	0800daa7 	.word	0x0800daa7
 800d724:	0800daa7 	.word	0x0800daa7
 800d728:	0800daa7 	.word	0x0800daa7
 800d72c:	0800daa7 	.word	0x0800daa7
 800d730:	0800daa7 	.word	0x0800daa7
 800d734:	0800daa7 	.word	0x0800daa7
 800d738:	0800daa7 	.word	0x0800daa7
 800d73c:	0800daa7 	.word	0x0800daa7
 800d740:	0800daa7 	.word	0x0800daa7
 800d744:	0800daa7 	.word	0x0800daa7
 800d748:	0800daa7 	.word	0x0800daa7
 800d74c:	0800daa7 	.word	0x0800daa7
 800d750:	0800daa7 	.word	0x0800daa7
 800d754:	0800daa7 	.word	0x0800daa7
 800d758:	0800daa7 	.word	0x0800daa7
 800d75c:	0800daa7 	.word	0x0800daa7
 800d760:	0800daa7 	.word	0x0800daa7
 800d764:	0800daa7 	.word	0x0800daa7
 800d768:	0800daa7 	.word	0x0800daa7
 800d76c:	0800daa7 	.word	0x0800daa7
 800d770:	0800d851 	.word	0x0800d851
 800d774:	0800d8f1 	.word	0x0800d8f1
 800d778:	0800daa7 	.word	0x0800daa7
 800d77c:	0800daa7 	.word	0x0800daa7
 800d780:	0800daa7 	.word	0x0800daa7
 800d784:	0800daa7 	.word	0x0800daa7
 800d788:	0800daa7 	.word	0x0800daa7
 800d78c:	0800daa7 	.word	0x0800daa7
 800d790:	0800daa7 	.word	0x0800daa7
 800d794:	0800daa7 	.word	0x0800daa7
 800d798:	0800daa7 	.word	0x0800daa7
 800d79c:	0800daa7 	.word	0x0800daa7
 800d7a0:	0800daa7 	.word	0x0800daa7
 800d7a4:	0800daa7 	.word	0x0800daa7
 800d7a8:	0800daa7 	.word	0x0800daa7
 800d7ac:	0800daa7 	.word	0x0800daa7
 800d7b0:	0800daa7 	.word	0x0800daa7
 800d7b4:	0800daa7 	.word	0x0800daa7
 800d7b8:	0800daa7 	.word	0x0800daa7
 800d7bc:	0800daa7 	.word	0x0800daa7
 800d7c0:	0800daa7 	.word	0x0800daa7
 800d7c4:	0800daa7 	.word	0x0800daa7
 800d7c8:	0800daa7 	.word	0x0800daa7
 800d7cc:	0800d8f1 	.word	0x0800d8f1
 800d7d0:	0800daa7 	.word	0x0800daa7
 800d7d4:	0800daa7 	.word	0x0800daa7
 800d7d8:	0800daa7 	.word	0x0800daa7
 800d7dc:	0800daa7 	.word	0x0800daa7
 800d7e0:	0800daa7 	.word	0x0800daa7
 800d7e4:	0800daa7 	.word	0x0800daa7
 800d7e8:	0800daa7 	.word	0x0800daa7
 800d7ec:	0800daa7 	.word	0x0800daa7
 800d7f0:	0800d851 	.word	0x0800d851
 800d7f4:	0800d8f1 	.word	0x0800d8f1
 800d7f8:	0800d869 	.word	0x0800d869
 800d7fc:	0800d87f 	.word	0x0800d87f
 800d800:	0800daa7 	.word	0x0800daa7
 800d804:	0800daa7 	.word	0x0800daa7
 800d808:	0800daa7 	.word	0x0800daa7
 800d80c:	0800daa7 	.word	0x0800daa7
 800d810:	0800d87f 	.word	0x0800d87f
 800d814:	0800daa7 	.word	0x0800daa7
 800d818:	0800daa7 	.word	0x0800daa7
 800d81c:	0800daa7 	.word	0x0800daa7
 800d820:	0800daa7 	.word	0x0800daa7
 800d824:	0800da85 	.word	0x0800da85
 800d828:	0800d8f1 	.word	0x0800d8f1
 800d82c:	0800daa7 	.word	0x0800daa7
 800d830:	0800daa7 	.word	0x0800daa7
 800d834:	0800daa7 	.word	0x0800daa7
 800d838:	0800da3f 	.word	0x0800da3f
 800d83c:	0800daa7 	.word	0x0800daa7
 800d840:	0800d8f1 	.word	0x0800d8f1
 800d844:	0800daa7 	.word	0x0800daa7
 800d848:	0800daa7 	.word	0x0800daa7
 800d84c:	0800d8f1 	.word	0x0800d8f1
            case 'a':
            case 'A':
                /* Double in hexadecimal notation */
                (void)va_arg(arg, double);    /* Read argument to ignore it and move to next one */
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	3307      	adds	r3, #7
 800d854:	f023 0307 	bic.w	r3, r3, #7
 800d858:	3308      	adds	r3, #8
 800d85a:	603b      	str	r3, [r7, #0]
                prv_out_str_raw(p, "NaN", 3); /* Print string */
 800d85c:	2203      	movs	r2, #3
 800d85e:	4997      	ldr	r1, [pc, #604]	; (800dabc <prv_format+0x784>)
 800d860:	6878      	ldr	r0, [r7, #4]
 800d862:	f7ff f99d 	bl	800cba0 <prv_out_str_raw>
                break;
 800d866:	e12c      	b.n	800dac2 <prv_format+0x78a>
            case 'c':
                p->out_fn(p, (char)va_arg(arg, int));
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	695a      	ldr	r2, [r3, #20]
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	1d19      	adds	r1, r3, #4
 800d870:	6039      	str	r1, [r7, #0]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	b2db      	uxtb	r3, r3
 800d876:	4619      	mov	r1, r3
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	4790      	blx	r2
                break;
 800d87c:	e121      	b.n	800dac2 <prv_format+0x78a>
#if LWPRINTF_CFG_SUPPORT_TYPE_INT
            case 'd':
            case 'i': {
                /* Check for different length parameters */
                p->m.base = 10;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	220a      	movs	r2, #10
 800d882:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                if (p->m.flags.longlong == 0) {
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	7f5b      	ldrb	r3, [r3, #29]
 800d88a:	f003 0303 	and.w	r3, r3, #3
 800d88e:	b2db      	uxtb	r3, r3
 800d890:	2b00      	cmp	r3, #0
 800d892:	d108      	bne.n	800d8a6 <prv_format+0x56e>
                    prv_signed_int_to_str(p, (signed int)va_arg(arg, signed int));
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	1d1a      	adds	r2, r3, #4
 800d898:	603a      	str	r2, [r7, #0]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	4619      	mov	r1, r3
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f7ff fcf4 	bl	800d28c <prv_signed_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (p->m.flags.longlong == 2) {
                    prv_signed_longlong_int_to_str(p, (signed long long int)va_arg(arg, signed long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 800d8a4:	e107      	b.n	800dab6 <prv_format+0x77e>
                } else if (p->m.flags.longlong == 1) {
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	7f5b      	ldrb	r3, [r3, #29]
 800d8aa:	f003 0303 	and.w	r3, r3, #3
 800d8ae:	b2db      	uxtb	r3, r3
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	d108      	bne.n	800d8c6 <prv_format+0x58e>
                    prv_signed_long_int_to_str(p, (signed long int)va_arg(arg, signed long int));
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	1d1a      	adds	r2, r3, #4
 800d8b8:	603a      	str	r2, [r7, #0]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	4619      	mov	r1, r3
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f7ff fcfe 	bl	800d2c0 <prv_signed_long_int_to_str>
                break;
 800d8c4:	e0f7      	b.n	800dab6 <prv_format+0x77e>
                } else if (p->m.flags.longlong == 2) {
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	7f5b      	ldrb	r3, [r3, #29]
 800d8ca:	f003 0303 	and.w	r3, r3, #3
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	2b02      	cmp	r3, #2
 800d8d2:	f040 80f0 	bne.w	800dab6 <prv_format+0x77e>
                    prv_signed_longlong_int_to_str(p, (signed long long int)va_arg(arg, signed long long int));
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	3307      	adds	r3, #7
 800d8da:	f023 0307 	bic.w	r3, r3, #7
 800d8de:	f103 0208 	add.w	r2, r3, #8
 800d8e2:	603a      	str	r2, [r7, #0]
 800d8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f7ff fd03 	bl	800d2f4 <prv_signed_longlong_int_to_str>
                break;
 800d8ee:	e0e2      	b.n	800dab6 <prv_format+0x77e>
            case 'B':
            case 'o':
            case 'u':
            case 'x':
            case 'X':
                if (*fmt == 'b' || *fmt == 'B') {
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	781b      	ldrb	r3, [r3, #0]
 800d8f4:	2b62      	cmp	r3, #98	; 0x62
 800d8f6:	d003      	beq.n	800d900 <prv_format+0x5c8>
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	2b42      	cmp	r3, #66	; 0x42
 800d8fe:	d104      	bne.n	800d90a <prv_format+0x5d2>
                    p->m.base = 2;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2202      	movs	r2, #2
 800d904:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800d908:	e01d      	b.n	800d946 <prv_format+0x60e>
                } else if (*fmt == 'o') {
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	2b6f      	cmp	r3, #111	; 0x6f
 800d910:	d104      	bne.n	800d91c <prv_format+0x5e4>
                    p->m.base = 8;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2208      	movs	r2, #8
 800d916:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800d91a:	e014      	b.n	800d946 <prv_format+0x60e>
                } else if (*fmt == 'u') {
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	2b75      	cmp	r3, #117	; 0x75
 800d922:	d104      	bne.n	800d92e <prv_format+0x5f6>
                    p->m.base = 10;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	220a      	movs	r2, #10
 800d928:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800d92c:	e00b      	b.n	800d946 <prv_format+0x60e>
                } else if (*fmt == 'x' || *fmt == 'X') {
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	2b78      	cmp	r3, #120	; 0x78
 800d934:	d003      	beq.n	800d93e <prv_format+0x606>
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	781b      	ldrb	r3, [r3, #0]
 800d93a:	2b58      	cmp	r3, #88	; 0x58
 800d93c:	d103      	bne.n	800d946 <prv_format+0x60e>
                    p->m.base = 16;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2210      	movs	r2, #16
 800d942:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                }
                p->m.flags.space = 0; /* Space flag has no meaning here */
 800d946:	687a      	ldr	r2, [r7, #4]
 800d948:	7f13      	ldrb	r3, [r2, #28]
 800d94a:	f36f 0382 	bfc	r3, #2, #1
 800d94e:	7713      	strb	r3, [r2, #28]

                /* Check for different length parameters */
                if (0) {

                } else if (p->m.flags.sz_t) {
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	7f5b      	ldrb	r3, [r3, #29]
 800d954:	f003 0310 	and.w	r3, r3, #16
 800d958:	b2db      	uxtb	r3, r3
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d008      	beq.n	800d970 <prv_format+0x638>
                    prv_sizet_to_str(p, (size_t)va_arg(arg, size_t));
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	1d1a      	adds	r2, r3, #4
 800d962:	603a      	str	r2, [r7, #0]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	4619      	mov	r1, r3
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f7ff fb34 	bl	800cfd6 <prv_sizet_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (p->m.flags.longlong == 2) {
                    prv_unsigned_longlong_int_to_str(p, (unsigned long long int)va_arg(arg, unsigned long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 800d96e:	e0a7      	b.n	800dac0 <prv_format+0x788>
                } else if (p->m.flags.umax_t) {
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	7f5b      	ldrb	r3, [r3, #29]
 800d974:	f003 0320 	and.w	r3, r3, #32
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d00c      	beq.n	800d998 <prv_format+0x660>
                    prv_umaxt_to_str(p, (uintmax_t)va_arg(arg, uintmax_t));
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	3307      	adds	r3, #7
 800d982:	f023 0307 	bic.w	r3, r3, #7
 800d986:	f103 0208 	add.w	r2, r3, #8
 800d98a:	603a      	str	r2, [r7, #0]
 800d98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f7ff fbaa 	bl	800d0ea <prv_umaxt_to_str>
                break;
 800d996:	e093      	b.n	800dac0 <prv_format+0x788>
                } else if (p->m.flags.longlong == 0 || p->m.base == 2) {
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	7f5b      	ldrb	r3, [r3, #29]
 800d99c:	f003 0303 	and.w	r3, r3, #3
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d004      	beq.n	800d9b0 <prv_format+0x678>
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d9ac:	2b02      	cmp	r3, #2
 800d9ae:	d122      	bne.n	800d9f6 <prv_format+0x6be>
                    switch (p->m.flags.char_short) {
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	7f5b      	ldrb	r3, [r3, #29]
 800d9b4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d9b8:	b2db      	uxtb	r3, r3
 800d9ba:	2b01      	cmp	r3, #1
 800d9bc:	d008      	beq.n	800d9d0 <prv_format+0x698>
 800d9be:	2b02      	cmp	r3, #2
 800d9c0:	d10d      	bne.n	800d9de <prv_format+0x6a6>
                            v = (unsigned int)((unsigned char)va_arg(arg, unsigned int));
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	1d1a      	adds	r2, r3, #4
 800d9c6:	603a      	str	r2, [r7, #0]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	b2db      	uxtb	r3, r3
 800d9cc:	623b      	str	r3, [r7, #32]
                            break;
 800d9ce:	e00c      	b.n	800d9ea <prv_format+0x6b2>
                            v = (unsigned int)((unsigned short int)va_arg(arg, unsigned int));
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	1d1a      	adds	r2, r3, #4
 800d9d4:	603a      	str	r2, [r7, #0]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	b29b      	uxth	r3, r3
 800d9da:	623b      	str	r3, [r7, #32]
                            break;
 800d9dc:	e005      	b.n	800d9ea <prv_format+0x6b2>
                            v = (unsigned int)((unsigned int)va_arg(arg, unsigned int));
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	1d1a      	adds	r2, r3, #4
 800d9e2:	603a      	str	r2, [r7, #0]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	623b      	str	r3, [r7, #32]
                            break;
 800d9e8:	bf00      	nop
                    prv_unsigned_int_to_str(p, v);
 800d9ea:	6a39      	ldr	r1, [r7, #32]
 800d9ec:	6878      	ldr	r0, [r7, #4]
 800d9ee:	f7ff f90d 	bl	800cc0c <prv_unsigned_int_to_str>
                } else if (p->m.flags.longlong == 0 || p->m.base == 2) {
 800d9f2:	bf00      	nop
                break;
 800d9f4:	e064      	b.n	800dac0 <prv_format+0x788>
                } else if (p->m.flags.longlong == 1) {
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	7f5b      	ldrb	r3, [r3, #29]
 800d9fa:	f003 0303 	and.w	r3, r3, #3
 800d9fe:	b2db      	uxtb	r3, r3
 800da00:	2b01      	cmp	r3, #1
 800da02:	d108      	bne.n	800da16 <prv_format+0x6de>
                    prv_unsigned_long_int_to_str(p, (unsigned long int)va_arg(arg, unsigned long int));
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	1d1a      	adds	r2, r3, #4
 800da08:	603a      	str	r2, [r7, #0]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	4619      	mov	r1, r3
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f7ff f986 	bl	800cd20 <prv_unsigned_long_int_to_str>
                break;
 800da14:	e054      	b.n	800dac0 <prv_format+0x788>
                } else if (p->m.flags.longlong == 2) {
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	7f5b      	ldrb	r3, [r3, #29]
 800da1a:	f003 0303 	and.w	r3, r3, #3
 800da1e:	b2db      	uxtb	r3, r3
 800da20:	2b02      	cmp	r3, #2
 800da22:	d14d      	bne.n	800dac0 <prv_format+0x788>
                    prv_unsigned_longlong_int_to_str(p, (unsigned long long int)va_arg(arg, unsigned long long int));
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	3307      	adds	r3, #7
 800da28:	f023 0307 	bic.w	r3, r3, #7
 800da2c:	f103 0208 	add.w	r2, r3, #8
 800da30:	603a      	str	r2, [r7, #0]
 800da32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f7ff f9fc 	bl	800ce34 <prv_unsigned_longlong_int_to_str>
                break;
 800da3c:	e040      	b.n	800dac0 <prv_format+0x788>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_INT */
#if LWPRINTF_CFG_SUPPORT_TYPE_STRING
            case 's': {
                const char* b = va_arg(arg, const char*);
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	1d1a      	adds	r2, r3, #4
 800da42:	603a      	str	r2, [r7, #0]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	617b      	str	r3, [r7, #20]
                 * - If precision is given, max len is up to precision value
                 * - if user selects write to buffer, go up to buffer size (-1 actually, but handled by write function)
                 * - Otherwise use max available system length
                 */
                prv_out_str(p, b,
                            strnlen(b, p->m.flags.precision ? (size_t)p->m.precision
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	7f1b      	ldrb	r3, [r3, #28]
 800da4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da50:	b2db      	uxtb	r3, r3
                prv_out_str(p, b,
 800da52:	2b00      	cmp	r3, #0
 800da54:	d002      	beq.n	800da5c <prv_format+0x724>
                            strnlen(b, p->m.flags.precision ? (size_t)p->m.precision
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6a1b      	ldr	r3, [r3, #32]
 800da5a:	e008      	b.n	800da6e <prv_format+0x736>
                                                            : (p->buff != NULL ? p->buff_size : SIZE_MAX)));
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	689b      	ldr	r3, [r3, #8]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d002      	beq.n	800da6a <prv_format+0x732>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	68db      	ldr	r3, [r3, #12]
 800da68:	e001      	b.n	800da6e <prv_format+0x736>
 800da6a:	f04f 33ff 	mov.w	r3, #4294967295
                prv_out_str(p, b,
 800da6e:	4619      	mov	r1, r3
 800da70:	6978      	ldr	r0, [r7, #20]
 800da72:	f002 ff1d 	bl	80108b0 <strnlen>
 800da76:	4603      	mov	r3, r0
 800da78:	461a      	mov	r2, r3
 800da7a:	6979      	ldr	r1, [r7, #20]
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f7ff f8ad 	bl	800cbdc <prv_out_str>
                break;
 800da82:	e01e      	b.n	800dac2 <prv_format+0x78a>
                /* Double number in different format. Final output depends on type of format */
                prv_double_to_str(p, (double)va_arg(arg, double));
                break;
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_FLOAT */
            case 'n': {
                int* ptr = (void*)va_arg(arg, int*);
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	1d1a      	adds	r2, r3, #4
 800da88:	603a      	str	r2, [r7, #0]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	613b      	str	r3, [r7, #16]
                *ptr = p->n; /* Write current length */
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	461a      	mov	r2, r3
 800da94:	693b      	ldr	r3, [r7, #16]
 800da96:	601a      	str	r2, [r3, #0]

                break;
 800da98:	e013      	b.n	800dac2 <prv_format+0x78a>
            }
            case '%':
                p->out_fn(p, '%');
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	695b      	ldr	r3, [r3, #20]
 800da9e:	2125      	movs	r1, #37	; 0x25
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	4798      	blx	r3
                break;
 800daa4:	e00d      	b.n	800dac2 <prv_format+0x78a>
                prv_out_str_after(p, full_width);
                break;
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_BYTE_ARRAY */
            default:
                p->out_fn(p, *fmt);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	695b      	ldr	r3, [r3, #20]
 800daaa:	68fa      	ldr	r2, [r7, #12]
 800daac:	7812      	ldrb	r2, [r2, #0]
 800daae:	4611      	mov	r1, r2
 800dab0:	6878      	ldr	r0, [r7, #4]
 800dab2:	4798      	blx	r3
 800dab4:	e005      	b.n	800dac2 <prv_format+0x78a>
                break;
 800dab6:	bf00      	nop
 800dab8:	e003      	b.n	800dac2 <prv_format+0x78a>
 800daba:	bf00      	nop
 800dabc:	080139f4 	.word	0x080139f4
                break;
 800dac0:	bf00      	nop
        }
        ++fmt;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	3301      	adds	r3, #1
 800dac6:	60fb      	str	r3, [r7, #12]
    while (fmt != NULL && *fmt != '\0') {
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d006      	beq.n	800dadc <prv_format+0x7a4>
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	781b      	ldrb	r3, [r3, #0]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	f47f ac56 	bne.w	800d384 <prv_format+0x4c>
 800dad8:	e000      	b.n	800dadc <prv_format+0x7a4>
            break;
 800dada:	bf00      	nop
    }
    p->out_fn(p, '\0'); /* Output last zero number */
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	695b      	ldr	r3, [r3, #20]
 800dae0:	2100      	movs	r1, #0
 800dae2:	6878      	ldr	r0, [r7, #4]
 800dae4:	4798      	blx	r3
#if LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT
    if (IS_PRINT_MODE(p)) { /* Mutex only for print operation */
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	695b      	ldr	r3, [r3, #20]
 800daea:	4a07      	ldr	r2, [pc, #28]	; (800db08 <prv_format+0x7d0>)
 800daec:	4293      	cmp	r3, r2
 800daee:	d105      	bne.n	800dafc <prv_format+0x7c4>
        lwprintf_sys_mutex_release(&p->lw->mutex);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	3304      	adds	r3, #4
 800daf6:	4618      	mov	r0, r3
 800daf8:	f000 f8b0 	bl	800dc5c <lwprintf_sys_mutex_release>
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */
    return 1;
 800dafc:	2301      	movs	r3, #1
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3728      	adds	r7, #40	; 0x28
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
 800db06:	bf00      	nop
 800db08:	0800c857 	.word	0x0800c857

0800db0c <lwprintf_init_ex>:
 * \param[in,out]   lw: LwPRINTF working instance
 * \param[in]       out_fn: Output function used for print operation
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwprintf_init_ex(lwprintf_t* lw, lwprintf_output_fn out_fn) {
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b082      	sub	sp, #8
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
 800db14:	6039      	str	r1, [r7, #0]
    LWPRINTF_GET_LW(lw)->out_fn = out_fn;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d001      	beq.n	800db20 <lwprintf_init_ex+0x14>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	e000      	b.n	800db22 <lwprintf_init_ex+0x16>
 800db20:	4b11      	ldr	r3, [pc, #68]	; (800db68 <lwprintf_init_ex+0x5c>)
 800db22:	683a      	ldr	r2, [r7, #0]
 800db24:	601a      	str	r2, [r3, #0]

#if LWPRINTF_CFG_OS
    /* Create system mutex */
    if (lwprintf_sys_mutex_isvalid(&LWPRINTF_GET_LW(lw)->mutex)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d001      	beq.n	800db30 <lwprintf_init_ex+0x24>
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	e000      	b.n	800db32 <lwprintf_init_ex+0x26>
 800db30:	4b0d      	ldr	r3, [pc, #52]	; (800db68 <lwprintf_init_ex+0x5c>)
 800db32:	3304      	adds	r3, #4
 800db34:	4618      	mov	r0, r3
 800db36:	f000 f86b 	bl	800dc10 <lwprintf_sys_mutex_isvalid>
 800db3a:	4603      	mov	r3, r0
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d10c      	bne.n	800db5a <lwprintf_init_ex+0x4e>
        || !lwprintf_sys_mutex_create(&LWPRINTF_GET_LW(lw)->mutex)) {
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d001      	beq.n	800db4a <lwprintf_init_ex+0x3e>
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	e000      	b.n	800db4c <lwprintf_init_ex+0x40>
 800db4a:	4b07      	ldr	r3, [pc, #28]	; (800db68 <lwprintf_init_ex+0x5c>)
 800db4c:	3304      	adds	r3, #4
 800db4e:	4618      	mov	r0, r3
 800db50:	f000 f83a 	bl	800dbc8 <lwprintf_sys_mutex_create>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d101      	bne.n	800db5e <lwprintf_init_ex+0x52>
        return 0;
 800db5a:	2300      	movs	r3, #0
 800db5c:	e000      	b.n	800db60 <lwprintf_init_ex+0x54>
    }
#endif /* LWPRINTF_CFG_OS */
    return 1;
 800db5e:	2301      	movs	r3, #1
}
 800db60:	4618      	mov	r0, r3
 800db62:	3708      	adds	r7, #8
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}
 800db68:	200059a4 	.word	0x200059a4

0800db6c <lwprintf_vprintf_ex>:
 *                      `va_list` is a special type defined in `<cstdarg>`.
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_vprintf_ex(lwprintf_t* const lw, const char* format, va_list arg) {
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b090      	sub	sp, #64	; 0x40
 800db70:	af00      	add	r7, sp, #0
 800db72:	60f8      	str	r0, [r7, #12]
 800db74:	60b9      	str	r1, [r7, #8]
 800db76:	607a      	str	r2, [r7, #4]
    lwprintf_int_t f = {
 800db78:	f107 0314 	add.w	r3, r7, #20
 800db7c:	222c      	movs	r2, #44	; 0x2c
 800db7e:	2100      	movs	r1, #0
 800db80:	4618      	mov	r0, r3
 800db82:	f002 fa23 	bl	800ffcc <memset>
        .lw = LWPRINTF_GET_LW(lw), .out_fn = prv_out_fn_print, .fmt = format, .buff = NULL, .buff_size = 0};
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d001      	beq.n	800db90 <lwprintf_vprintf_ex+0x24>
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	e000      	b.n	800db92 <lwprintf_vprintf_ex+0x26>
 800db90:	4b0b      	ldr	r3, [pc, #44]	; (800dbc0 <lwprintf_vprintf_ex+0x54>)
    lwprintf_int_t f = {
 800db92:	617b      	str	r3, [r7, #20]
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	61bb      	str	r3, [r7, #24]
 800db98:	4b0a      	ldr	r3, [pc, #40]	; (800dbc4 <lwprintf_vprintf_ex+0x58>)
 800db9a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* For direct print, output function must be set by user */
    if (f.lw->out_fn == NULL) {
 800db9c:	697b      	ldr	r3, [r7, #20]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d101      	bne.n	800dba8 <lwprintf_vprintf_ex+0x3c>
        return 0;
 800dba4:	2300      	movs	r3, #0
 800dba6:	e006      	b.n	800dbb6 <lwprintf_vprintf_ex+0x4a>
    }
    prv_format(&f, arg);
 800dba8:	f107 0314 	add.w	r3, r7, #20
 800dbac:	6879      	ldr	r1, [r7, #4]
 800dbae:	4618      	mov	r0, r3
 800dbb0:	f7ff fbc2 	bl	800d338 <prv_format>
    return f.n;
 800dbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	3740      	adds	r7, #64	; 0x40
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	bd80      	pop	{r7, pc}
 800dbbe:	bf00      	nop
 800dbc0:	200059a4 	.word	0x200059a4
 800dbc4:	0800c857 	.word	0x0800c857

0800dbc8 <lwprintf_sys_mutex_create>:
#if LWPRINTF_CFG_OS && !__DOXYGEN__

#include "cmsis_os.h"

uint8_t
lwprintf_sys_mutex_create(LWPRINTF_CFG_OS_MUTEX_HANDLE* m) {
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b086      	sub	sp, #24
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
    const osMutexAttr_t attr = {
 800dbd0:	f107 0308 	add.w	r3, r7, #8
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	601a      	str	r2, [r3, #0]
 800dbd8:	605a      	str	r2, [r3, #4]
 800dbda:	609a      	str	r2, [r3, #8]
 800dbdc:	60da      	str	r2, [r3, #12]
 800dbde:	4b0b      	ldr	r3, [pc, #44]	; (800dc0c <lwprintf_sys_mutex_create+0x44>)
 800dbe0:	60bb      	str	r3, [r7, #8]
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	60fb      	str	r3, [r7, #12]
        .name = "lwprintf_mutex",
        .attr_bits = osMutexRecursive,
    };
    return (*m = osMutexNew(&attr)) != NULL;
 800dbe6:	f107 0308 	add.w	r3, r7, #8
 800dbea:	4618      	mov	r0, r3
 800dbec:	f7f7 facb 	bl	8005186 <osMutexNew>
 800dbf0:	4602      	mov	r2, r0
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	601a      	str	r2, [r3, #0]
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	bf14      	ite	ne
 800dbfe:	2301      	movne	r3, #1
 800dc00:	2300      	moveq	r3, #0
 800dc02:	b2db      	uxtb	r3, r3
}
 800dc04:	4618      	mov	r0, r3
 800dc06:	3718      	adds	r7, #24
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd80      	pop	{r7, pc}
 800dc0c:	080139f8 	.word	0x080139f8

0800dc10 <lwprintf_sys_mutex_isvalid>:

uint8_t
lwprintf_sys_mutex_isvalid(LWPRINTF_CFG_OS_MUTEX_HANDLE* m) {
 800dc10:	b480      	push	{r7}
 800dc12:	b083      	sub	sp, #12
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
    return *m != NULL;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	bf14      	ite	ne
 800dc20:	2301      	movne	r3, #1
 800dc22:	2300      	moveq	r3, #0
 800dc24:	b2db      	uxtb	r3, r3
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	370c      	adds	r7, #12
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc30:	4770      	bx	lr

0800dc32 <lwprintf_sys_mutex_wait>:

uint8_t
lwprintf_sys_mutex_wait(LWPRINTF_CFG_OS_MUTEX_HANDLE* m) {
 800dc32:	b580      	push	{r7, lr}
 800dc34:	b082      	sub	sp, #8
 800dc36:	af00      	add	r7, sp, #0
 800dc38:	6078      	str	r0, [r7, #4]
    return osMutexAcquire(*m, osWaitForever) == osOK;
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	f04f 31ff 	mov.w	r1, #4294967295
 800dc42:	4618      	mov	r0, r3
 800dc44:	f7f7 fb25 	bl	8005292 <osMutexAcquire>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	bf0c      	ite	eq
 800dc4e:	2301      	moveq	r3, #1
 800dc50:	2300      	movne	r3, #0
 800dc52:	b2db      	uxtb	r3, r3
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3708      	adds	r7, #8
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}

0800dc5c <lwprintf_sys_mutex_release>:

uint8_t
lwprintf_sys_mutex_release(LWPRINTF_CFG_OS_MUTEX_HANDLE* m) {
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b082      	sub	sp, #8
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
    return osMutexRelease(*m) == osOK;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f7f7 fb5d 	bl	8005328 <osMutexRelease>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	bf0c      	ite	eq
 800dc74:	2301      	moveq	r3, #1
 800dc76:	2300      	movne	r3, #0
 800dc78:	b2db      	uxtb	r3, r3
}
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	3708      	adds	r7, #8
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}

0800dc82 <lwrb_init>:
 * \param[in]       buffdata: Pointer to memory to use as buffer data
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t lwrb_init(lwrb_t* buff, void* buffdata, size_t size) {
 800dc82:	b480      	push	{r7}
 800dc84:	b089      	sub	sp, #36	; 0x24
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	60f8      	str	r0, [r7, #12]
 800dc8a:	60b9      	str	r1, [r7, #8]
 800dc8c:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d005      	beq.n	800dca0 <lwrb_init+0x1e>
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d002      	beq.n	800dca0 <lwrb_init+0x1e>
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d101      	bne.n	800dca4 <lwrb_init+0x22>
        return 0;
 800dca0:	2300      	movs	r3, #0
 800dca2:	e019      	b.n	800dcd8 <lwrb_init+0x56>
    }

    buff->evt_fn = NULL;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	2200      	movs	r2, #0
 800dca8:	611a      	str	r2, [r3, #16]
    buff->size = size;
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	687a      	ldr	r2, [r7, #4]
 800dcae:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	68ba      	ldr	r2, [r7, #8]
 800dcb4:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->w, 0);
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	330c      	adds	r3, #12
 800dcba:	61fb      	str	r3, [r7, #28]
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	617b      	str	r3, [r7, #20]
 800dcc0:	697a      	ldr	r2, [r7, #20]
 800dcc2:	69fb      	ldr	r3, [r7, #28]
 800dcc4:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->r, 0);
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	3308      	adds	r3, #8
 800dcca:	61bb      	str	r3, [r7, #24]
 800dccc:	2300      	movs	r3, #0
 800dcce:	613b      	str	r3, [r7, #16]
 800dcd0:	693a      	ldr	r2, [r7, #16]
 800dcd2:	69bb      	ldr	r3, [r7, #24]
 800dcd4:	601a      	str	r2, [r3, #0]
    return 1;
 800dcd6:	2301      	movs	r3, #1
}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3724      	adds	r7, #36	; 0x24
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce2:	4770      	bx	lr

0800dce4 <lwrb_is_ready>:
/**
 * \brief           Check if buff is initialized and ready to use
 * \param[in]       buff: Buffer handle
 * \return          `1` if ready, `0` otherwise
 */
uint8_t lwrb_is_ready(lwrb_t* buff) {
 800dce4:	b480      	push	{r7}
 800dce6:	b083      	sub	sp, #12
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
    return BUF_IS_VALID(buff);
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d009      	beq.n	800dd06 <lwrb_is_ready+0x22>
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d005      	beq.n	800dd06 <lwrb_is_ready+0x22>
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	685b      	ldr	r3, [r3, #4]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d001      	beq.n	800dd06 <lwrb_is_ready+0x22>
 800dd02:	2301      	movs	r3, #1
 800dd04:	e000      	b.n	800dd08 <lwrb_is_ready+0x24>
 800dd06:	2300      	movs	r3, #0
 800dd08:	b2db      	uxtb	r3, r3
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	370c      	adds	r7, #12
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr

0800dd16 <lwrb_free>:
 * \brief           Free buffer memory
 * \note            Since implementation does not use dynamic allocation,
 *                  it just sets buffer handle to `NULL`
 * \param[in]       buff: Buffer handle
 */
void lwrb_free(lwrb_t* buff) {
 800dd16:	b480      	push	{r7}
 800dd18:	b083      	sub	sp, #12
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
    if (BUF_IS_VALID(buff)) {
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d00a      	beq.n	800dd3a <lwrb_free+0x24>
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d006      	beq.n	800dd3a <lwrb_free+0x24>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	685b      	ldr	r3, [r3, #4]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d002      	beq.n	800dd3a <lwrb_free+0x24>
        buff->buff = NULL;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2200      	movs	r2, #0
 800dd38:	601a      	str	r2, [r3, #0]
    }
}
 800dd3a:	bf00      	nop
 800dd3c:	370c      	adds	r7, #12
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd44:	4770      	bx	lr

0800dd46 <lwrb_set_evt_fn>:
/**
 * \brief           Set event function callback for different buffer operations
 * \param[in]       buff: Buffer handle
 * \param[in]       evt_fn: Callback function
 */
void lwrb_set_evt_fn(lwrb_t* buff, lwrb_evt_fn evt_fn) {
 800dd46:	b480      	push	{r7}
 800dd48:	b083      	sub	sp, #12
 800dd4a:	af00      	add	r7, sp, #0
 800dd4c:	6078      	str	r0, [r7, #4]
 800dd4e:	6039      	str	r1, [r7, #0]
    if (BUF_IS_VALID(buff)) {
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d00a      	beq.n	800dd6c <lwrb_set_evt_fn+0x26>
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d006      	beq.n	800dd6c <lwrb_set_evt_fn+0x26>
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	685b      	ldr	r3, [r3, #4]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d002      	beq.n	800dd6c <lwrb_set_evt_fn+0x26>
        buff->evt_fn = evt_fn;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	683a      	ldr	r2, [r7, #0]
 800dd6a:	611a      	str	r2, [r3, #16]
    }
}
 800dd6c:	bf00      	nop
 800dd6e:	370c      	adds	r7, #12
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr

0800dd78 <lwrb_write>:
 * \param[in]       btw: Number of bytes to write
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array
 */
size_t lwrb_write(lwrb_t* buff, const void* data, size_t btw) {
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b08c      	sub	sp, #48	; 0x30
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	607a      	str	r2, [r7, #4]
    size_t tocopy, free, buff_w_ptr;
    const uint8_t* d = data;
 800dd84:	68bb      	ldr	r3, [r7, #8]
 800dd86:	62bb      	str	r3, [r7, #40]	; 0x28

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d00d      	beq.n	800ddaa <lwrb_write+0x32>
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d009      	beq.n	800ddaa <lwrb_write+0x32>
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	685b      	ldr	r3, [r3, #4]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d005      	beq.n	800ddaa <lwrb_write+0x32>
 800dd9e:	68bb      	ldr	r3, [r7, #8]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d002      	beq.n	800ddaa <lwrb_write+0x32>
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d101      	bne.n	800ddae <lwrb_write+0x36>
        return 0;
 800ddaa:	2300      	movs	r3, #0
 800ddac:	e060      	b.n	800de70 <lwrb_write+0xf8>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 800ddae:	68f8      	ldr	r0, [r7, #12]
 800ddb0:	f000 f8e2 	bl	800df78 <lwrb_get_free>
 800ddb4:	6278      	str	r0, [r7, #36]	; 0x24
    btw = BUF_MIN(free, btw);
 800ddb6:	687a      	ldr	r2, [r7, #4]
 800ddb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddba:	4293      	cmp	r3, r2
 800ddbc:	bf28      	it	cs
 800ddbe:	4613      	movcs	r3, r2
 800ddc0:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d101      	bne.n	800ddcc <lwrb_write+0x54>
        return 0;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	e051      	b.n	800de70 <lwrb_write+0xf8>
    }
    buff_w_ptr = LWRB_LOAD(buff->w, memory_order_acquire);
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	330c      	adds	r3, #12
 800ddd0:	623b      	str	r3, [r7, #32]
 800ddd2:	6a3b      	ldr	r3, [r7, #32]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f3bf 8f5b 	dmb	ish
 800ddda:	617b      	str	r3, [r7, #20]
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff_w_ptr, btw);
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	685a      	ldr	r2, [r3, #4]
 800dde4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dde6:	1ad3      	subs	r3, r2, r3
 800dde8:	687a      	ldr	r2, [r7, #4]
 800ddea:	4293      	cmp	r3, r2
 800ddec:	bf28      	it	cs
 800ddee:	4613      	movcs	r3, r2
 800ddf0:	61fb      	str	r3, [r7, #28]
    BUF_MEMCPY(&buff->buff[buff_w_ptr], d, tocopy);
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	681a      	ldr	r2, [r3, #0]
 800ddf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddf8:	4413      	add	r3, r2
 800ddfa:	69fa      	ldr	r2, [r7, #28]
 800ddfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ddfe:	4618      	mov	r0, r3
 800de00:	f002 f8bc 	bl	800ff7c <memcpy>
    buff_w_ptr += tocopy;
 800de04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de06:	69fb      	ldr	r3, [r7, #28]
 800de08:	4413      	add	r3, r2
 800de0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    btw -= tocopy;
 800de0c:	687a      	ldr	r2, [r7, #4]
 800de0e:	69fb      	ldr	r3, [r7, #28]
 800de10:	1ad3      	subs	r3, r2, r3
 800de12:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d00a      	beq.n	800de30 <lwrb_write+0xb8>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de20:	69fb      	ldr	r3, [r7, #28]
 800de22:	4413      	add	r3, r2
 800de24:	687a      	ldr	r2, [r7, #4]
 800de26:	4619      	mov	r1, r3
 800de28:	f002 f8a8 	bl	800ff7c <memcpy>
        buff_w_ptr = btw;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* Step 3: Check end of buffer */
    if (buff_w_ptr >= buff->size) {
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de36:	429a      	cmp	r2, r3
 800de38:	d301      	bcc.n	800de3e <lwrb_write+0xc6>
        buff_w_ptr = 0;
 800de3a:	2300      	movs	r3, #0
 800de3c:	62fb      	str	r3, [r7, #44]	; 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no read operation can access intermediate data
     */
    LWRB_STORE(buff->w, buff_w_ptr, memory_order_release);
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	330c      	adds	r3, #12
 800de42:	61bb      	str	r3, [r7, #24]
 800de44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de46:	613b      	str	r3, [r7, #16]
 800de48:	693a      	ldr	r2, [r7, #16]
 800de4a:	69bb      	ldr	r3, [r7, #24]
 800de4c:	f3bf 8f5b 	dmb	ish
 800de50:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	691b      	ldr	r3, [r3, #16]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d007      	beq.n	800de6a <lwrb_write+0xf2>
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	691b      	ldr	r3, [r3, #16]
 800de5e:	69f9      	ldr	r1, [r7, #28]
 800de60:	687a      	ldr	r2, [r7, #4]
 800de62:	440a      	add	r2, r1
 800de64:	2101      	movs	r1, #1
 800de66:	68f8      	ldr	r0, [r7, #12]
 800de68:	4798      	blx	r3
    return tocopy + btw;
 800de6a:	69fa      	ldr	r2, [r7, #28]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	4413      	add	r3, r2
}
 800de70:	4618      	mov	r0, r3
 800de72:	3730      	adds	r7, #48	; 0x30
 800de74:	46bd      	mov	sp, r7
 800de76:	bd80      	pop	{r7, pc}

0800de78 <lwrb_read>:
 * \param[in]       buff: Buffer handle
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t lwrb_read(lwrb_t* buff, void* data, size_t btr) {
 800de78:	b580      	push	{r7, lr}
 800de7a:	b08c      	sub	sp, #48	; 0x30
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	60f8      	str	r0, [r7, #12]
 800de80:	60b9      	str	r1, [r7, #8]
 800de82:	607a      	str	r2, [r7, #4]
    size_t tocopy, full, buff_r_ptr;
    uint8_t* d = data;
 800de84:	68bb      	ldr	r3, [r7, #8]
 800de86:	62bb      	str	r3, [r7, #40]	; 0x28

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d00d      	beq.n	800deaa <lwrb_read+0x32>
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d009      	beq.n	800deaa <lwrb_read+0x32>
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d005      	beq.n	800deaa <lwrb_read+0x32>
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d002      	beq.n	800deaa <lwrb_read+0x32>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d101      	bne.n	800deae <lwrb_read+0x36>
        return 0;
 800deaa:	2300      	movs	r3, #0
 800deac:	e060      	b.n	800df70 <lwrb_read+0xf8>
    }

    /* Calculate maximum number of bytes available to read */
    full = lwrb_get_full(buff);
 800deae:	68f8      	ldr	r0, [r7, #12]
 800deb0:	f000 f8a3 	bl	800dffa <lwrb_get_full>
 800deb4:	6278      	str	r0, [r7, #36]	; 0x24
    btr = BUF_MIN(full, btr);
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deba:	4293      	cmp	r3, r2
 800debc:	bf28      	it	cs
 800debe:	4613      	movcs	r3, r2
 800dec0:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d101      	bne.n	800decc <lwrb_read+0x54>
        return 0;
 800dec8:	2300      	movs	r3, #0
 800deca:	e051      	b.n	800df70 <lwrb_read+0xf8>
    }
    buff_r_ptr = LWRB_LOAD(buff->r, memory_order_acquire);
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	3308      	adds	r3, #8
 800ded0:	623b      	str	r3, [r7, #32]
 800ded2:	6a3b      	ldr	r3, [r7, #32]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	f3bf 8f5b 	dmb	ish
 800deda:	617b      	str	r3, [r7, #20]
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff_r_ptr, btr);
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	685a      	ldr	r2, [r3, #4]
 800dee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee6:	1ad3      	subs	r3, r2, r3
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	4293      	cmp	r3, r2
 800deec:	bf28      	it	cs
 800deee:	4613      	movcs	r3, r2
 800def0:	61fb      	str	r3, [r7, #28]
    BUF_MEMCPY(d, &buff->buff[buff_r_ptr], tocopy);
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800def8:	4413      	add	r3, r2
 800defa:	69fa      	ldr	r2, [r7, #28]
 800defc:	4619      	mov	r1, r3
 800defe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df00:	f002 f83c 	bl	800ff7c <memcpy>
    buff_r_ptr += tocopy;
 800df04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800df06:	69fb      	ldr	r3, [r7, #28]
 800df08:	4413      	add	r3, r2
 800df0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    btr -= tocopy;
 800df0c:	687a      	ldr	r2, [r7, #4]
 800df0e:	69fb      	ldr	r3, [r7, #28]
 800df10:	1ad3      	subs	r3, r2, r3
 800df12:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d00a      	beq.n	800df30 <lwrb_read+0xb8>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 800df1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df1c:	69fb      	ldr	r3, [r7, #28]
 800df1e:	18d0      	adds	r0, r2, r3
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	687a      	ldr	r2, [r7, #4]
 800df26:	4619      	mov	r1, r3
 800df28:	f002 f828 	bl	800ff7c <memcpy>
        buff_r_ptr = btr;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* Step 3: Check end of buffer */
    if (buff_r_ptr >= buff->size) {
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800df36:	429a      	cmp	r2, r3
 800df38:	d301      	bcc.n	800df3e <lwrb_read+0xc6>
        buff_r_ptr = 0;
 800df3a:	2300      	movs	r3, #0
 800df3c:	62fb      	str	r3, [r7, #44]	; 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no write operation can access intermediate data
     */
    LWRB_STORE(buff->r, buff_r_ptr, memory_order_release);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	3308      	adds	r3, #8
 800df42:	61bb      	str	r3, [r7, #24]
 800df44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df46:	613b      	str	r3, [r7, #16]
 800df48:	693a      	ldr	r2, [r7, #16]
 800df4a:	69bb      	ldr	r3, [r7, #24]
 800df4c:	f3bf 8f5b 	dmb	ish
 800df50:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_READ, tocopy + btr);
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	691b      	ldr	r3, [r3, #16]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d007      	beq.n	800df6a <lwrb_read+0xf2>
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	691b      	ldr	r3, [r3, #16]
 800df5e:	69f9      	ldr	r1, [r7, #28]
 800df60:	687a      	ldr	r2, [r7, #4]
 800df62:	440a      	add	r2, r1
 800df64:	2100      	movs	r1, #0
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	4798      	blx	r3
    return tocopy + btr;
 800df6a:	69fa      	ldr	r2, [r7, #28]
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	4413      	add	r3, r2
}
 800df70:	4618      	mov	r0, r3
 800df72:	3730      	adds	r7, #48	; 0x30
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}

0800df78 <lwrb_get_free>:
/**
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t lwrb_get_free(const lwrb_t* buff) {
 800df78:	b480      	push	{r7}
 800df7a:	b08b      	sub	sp, #44	; 0x2c
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d007      	beq.n	800df96 <lwrb_get_free+0x1e>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d003      	beq.n	800df96 <lwrb_get_free+0x1e>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	685b      	ldr	r3, [r3, #4]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d101      	bne.n	800df9a <lwrb_get_free+0x22>
        return 0;
 800df96:	2300      	movs	r3, #0
 800df98:	e029      	b.n	800dfee <lwrb_get_free+0x76>
     * - buff->w pointer will not change by another process/interrupt because we are in write mode just now
     * - buff->r pointer may change by another process. If it gets changed after buff->r has been loaded to local variable,
     *    buffer will see "free size" less than it actually is. This is not a problem, application can
     *    always try again to write more data to remaining free memory that was read just during copy operation
     */
    w = LWRB_LOAD(buff->w, memory_order_relaxed);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	330c      	adds	r3, #12
 800df9e:	623b      	str	r3, [r7, #32]
 800dfa0:	6a3b      	ldr	r3, [r7, #32]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	613b      	str	r3, [r7, #16]
 800dfa6:	693b      	ldr	r3, [r7, #16]
 800dfa8:	61fb      	str	r3, [r7, #28]
    r = LWRB_LOAD(buff->r, memory_order_relaxed);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	3308      	adds	r3, #8
 800dfae:	61bb      	str	r3, [r7, #24]
 800dfb0:	69bb      	ldr	r3, [r7, #24]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	60fb      	str	r3, [r7, #12]
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	617b      	str	r3, [r7, #20]

    if (w == r) {
 800dfba:	69fa      	ldr	r2, [r7, #28]
 800dfbc:	697b      	ldr	r3, [r7, #20]
 800dfbe:	429a      	cmp	r2, r3
 800dfc0:	d103      	bne.n	800dfca <lwrb_get_free+0x52>
        size = buff->size;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	685b      	ldr	r3, [r3, #4]
 800dfc6:	627b      	str	r3, [r7, #36]	; 0x24
 800dfc8:	e00f      	b.n	800dfea <lwrb_get_free+0x72>
    } else if (r > w) {
 800dfca:	697a      	ldr	r2, [r7, #20]
 800dfcc:	69fb      	ldr	r3, [r7, #28]
 800dfce:	429a      	cmp	r2, r3
 800dfd0:	d904      	bls.n	800dfdc <lwrb_get_free+0x64>
        size = r - w;
 800dfd2:	697a      	ldr	r2, [r7, #20]
 800dfd4:	69fb      	ldr	r3, [r7, #28]
 800dfd6:	1ad3      	subs	r3, r2, r3
 800dfd8:	627b      	str	r3, [r7, #36]	; 0x24
 800dfda:	e006      	b.n	800dfea <lwrb_get_free+0x72>
    } else {
        size = buff->size - (w - r);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	685a      	ldr	r2, [r3, #4]
 800dfe0:	6979      	ldr	r1, [r7, #20]
 800dfe2:	69fb      	ldr	r3, [r7, #28]
 800dfe4:	1acb      	subs	r3, r1, r3
 800dfe6:	4413      	add	r3, r2
 800dfe8:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 800dfea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfec:	3b01      	subs	r3, #1
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	372c      	adds	r7, #44	; 0x2c
 800dff2:	46bd      	mov	sp, r7
 800dff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff8:	4770      	bx	lr

0800dffa <lwrb_get_full>:
/**
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t lwrb_get_full(const lwrb_t* buff) {
 800dffa:	b480      	push	{r7}
 800dffc:	b08b      	sub	sp, #44	; 0x2c
 800dffe:	af00      	add	r7, sp, #0
 800e000:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d007      	beq.n	800e018 <lwrb_get_full+0x1e>
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d003      	beq.n	800e018 <lwrb_get_full+0x1e>
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d101      	bne.n	800e01c <lwrb_get_full+0x22>
        return 0;
 800e018:	2300      	movs	r3, #0
 800e01a:	e027      	b.n	800e06c <lwrb_get_full+0x72>
     * - buff->r pointer will not change by another process/interrupt because we are in read mode just now
     * - buff->w pointer may change by another process. If it gets changed after buff->w has been loaded to local variable,
     *    buffer will see "full size" less than it really is. This is not a problem, application can
     *    always try again to read more data from remaining full memory that was written just during copy operation
     */
    w = LWRB_LOAD(buff->w, memory_order_relaxed);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	330c      	adds	r3, #12
 800e020:	623b      	str	r3, [r7, #32]
 800e022:	6a3b      	ldr	r3, [r7, #32]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	613b      	str	r3, [r7, #16]
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	61fb      	str	r3, [r7, #28]
    r = LWRB_LOAD(buff->r, memory_order_relaxed);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	3308      	adds	r3, #8
 800e030:	61bb      	str	r3, [r7, #24]
 800e032:	69bb      	ldr	r3, [r7, #24]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	60fb      	str	r3, [r7, #12]
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	617b      	str	r3, [r7, #20]

    if (w == r) {
 800e03c:	69fa      	ldr	r2, [r7, #28]
 800e03e:	697b      	ldr	r3, [r7, #20]
 800e040:	429a      	cmp	r2, r3
 800e042:	d102      	bne.n	800e04a <lwrb_get_full+0x50>
        size = 0;
 800e044:	2300      	movs	r3, #0
 800e046:	627b      	str	r3, [r7, #36]	; 0x24
 800e048:	e00f      	b.n	800e06a <lwrb_get_full+0x70>
    } else if (w > r) {
 800e04a:	69fa      	ldr	r2, [r7, #28]
 800e04c:	697b      	ldr	r3, [r7, #20]
 800e04e:	429a      	cmp	r2, r3
 800e050:	d904      	bls.n	800e05c <lwrb_get_full+0x62>
        size = w - r;
 800e052:	69fa      	ldr	r2, [r7, #28]
 800e054:	697b      	ldr	r3, [r7, #20]
 800e056:	1ad3      	subs	r3, r2, r3
 800e058:	627b      	str	r3, [r7, #36]	; 0x24
 800e05a:	e006      	b.n	800e06a <lwrb_get_full+0x70>
    } else {
        size = buff->size - (r - w);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	685a      	ldr	r2, [r3, #4]
 800e060:	69f9      	ldr	r1, [r7, #28]
 800e062:	697b      	ldr	r3, [r7, #20]
 800e064:	1acb      	subs	r3, r1, r3
 800e066:	4413      	add	r3, r2
 800e068:	627b      	str	r3, [r7, #36]	; 0x24
    }
    return size;
 800e06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	372c      	adds	r7, #44	; 0x2c
 800e070:	46bd      	mov	sp, r7
 800e072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e076:	4770      	bx	lr

0800e078 <lwrb_reset>:
 * \brief           Resets buffer to default values. Buffer size is not modified
 * \note            This function is not thread safe.
 *                      When used, application must ensure there is no active read/write operation
 * \param[in]       buff: Buffer handle
 */
void lwrb_reset(lwrb_t* buff) {
 800e078:	b580      	push	{r7, lr}
 800e07a:	b086      	sub	sp, #24
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
    if (BUF_IS_VALID(buff)) {
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d025      	beq.n	800e0d2 <lwrb_reset+0x5a>
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d021      	beq.n	800e0d2 <lwrb_reset+0x5a>
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	685b      	ldr	r3, [r3, #4]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d01d      	beq.n	800e0d2 <lwrb_reset+0x5a>
        LWRB_STORE(buff->w, 0, memory_order_release);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	330c      	adds	r3, #12
 800e09a:	617b      	str	r3, [r7, #20]
 800e09c:	2300      	movs	r3, #0
 800e09e:	60fb      	str	r3, [r7, #12]
 800e0a0:	68fa      	ldr	r2, [r7, #12]
 800e0a2:	697b      	ldr	r3, [r7, #20]
 800e0a4:	f3bf 8f5b 	dmb	ish
 800e0a8:	601a      	str	r2, [r3, #0]
        LWRB_STORE(buff->r, 0, memory_order_release);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	3308      	adds	r3, #8
 800e0ae:	613b      	str	r3, [r7, #16]
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	60bb      	str	r3, [r7, #8]
 800e0b4:	68ba      	ldr	r2, [r7, #8]
 800e0b6:	693b      	ldr	r3, [r7, #16]
 800e0b8:	f3bf 8f5b 	dmb	ish
 800e0bc:	601a      	str	r2, [r3, #0]
        BUF_SEND_EVT(buff, LWRB_EVT_RESET, 0);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	691b      	ldr	r3, [r3, #16]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d005      	beq.n	800e0d2 <lwrb_reset+0x5a>
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	691b      	ldr	r3, [r3, #16]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	2102      	movs	r1, #2
 800e0ce:	6878      	ldr	r0, [r7, #4]
 800e0d0:	4798      	blx	r3
    }
}
 800e0d2:	bf00      	nop
 800e0d4:	3718      	adds	r7, #24
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}
	...

0800e0dc <D16_GENERIC>:
 800e0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0e0:	b089      	sub	sp, #36	; 0x24
 800e0e2:	68d4      	ldr	r4, [r2, #12]
 800e0e4:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800e0e6:	6993      	ldr	r3, [r2, #24]
 800e0e8:	9407      	str	r4, [sp, #28]
 800e0ea:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800e0ec:	9306      	str	r3, [sp, #24]
 800e0ee:	9402      	str	r4, [sp, #8]
 800e0f0:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800e0f4:	f8d2 b014 	ldr.w	fp, [r2, #20]
 800e0f8:	69d3      	ldr	r3, [r2, #28]
 800e0fa:	6896      	ldr	r6, [r2, #8]
 800e0fc:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800e0fe:	9103      	str	r1, [sp, #12]
 800e100:	2d00      	cmp	r5, #0
 800e102:	d066      	beq.n	800e1d2 <D16_GENERIC+0xf6>
 800e104:	f004 0510 	and.w	r5, r4, #16
 800e108:	f004 0420 	and.w	r4, r4, #32
 800e10c:	9504      	str	r5, [sp, #16]
 800e10e:	4938      	ldr	r1, [pc, #224]	; (800e1f0 <D16_GENERIC+0x114>)
 800e110:	9405      	str	r4, [sp, #20]
 800e112:	f04f 0e00 	mov.w	lr, #0
 800e116:	4635      	mov	r5, r6
 800e118:	e04f      	b.n	800e1ba <D16_GENERIC+0xde>
 800e11a:	5d87      	ldrb	r7, [r0, r6]
 800e11c:	7804      	ldrb	r4, [r0, #0]
 800e11e:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800e122:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800e126:	b2e6      	uxtb	r6, r4
 800e128:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800e12c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800e130:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800e134:	4433      	add	r3, r6
 800e136:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800e13a:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800e13e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e142:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800e146:	0aa3      	lsrs	r3, r4, #10
 800e148:	4c2a      	ldr	r4, [pc, #168]	; (800e1f4 <D16_GENERIC+0x118>)
 800e14a:	fb26 5404 	smlad	r4, r6, r4, r5
 800e14e:	4d2a      	ldr	r5, [pc, #168]	; (800e1f8 <D16_GENERIC+0x11c>)
 800e150:	fb26 f505 	smuad	r5, r6, r5
 800e154:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800e158:	eb04 080a 	add.w	r8, r4, sl
 800e15c:	eba8 080b 	sub.w	r8, r8, fp
 800e160:	4646      	mov	r6, r8
 800e162:	17f7      	asrs	r7, r6, #31
 800e164:	e9cd 6700 	strd	r6, r7, [sp]
 800e168:	9e04      	ldr	r6, [sp, #16]
 800e16a:	f10e 0c01 	add.w	ip, lr, #1
 800e16e:	b16e      	cbz	r6, 800e18c <D16_GENERIC+0xb0>
 800e170:	6a16      	ldr	r6, [r2, #32]
 800e172:	9f01      	ldr	r7, [sp, #4]
 800e174:	fba8 8906 	umull	r8, r9, r8, r6
 800e178:	fb06 9907 	mla	r9, r6, r7, r9
 800e17c:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800e180:	f149 0900 	adc.w	r9, r9, #0
 800e184:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800e188:	46a3      	mov	fp, r4
 800e18a:	4654      	mov	r4, sl
 800e18c:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800e18e:	9f02      	ldr	r7, [sp, #8]
 800e190:	0424      	lsls	r4, r4, #16
 800e192:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e196:	f04f 0900 	mov.w	r9, #0
 800e19a:	fb0e fe06 	mul.w	lr, lr, r6
 800e19e:	fbc7 8904 	smlal	r8, r9, r7, r4
 800e1a2:	9e03      	ldr	r6, [sp, #12]
 800e1a4:	464f      	mov	r7, r9
 800e1a6:	10bc      	asrs	r4, r7, #2
 800e1a8:	f304 040f 	ssat	r4, #16, r4
 800e1ac:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 800e1b0:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800e1b2:	fa1f fe8c 	uxth.w	lr, ip
 800e1b6:	4574      	cmp	r4, lr
 800e1b8:	d90a      	bls.n	800e1d0 <D16_GENERIC+0xf4>
 800e1ba:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800e1bc:	2c01      	cmp	r4, #1
 800e1be:	b2e6      	uxtb	r6, r4
 800e1c0:	d1ab      	bne.n	800e11a <D16_GENERIC+0x3e>
 800e1c2:	9e05      	ldr	r6, [sp, #20]
 800e1c4:	f850 4b02 	ldr.w	r4, [r0], #2
 800e1c8:	2e00      	cmp	r6, #0
 800e1ca:	d0ac      	beq.n	800e126 <D16_GENERIC+0x4a>
 800e1cc:	ba64      	rev16	r4, r4
 800e1ce:	e7aa      	b.n	800e126 <D16_GENERIC+0x4a>
 800e1d0:	462e      	mov	r6, r5
 800e1d2:	9907      	ldr	r1, [sp, #28]
 800e1d4:	61d3      	str	r3, [r2, #28]
 800e1d6:	9b06      	ldr	r3, [sp, #24]
 800e1d8:	6096      	str	r6, [r2, #8]
 800e1da:	2000      	movs	r0, #0
 800e1dc:	60d1      	str	r1, [r2, #12]
 800e1de:	f8c2 a010 	str.w	sl, [r2, #16]
 800e1e2:	f8c2 b014 	str.w	fp, [r2, #20]
 800e1e6:	6193      	str	r3, [r2, #24]
 800e1e8:	b009      	add	sp, #36	; 0x24
 800e1ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1ee:	bf00      	nop
 800e1f0:	20000000 	.word	0x20000000
 800e1f4:	00030001 	.word	0x00030001
 800e1f8:	00010003 	.word	0x00010003

0800e1fc <D24_GENERIC>:
 800e1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e200:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800e202:	6993      	ldr	r3, [r2, #24]
 800e204:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800e206:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800e20a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800e20e:	6894      	ldr	r4, [r2, #8]
 800e210:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800e214:	b089      	sub	sp, #36	; 0x24
 800e216:	9307      	str	r3, [sp, #28]
 800e218:	9503      	str	r5, [sp, #12]
 800e21a:	69d3      	ldr	r3, [r2, #28]
 800e21c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800e21e:	9104      	str	r1, [sp, #16]
 800e220:	2e00      	cmp	r6, #0
 800e222:	f000 8096 	beq.w	800e352 <D24_GENERIC+0x156>
 800e226:	f005 0610 	and.w	r6, r5, #16
 800e22a:	f005 0520 	and.w	r5, r5, #32
 800e22e:	4954      	ldr	r1, [pc, #336]	; (800e380 <D24_GENERIC+0x184>)
 800e230:	9605      	str	r6, [sp, #20]
 800e232:	9506      	str	r5, [sp, #24]
 800e234:	f04f 0e00 	mov.w	lr, #0
 800e238:	f8cd 9008 	str.w	r9, [sp, #8]
 800e23c:	e06a      	b.n	800e314 <D24_GENERIC+0x118>
 800e23e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800e242:	f810 8007 	ldrb.w	r8, [r0, r7]
 800e246:	f890 c000 	ldrb.w	ip, [r0]
 800e24a:	042d      	lsls	r5, r5, #16
 800e24c:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800e250:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 800e254:	44ac      	add	ip, r5
 800e256:	4438      	add	r0, r7
 800e258:	fa5f f68c 	uxtb.w	r6, ip
 800e25c:	f3cc 2507 	ubfx	r5, ip, #8, #8
 800e260:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800e264:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800e268:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e26c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800e270:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800e274:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 800e278:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800e27c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e280:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800e284:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800e288:	4d3e      	ldr	r5, [pc, #248]	; (800e384 <D24_GENERIC+0x188>)
 800e28a:	fb26 b705 	smlad	r7, r6, r5, fp
 800e28e:	4d3e      	ldr	r5, [pc, #248]	; (800e388 <D24_GENERIC+0x18c>)
 800e290:	fb26 4b05 	smlad	fp, r6, r5, r4
 800e294:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800e298:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800e29c:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800e2a0:	2401      	movs	r4, #1
 800e2a2:	fb26 f604 	smuad	r6, r6, r4
 800e2a6:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800e2aa:	9f02      	ldr	r7, [sp, #8]
 800e2ac:	eb0e 0c04 	add.w	ip, lr, r4
 800e2b0:	eb08 0406 	add.w	r4, r8, r6
 800e2b4:	eb05 060a 	add.w	r6, r5, sl
 800e2b8:	1bf6      	subs	r6, r6, r7
 800e2ba:	4637      	mov	r7, r6
 800e2bc:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800e2c0:	e9cd 7800 	strd	r7, r8, [sp]
 800e2c4:	9f05      	ldr	r7, [sp, #20]
 800e2c6:	b177      	cbz	r7, 800e2e6 <D24_GENERIC+0xea>
 800e2c8:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800e2cc:	9502      	str	r5, [sp, #8]
 800e2ce:	fba6 9a08 	umull	r9, sl, r6, r8
 800e2d2:	9e01      	ldr	r6, [sp, #4]
 800e2d4:	fb08 aa06 	mla	sl, r8, r6, sl
 800e2d8:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800e2dc:	f14a 0700 	adc.w	r7, sl, #0
 800e2e0:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800e2e4:	4655      	mov	r5, sl
 800e2e6:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800e2e8:	9f03      	ldr	r7, [sp, #12]
 800e2ea:	03ad      	lsls	r5, r5, #14
 800e2ec:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e2f0:	f04f 0900 	mov.w	r9, #0
 800e2f4:	fb0e fe06 	mul.w	lr, lr, r6
 800e2f8:	fbc7 8905 	smlal	r8, r9, r7, r5
 800e2fc:	9e04      	ldr	r6, [sp, #16]
 800e2fe:	464f      	mov	r7, r9
 800e300:	10bd      	asrs	r5, r7, #2
 800e302:	f305 050f 	ssat	r5, #16, r5
 800e306:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800e30a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800e30c:	fa1f fe8c 	uxth.w	lr, ip
 800e310:	4575      	cmp	r5, lr
 800e312:	d91c      	bls.n	800e34e <D24_GENERIC+0x152>
 800e314:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800e316:	b2ef      	uxtb	r7, r5
 800e318:	2d01      	cmp	r5, #1
 800e31a:	b23e      	sxth	r6, r7
 800e31c:	d18f      	bne.n	800e23e <D24_GENERIC+0x42>
 800e31e:	9d06      	ldr	r5, [sp, #24]
 800e320:	b15d      	cbz	r5, 800e33a <D24_GENERIC+0x13e>
 800e322:	f01e 0f01 	tst.w	lr, #1
 800e326:	d122      	bne.n	800e36e <D24_GENERIC+0x172>
 800e328:	7805      	ldrb	r5, [r0, #0]
 800e32a:	78c7      	ldrb	r7, [r0, #3]
 800e32c:	7846      	ldrb	r6, [r0, #1]
 800e32e:	022d      	lsls	r5, r5, #8
 800e330:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800e334:	44b4      	add	ip, r6
 800e336:	3002      	adds	r0, #2
 800e338:	e78e      	b.n	800e258 <D24_GENERIC+0x5c>
 800e33a:	7846      	ldrb	r6, [r0, #1]
 800e33c:	f890 c002 	ldrb.w	ip, [r0, #2]
 800e340:	f810 5b03 	ldrb.w	r5, [r0], #3
 800e344:	0236      	lsls	r6, r6, #8
 800e346:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800e34a:	44ac      	add	ip, r5
 800e34c:	e784      	b.n	800e258 <D24_GENERIC+0x5c>
 800e34e:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800e352:	61d3      	str	r3, [r2, #28]
 800e354:	9b07      	ldr	r3, [sp, #28]
 800e356:	6094      	str	r4, [r2, #8]
 800e358:	2000      	movs	r0, #0
 800e35a:	f8c2 b00c 	str.w	fp, [r2, #12]
 800e35e:	f8c2 a010 	str.w	sl, [r2, #16]
 800e362:	f8c2 9014 	str.w	r9, [r2, #20]
 800e366:	6193      	str	r3, [r2, #24]
 800e368:	b009      	add	sp, #36	; 0x24
 800e36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e36e:	78c5      	ldrb	r5, [r0, #3]
 800e370:	7887      	ldrb	r7, [r0, #2]
 800e372:	f810 6b04 	ldrb.w	r6, [r0], #4
 800e376:	022d      	lsls	r5, r5, #8
 800e378:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800e37c:	44b4      	add	ip, r6
 800e37e:	e76b      	b.n	800e258 <D24_GENERIC+0x5c>
 800e380:	20000000 	.word	0x20000000
 800e384:	00030001 	.word	0x00030001
 800e388:	00060007 	.word	0x00060007

0800e38c <D32_GENERIC>:
 800e38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e390:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800e392:	6993      	ldr	r3, [r2, #24]
 800e394:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800e396:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800e39a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800e39e:	69d6      	ldr	r6, [r2, #28]
 800e3a0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800e3a4:	b089      	sub	sp, #36	; 0x24
 800e3a6:	9307      	str	r3, [sp, #28]
 800e3a8:	9403      	str	r4, [sp, #12]
 800e3aa:	6893      	ldr	r3, [r2, #8]
 800e3ac:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800e3ae:	9104      	str	r1, [sp, #16]
 800e3b0:	2d00      	cmp	r5, #0
 800e3b2:	f000 809f 	beq.w	800e4f4 <D32_GENERIC+0x168>
 800e3b6:	f004 0510 	and.w	r5, r4, #16
 800e3ba:	f004 0420 	and.w	r4, r4, #32
 800e3be:	9505      	str	r5, [sp, #20]
 800e3c0:	4953      	ldr	r1, [pc, #332]	; (800e510 <D32_GENERIC+0x184>)
 800e3c2:	9406      	str	r4, [sp, #24]
 800e3c4:	f04f 0c00 	mov.w	ip, #0
 800e3c8:	f8cd 9008 	str.w	r9, [sp, #8]
 800e3cc:	461d      	mov	r5, r3
 800e3ce:	4617      	mov	r7, r2
 800e3d0:	e077      	b.n	800e4c2 <D32_GENERIC+0x136>
 800e3d2:	f818 3003 	ldrb.w	r3, [r8, r3]
 800e3d6:	f810 800e 	ldrb.w	r8, [r0, lr]
 800e3da:	f810 e002 	ldrb.w	lr, [r0, r2]
 800e3de:	7800      	ldrb	r0, [r0, #0]
 800e3e0:	041b      	lsls	r3, r3, #16
 800e3e2:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800e3e6:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800e3ea:	4403      	add	r3, r0
 800e3ec:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800e3f0:	b2dc      	uxtb	r4, r3
 800e3f2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800e3f6:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800e3fa:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800e3fe:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800e402:	0e1b      	lsrs	r3, r3, #24
 800e404:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800e408:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800e40c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e410:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800e414:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 800e418:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800e41c:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800e420:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e424:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e428:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e42c:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 800e430:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e434:	4b37      	ldr	r3, [pc, #220]	; (800e514 <D32_GENERIC+0x188>)
 800e436:	fb22 b403 	smlad	r4, r2, r3, fp
 800e43a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800e43e:	fb2e 4803 	smlad	r8, lr, r3, r4
 800e442:	4b35      	ldr	r3, [pc, #212]	; (800e518 <D32_GENERIC+0x18c>)
 800e444:	fb22 5503 	smlad	r5, r2, r3, r5
 800e448:	4b34      	ldr	r3, [pc, #208]	; (800e51c <D32_GENERIC+0x190>)
 800e44a:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800e44e:	2301      	movs	r3, #1
 800e450:	fb22 f203 	smuad	r2, r2, r3
 800e454:	4b32      	ldr	r3, [pc, #200]	; (800e520 <D32_GENERIC+0x194>)
 800e456:	fb2e 2503 	smlad	r5, lr, r3, r2
 800e45a:	9b02      	ldr	r3, [sp, #8]
 800e45c:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 800e460:	eb04 080a 	add.w	r8, r4, sl
 800e464:	eba8 0803 	sub.w	r8, r8, r3
 800e468:	4642      	mov	r2, r8
 800e46a:	17d3      	asrs	r3, r2, #31
 800e46c:	e9cd 2300 	strd	r2, r3, [sp]
 800e470:	9b05      	ldr	r3, [sp, #20]
 800e472:	f10c 0e01 	add.w	lr, ip, #1
 800e476:	b16b      	cbz	r3, 800e494 <D32_GENERIC+0x108>
 800e478:	6a3a      	ldr	r2, [r7, #32]
 800e47a:	9b01      	ldr	r3, [sp, #4]
 800e47c:	9402      	str	r4, [sp, #8]
 800e47e:	fba8 8902 	umull	r8, r9, r8, r2
 800e482:	fb02 9903 	mla	r9, r2, r3, r9
 800e486:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800e48a:	f149 0900 	adc.w	r9, r9, #0
 800e48e:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800e492:	4654      	mov	r4, sl
 800e494:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e496:	9a04      	ldr	r2, [sp, #16]
 800e498:	fb0c fc03 	mul.w	ip, ip, r3
 800e49c:	9b03      	ldr	r3, [sp, #12]
 800e49e:	0364      	lsls	r4, r4, #13
 800e4a0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e4a4:	f04f 0900 	mov.w	r9, #0
 800e4a8:	fbc3 8904 	smlal	r8, r9, r3, r4
 800e4ac:	464b      	mov	r3, r9
 800e4ae:	109b      	asrs	r3, r3, #2
 800e4b0:	f303 030f 	ssat	r3, #16, r3
 800e4b4:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800e4b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e4ba:	fa1f fc8e 	uxth.w	ip, lr
 800e4be:	4563      	cmp	r3, ip
 800e4c0:	d914      	bls.n	800e4ec <D32_GENERIC+0x160>
 800e4c2:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800e4c4:	b2e2      	uxtb	r2, r4
 800e4c6:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800e4ca:	eb00 080e 	add.w	r8, r0, lr
 800e4ce:	4253      	negs	r3, r2
 800e4d0:	2c01      	cmp	r4, #1
 800e4d2:	eb08 0403 	add.w	r4, r8, r3
 800e4d6:	f47f af7c 	bne.w	800e3d2 <D32_GENERIC+0x46>
 800e4da:	1d02      	adds	r2, r0, #4
 800e4dc:	6803      	ldr	r3, [r0, #0]
 800e4de:	9806      	ldr	r0, [sp, #24]
 800e4e0:	b110      	cbz	r0, 800e4e8 <D32_GENERIC+0x15c>
 800e4e2:	ba5b      	rev16	r3, r3
 800e4e4:	4610      	mov	r0, r2
 800e4e6:	e783      	b.n	800e3f0 <D32_GENERIC+0x64>
 800e4e8:	4610      	mov	r0, r2
 800e4ea:	e781      	b.n	800e3f0 <D32_GENERIC+0x64>
 800e4ec:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800e4f0:	462b      	mov	r3, r5
 800e4f2:	463a      	mov	r2, r7
 800e4f4:	6093      	str	r3, [r2, #8]
 800e4f6:	9b07      	ldr	r3, [sp, #28]
 800e4f8:	f8c2 b00c 	str.w	fp, [r2, #12]
 800e4fc:	2000      	movs	r0, #0
 800e4fe:	61d6      	str	r6, [r2, #28]
 800e500:	f8c2 a010 	str.w	sl, [r2, #16]
 800e504:	f8c2 9014 	str.w	r9, [r2, #20]
 800e508:	6193      	str	r3, [r2, #24]
 800e50a:	b009      	add	sp, #36	; 0x24
 800e50c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e510:	20000000 	.word	0x20000000
 800e514:	00060003 	.word	0x00060003
 800e518:	000a000c 	.word	0x000a000c
 800e51c:	000c000a 	.word	0x000c000a
 800e520:	00030006 	.word	0x00030006

0800e524 <D48_GENERIC>:
 800e524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e528:	b089      	sub	sp, #36	; 0x24
 800e52a:	6953      	ldr	r3, [r2, #20]
 800e52c:	68d4      	ldr	r4, [r2, #12]
 800e52e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800e530:	9302      	str	r3, [sp, #8]
 800e532:	9400      	str	r4, [sp, #0]
 800e534:	6993      	ldr	r3, [r2, #24]
 800e536:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800e538:	9307      	str	r3, [sp, #28]
 800e53a:	9403      	str	r4, [sp, #12]
 800e53c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800e540:	69d6      	ldr	r6, [r2, #28]
 800e542:	6893      	ldr	r3, [r2, #8]
 800e544:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800e546:	9104      	str	r1, [sp, #16]
 800e548:	2d00      	cmp	r5, #0
 800e54a:	f000 80c5 	beq.w	800e6d8 <D48_GENERIC+0x1b4>
 800e54e:	f004 0510 	and.w	r5, r4, #16
 800e552:	f004 0420 	and.w	r4, r4, #32
 800e556:	4967      	ldr	r1, [pc, #412]	; (800e6f4 <D48_GENERIC+0x1d0>)
 800e558:	9505      	str	r5, [sp, #20]
 800e55a:	9406      	str	r4, [sp, #24]
 800e55c:	f04f 0c00 	mov.w	ip, #0
 800e560:	4657      	mov	r7, sl
 800e562:	9301      	str	r3, [sp, #4]
 800e564:	e09c      	b.n	800e6a0 <D48_GENERIC+0x17c>
 800e566:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800e56a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800e56e:	f81a 9009 	ldrb.w	r9, [sl, r9]
 800e572:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800e576:	7800      	ldrb	r0, [r0, #0]
 800e578:	0424      	lsls	r4, r4, #16
 800e57a:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800e57e:	f818 4005 	ldrb.w	r4, [r8, r5]
 800e582:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800e586:	44a8      	add	r8, r5
 800e588:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800e58c:	eb0b 0500 	add.w	r5, fp, r0
 800e590:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 800e594:	fa5f f885 	uxtb.w	r8, r5
 800e598:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 800e59c:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 800e5a0:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800e5a4:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800e5a8:	0e2d      	lsrs	r5, r5, #24
 800e5aa:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800e5ae:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800e5b2:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800e5b6:	b2e6      	uxtb	r6, r4
 800e5b8:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 800e5bc:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800e5c0:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800e5c4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800e5c8:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 800e5cc:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 800e5d0:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800e5d4:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800e5d8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e5dc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e5e0:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800e5e4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800e5e8:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e5ec:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e5f0:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 800e5f4:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800e5f8:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800e5fc:	4c3e      	ldr	r4, [pc, #248]	; (800e6f8 <D48_GENERIC+0x1d4>)
 800e5fe:	9d00      	ldr	r5, [sp, #0]
 800e600:	fb2a 5404 	smlad	r4, sl, r4, r5
 800e604:	4d3d      	ldr	r5, [pc, #244]	; (800e6fc <D48_GENERIC+0x1d8>)
 800e606:	fb28 4405 	smlad	r4, r8, r5, r4
 800e60a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800e60e:	fb2e 4b03 	smlad	fp, lr, r3, r4
 800e612:	4c3b      	ldr	r4, [pc, #236]	; (800e700 <D48_GENERIC+0x1dc>)
 800e614:	9b01      	ldr	r3, [sp, #4]
 800e616:	fb2a 3304 	smlad	r3, sl, r4, r3
 800e61a:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800e61e:	fb28 3304 	smlad	r3, r8, r4, r3
 800e622:	4c38      	ldr	r4, [pc, #224]	; (800e704 <D48_GENERIC+0x1e0>)
 800e624:	fb2e 3304 	smlad	r3, lr, r4, r3
 800e628:	2501      	movs	r5, #1
 800e62a:	9300      	str	r3, [sp, #0]
 800e62c:	fb2a fa05 	smuad	sl, sl, r5
 800e630:	4b35      	ldr	r3, [pc, #212]	; (800e708 <D48_GENERIC+0x1e4>)
 800e632:	fb28 a803 	smlad	r8, r8, r3, sl
 800e636:	4b35      	ldr	r3, [pc, #212]	; (800e70c <D48_GENERIC+0x1e8>)
 800e638:	fb2e 8303 	smlad	r3, lr, r3, r8
 800e63c:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 800e640:	9301      	str	r3, [sp, #4]
 800e642:	9b02      	ldr	r3, [sp, #8]
 800e644:	eb04 0807 	add.w	r8, r4, r7
 800e648:	eba8 0803 	sub.w	r8, r8, r3
 800e64c:	9b05      	ldr	r3, [sp, #20]
 800e64e:	4465      	add	r5, ip
 800e650:	ea4f 7be8 	mov.w	fp, r8, asr #31
 800e654:	b163      	cbz	r3, 800e670 <D48_GENERIC+0x14c>
 800e656:	6a17      	ldr	r7, [r2, #32]
 800e658:	9402      	str	r4, [sp, #8]
 800e65a:	fba8 8907 	umull	r8, r9, r8, r7
 800e65e:	fb07 990b 	mla	r9, r7, fp, r9
 800e662:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800e666:	f149 0900 	adc.w	r9, r9, #0
 800e66a:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800e66e:	463c      	mov	r4, r7
 800e670:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 800e674:	9b03      	ldr	r3, [sp, #12]
 800e676:	02e4      	lsls	r4, r4, #11
 800e678:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e67c:	f04f 0900 	mov.w	r9, #0
 800e680:	fb0c fc0e 	mul.w	ip, ip, lr
 800e684:	fbc3 8904 	smlal	r8, r9, r3, r4
 800e688:	9b04      	ldr	r3, [sp, #16]
 800e68a:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800e68e:	f304 040f 	ssat	r4, #16, r4
 800e692:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800e696:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800e698:	fa1f fc85 	uxth.w	ip, r5
 800e69c:	4564      	cmp	r4, ip
 800e69e:	d919      	bls.n	800e6d4 <D48_GENERIC+0x1b0>
 800e6a0:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800e6a2:	fa5f fe84 	uxtb.w	lr, r4
 800e6a6:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800e6aa:	f1ce 0500 	rsb	r5, lr, #0
 800e6ae:	eb00 0b09 	add.w	fp, r0, r9
 800e6b2:	eb0b 0a05 	add.w	sl, fp, r5
 800e6b6:	2c01      	cmp	r4, #1
 800e6b8:	eb0a 0809 	add.w	r8, sl, r9
 800e6bc:	f47f af53 	bne.w	800e566 <D48_GENERIC+0x42>
 800e6c0:	9b06      	ldr	r3, [sp, #24]
 800e6c2:	6805      	ldr	r5, [r0, #0]
 800e6c4:	6844      	ldr	r4, [r0, #4]
 800e6c6:	3006      	adds	r0, #6
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	f43f af63 	beq.w	800e594 <D48_GENERIC+0x70>
 800e6ce:	ba6d      	rev16	r5, r5
 800e6d0:	ba64      	rev16	r4, r4
 800e6d2:	e75f      	b.n	800e594 <D48_GENERIC+0x70>
 800e6d4:	9b01      	ldr	r3, [sp, #4]
 800e6d6:	46ba      	mov	sl, r7
 800e6d8:	6093      	str	r3, [r2, #8]
 800e6da:	9b00      	ldr	r3, [sp, #0]
 800e6dc:	60d3      	str	r3, [r2, #12]
 800e6de:	9b02      	ldr	r3, [sp, #8]
 800e6e0:	6153      	str	r3, [r2, #20]
 800e6e2:	9b07      	ldr	r3, [sp, #28]
 800e6e4:	61d6      	str	r6, [r2, #28]
 800e6e6:	2000      	movs	r0, #0
 800e6e8:	f8c2 a010 	str.w	sl, [r2, #16]
 800e6ec:	6193      	str	r3, [r2, #24]
 800e6ee:	b009      	add	sp, #36	; 0x24
 800e6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6f4:	20000000 	.word	0x20000000
 800e6f8:	000f000a 	.word	0x000f000a
 800e6fc:	00060003 	.word	0x00060003
 800e700:	00150019 	.word	0x00150019
 800e704:	00190015 	.word	0x00190015
 800e708:	00030006 	.word	0x00030006
 800e70c:	000a000f 	.word	0x000a000f

0800e710 <D64_GENERIC>:
 800e710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e714:	b089      	sub	sp, #36	; 0x24
 800e716:	6913      	ldr	r3, [r2, #16]
 800e718:	6895      	ldr	r5, [r2, #8]
 800e71a:	9303      	str	r3, [sp, #12]
 800e71c:	9501      	str	r5, [sp, #4]
 800e71e:	6953      	ldr	r3, [r2, #20]
 800e720:	68d5      	ldr	r5, [r2, #12]
 800e722:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800e724:	9304      	str	r3, [sp, #16]
 800e726:	9500      	str	r5, [sp, #0]
 800e728:	6993      	ldr	r3, [r2, #24]
 800e72a:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800e72c:	9307      	str	r3, [sp, #28]
 800e72e:	9505      	str	r5, [sp, #20]
 800e730:	69d3      	ldr	r3, [r2, #28]
 800e732:	9106      	str	r1, [sp, #24]
 800e734:	2c00      	cmp	r4, #0
 800e736:	f000 80d9 	beq.w	800e8ec <D64_GENERIC+0x1dc>
 800e73a:	6a11      	ldr	r1, [r2, #32]
 800e73c:	9102      	str	r1, [sp, #8]
 800e73e:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800e92c <D64_GENERIC+0x21c>
 800e742:	f04f 0c00 	mov.w	ip, #0
 800e746:	4681      	mov	r9, r0
 800e748:	e0c1      	b.n	800e8ce <D64_GENERIC+0x1be>
 800e74a:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800e74e:	4274      	negs	r4, r6
 800e750:	eb09 0708 	add.w	r7, r9, r8
 800e754:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800e758:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 800e75c:	5d38      	ldrb	r0, [r7, r4]
 800e75e:	5d29      	ldrb	r1, [r5, r4]
 800e760:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 800e764:	f819 a008 	ldrb.w	sl, [r9, r8]
 800e768:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800e76c:	f899 7000 	ldrb.w	r7, [r9]
 800e770:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 800e774:	4425      	add	r5, r4
 800e776:	0409      	lsls	r1, r1, #16
 800e778:	0400      	lsls	r0, r0, #16
 800e77a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800e77e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800e782:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800e786:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800e78a:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800e78e:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800e792:	4459      	add	r1, fp
 800e794:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800e798:	4438      	add	r0, r7
 800e79a:	b2c5      	uxtb	r5, r0
 800e79c:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800e7a0:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 800e7a4:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800e7a8:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800e7ac:	0e00      	lsrs	r0, r0, #24
 800e7ae:	eb03 0806 	add.w	r8, r3, r6
 800e7b2:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800e7b6:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800e7ba:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800e7be:	b2c8      	uxtb	r0, r1
 800e7c0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800e7c4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800e7c8:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 800e7cc:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 800e7d0:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800e7d4:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800e7d8:	0e09      	lsrs	r1, r1, #24
 800e7da:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800e7de:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800e7e2:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800e7e6:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800e7ea:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800e7ee:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800e7f2:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800e7f6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e7fa:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e7fe:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e802:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800e806:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e80a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e80e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800e812:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800e816:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800e81a:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800e81e:	0a8b      	lsrs	r3, r1, #10
 800e820:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800e824:	4939      	ldr	r1, [pc, #228]	; (800e90c <D64_GENERIC+0x1fc>)
 800e826:	9c00      	ldr	r4, [sp, #0]
 800e828:	fb28 4101 	smlad	r1, r8, r1, r4
 800e82c:	4c38      	ldr	r4, [pc, #224]	; (800e910 <D64_GENERIC+0x200>)
 800e82e:	fb27 1104 	smlad	r1, r7, r4, r1
 800e832:	4c38      	ldr	r4, [pc, #224]	; (800e914 <D64_GENERIC+0x204>)
 800e834:	fb20 1104 	smlad	r1, r0, r4, r1
 800e838:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800e83c:	fb2a 1106 	smlad	r1, sl, r6, r1
 800e840:	4c35      	ldr	r4, [pc, #212]	; (800e918 <D64_GENERIC+0x208>)
 800e842:	9d01      	ldr	r5, [sp, #4]
 800e844:	fb28 5404 	smlad	r4, r8, r4, r5
 800e848:	4d33      	ldr	r5, [pc, #204]	; (800e918 <D64_GENERIC+0x208>)
 800e84a:	fb2a 4415 	smladx	r4, sl, r5, r4
 800e84e:	4d33      	ldr	r5, [pc, #204]	; (800e91c <D64_GENERIC+0x20c>)
 800e850:	fb27 4405 	smlad	r4, r7, r5, r4
 800e854:	fb20 4415 	smladx	r4, r0, r5, r4
 800e858:	2501      	movs	r5, #1
 800e85a:	9400      	str	r4, [sp, #0]
 800e85c:	fb28 f805 	smuad	r8, r8, r5
 800e860:	4c2f      	ldr	r4, [pc, #188]	; (800e920 <D64_GENERIC+0x210>)
 800e862:	fb27 8704 	smlad	r7, r7, r4, r8
 800e866:	4c2f      	ldr	r4, [pc, #188]	; (800e924 <D64_GENERIC+0x214>)
 800e868:	fb20 7004 	smlad	r0, r0, r4, r7
 800e86c:	4c2e      	ldr	r4, [pc, #184]	; (800e928 <D64_GENERIC+0x218>)
 800e86e:	fb2a 0004 	smlad	r0, sl, r4, r0
 800e872:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800e876:	9902      	ldr	r1, [sp, #8]
 800e878:	9001      	str	r0, [sp, #4]
 800e87a:	b189      	cbz	r1, 800e8a0 <D64_GENERIC+0x190>
 800e87c:	9803      	ldr	r0, [sp, #12]
 800e87e:	9c04      	ldr	r4, [sp, #16]
 800e880:	9604      	str	r6, [sp, #16]
 800e882:	4430      	add	r0, r6
 800e884:	1b00      	subs	r0, r0, r4
 800e886:	17c5      	asrs	r5, r0, #31
 800e888:	460f      	mov	r7, r1
 800e88a:	fba0 0101 	umull	r0, r1, r0, r1
 800e88e:	fb07 1105 	mla	r1, r7, r5, r1
 800e892:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800e896:	f141 0100 	adc.w	r1, r1, #0
 800e89a:	0049      	lsls	r1, r1, #1
 800e89c:	9103      	str	r1, [sp, #12]
 800e89e:	460e      	mov	r6, r1
 800e8a0:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800e8a2:	9905      	ldr	r1, [sp, #20]
 800e8a4:	9806      	ldr	r0, [sp, #24]
 800e8a6:	02b6      	lsls	r6, r6, #10
 800e8a8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800e8ac:	f04f 0800 	mov.w	r8, #0
 800e8b0:	fb0c f404 	mul.w	r4, ip, r4
 800e8b4:	fbc1 7806 	smlal	r7, r8, r1, r6
 800e8b8:	4641      	mov	r1, r8
 800e8ba:	1089      	asrs	r1, r1, #2
 800e8bc:	f301 010f 	ssat	r1, #16, r1
 800e8c0:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800e8c4:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800e8c6:	f10c 0c01 	add.w	ip, ip, #1
 800e8ca:	4561      	cmp	r1, ip
 800e8cc:	dd0e      	ble.n	800e8ec <D64_GENERIC+0x1dc>
 800e8ce:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 800e8d0:	2e01      	cmp	r6, #1
 800e8d2:	f47f af3a 	bne.w	800e74a <D64_GENERIC+0x3a>
 800e8d6:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800e8d8:	06b4      	lsls	r4, r6, #26
 800e8da:	e899 0003 	ldmia.w	r9, {r0, r1}
 800e8de:	f109 0908 	add.w	r9, r9, #8
 800e8e2:	f57f af5a 	bpl.w	800e79a <D64_GENERIC+0x8a>
 800e8e6:	ba40      	rev16	r0, r0
 800e8e8:	ba49      	rev16	r1, r1
 800e8ea:	e756      	b.n	800e79a <D64_GENERIC+0x8a>
 800e8ec:	61d3      	str	r3, [r2, #28]
 800e8ee:	9b03      	ldr	r3, [sp, #12]
 800e8f0:	9901      	ldr	r1, [sp, #4]
 800e8f2:	6113      	str	r3, [r2, #16]
 800e8f4:	9b04      	ldr	r3, [sp, #16]
 800e8f6:	6091      	str	r1, [r2, #8]
 800e8f8:	6153      	str	r3, [r2, #20]
 800e8fa:	9900      	ldr	r1, [sp, #0]
 800e8fc:	9b07      	ldr	r3, [sp, #28]
 800e8fe:	60d1      	str	r1, [r2, #12]
 800e900:	2000      	movs	r0, #0
 800e902:	6193      	str	r3, [r2, #24]
 800e904:	b009      	add	sp, #36	; 0x24
 800e906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e90a:	bf00      	nop
 800e90c:	001c0015 	.word	0x001c0015
 800e910:	000f000a 	.word	0x000f000a
 800e914:	00060003 	.word	0x00060003
 800e918:	0024002a 	.word	0x0024002a
 800e91c:	002e0030 	.word	0x002e0030
 800e920:	00030006 	.word	0x00030006
 800e924:	000a000f 	.word	0x000a000f
 800e928:	0015001c 	.word	0x0015001c
 800e92c:	20000000 	.word	0x20000000

0800e930 <D80_GENERIC>:
 800e930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e934:	b08b      	sub	sp, #44	; 0x2c
 800e936:	6914      	ldr	r4, [r2, #16]
 800e938:	9404      	str	r4, [sp, #16]
 800e93a:	6954      	ldr	r4, [r2, #20]
 800e93c:	9405      	str	r4, [sp, #20]
 800e93e:	6994      	ldr	r4, [r2, #24]
 800e940:	9409      	str	r4, [sp, #36]	; 0x24
 800e942:	6894      	ldr	r4, [r2, #8]
 800e944:	9402      	str	r4, [sp, #8]
 800e946:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800e948:	68d4      	ldr	r4, [r2, #12]
 800e94a:	9401      	str	r4, [sp, #4]
 800e94c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800e94e:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800e952:	9406      	str	r4, [sp, #24]
 800e954:	9107      	str	r1, [sp, #28]
 800e956:	2b00      	cmp	r3, #0
 800e958:	f000 810f 	beq.w	800eb7a <D80_GENERIC+0x24a>
 800e95c:	6a13      	ldr	r3, [r2, #32]
 800e95e:	9308      	str	r3, [sp, #32]
 800e960:	2300      	movs	r3, #0
 800e962:	9200      	str	r2, [sp, #0]
 800e964:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800ebcc <D80_GENERIC+0x29c>
 800e968:	f8cd b00c 	str.w	fp, [sp, #12]
 800e96c:	461a      	mov	r2, r3
 800e96e:	e0ed      	b.n	800eb4c <D80_GENERIC+0x21c>
 800e970:	fa5f fc8c 	uxtb.w	ip, ip
 800e974:	fa0f f48c 	sxth.w	r4, ip
 800e978:	0066      	lsls	r6, r4, #1
 800e97a:	eb06 0804 	add.w	r8, r6, r4
 800e97e:	f1cc 0500 	rsb	r5, ip, #0
 800e982:	eb00 0108 	add.w	r1, r0, r8
 800e986:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800e98a:	194b      	adds	r3, r1, r5
 800e98c:	5d49      	ldrb	r1, [r1, r5]
 800e98e:	f810 a008 	ldrb.w	sl, [r0, r8]
 800e992:	f813 b004 	ldrb.w	fp, [r3, r4]
 800e996:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800e99a:	f890 8000 	ldrb.w	r8, [r0]
 800e99e:	eb03 0e04 	add.w	lr, r3, r4
 800e9a2:	eb0e 0705 	add.w	r7, lr, r5
 800e9a6:	0409      	lsls	r1, r1, #16
 800e9a8:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800e9ac:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800e9b0:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800e9b4:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800e9b8:	eb0a 0004 	add.w	r0, sl, r4
 800e9bc:	041b      	lsls	r3, r3, #16
 800e9be:	f81a a004 	ldrb.w	sl, [sl, r4]
 800e9c2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800e9c6:	5d44      	ldrb	r4, [r0, r5]
 800e9c8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800e9cc:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800e9d0:	4428      	add	r0, r5
 800e9d2:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800e9d6:	4441      	add	r1, r8
 800e9d8:	4430      	add	r0, r6
 800e9da:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800e9de:	441f      	add	r7, r3
 800e9e0:	b2cd      	uxtb	r5, r1
 800e9e2:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800e9e6:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800e9ea:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800e9ee:	9b03      	ldr	r3, [sp, #12]
 800e9f0:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800e9f4:	0e09      	lsrs	r1, r1, #24
 800e9f6:	4433      	add	r3, r6
 800e9f8:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800e9fc:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800ea00:	b2fd      	uxtb	r5, r7
 800ea02:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800ea06:	469b      	mov	fp, r3
 800ea08:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800ea0c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800ea10:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800ea14:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800ea18:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800ea1c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800ea20:	0e3b      	lsrs	r3, r7, #24
 800ea22:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800ea26:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800ea2a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ea2e:	fa5f fe84 	uxtb.w	lr, r4
 800ea32:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800ea36:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800ea3a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800ea3e:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800ea42:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800ea46:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800ea4a:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800ea4e:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800ea52:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ea56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ea5a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800ea5e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ea62:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ea66:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ea6a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800ea6e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800ea72:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800ea76:	0aa3      	lsrs	r3, r4, #10
 800ea78:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ea7c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800ea80:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800ea84:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800ea88:	9303      	str	r3, [sp, #12]
 800ea8a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800ea8e:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800ea92:	4b42      	ldr	r3, [pc, #264]	; (800eb9c <D80_GENERIC+0x26c>)
 800ea94:	9901      	ldr	r1, [sp, #4]
 800ea96:	fb2b 1303 	smlad	r3, fp, r3, r1
 800ea9a:	4941      	ldr	r1, [pc, #260]	; (800eba0 <D80_GENERIC+0x270>)
 800ea9c:	fb28 3301 	smlad	r3, r8, r1, r3
 800eaa0:	4940      	ldr	r1, [pc, #256]	; (800eba4 <D80_GENERIC+0x274>)
 800eaa2:	fb2c 3301 	smlad	r3, ip, r1, r3
 800eaa6:	4940      	ldr	r1, [pc, #256]	; (800eba8 <D80_GENERIC+0x278>)
 800eaa8:	fb27 3301 	smlad	r3, r7, r1, r3
 800eaac:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800eab0:	fb2e 3301 	smlad	r3, lr, r1, r3
 800eab4:	493d      	ldr	r1, [pc, #244]	; (800ebac <D80_GENERIC+0x27c>)
 800eab6:	9c02      	ldr	r4, [sp, #8]
 800eab8:	fb2b 4401 	smlad	r4, fp, r1, r4
 800eabc:	493c      	ldr	r1, [pc, #240]	; (800ebb0 <D80_GENERIC+0x280>)
 800eabe:	fb28 4401 	smlad	r4, r8, r1, r4
 800eac2:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800eac6:	fb2c 4101 	smlad	r1, ip, r1, r4
 800eaca:	4c3a      	ldr	r4, [pc, #232]	; (800ebb4 <D80_GENERIC+0x284>)
 800eacc:	fb27 1104 	smlad	r1, r7, r4, r1
 800ead0:	4c39      	ldr	r4, [pc, #228]	; (800ebb8 <D80_GENERIC+0x288>)
 800ead2:	fb2e 1104 	smlad	r1, lr, r4, r1
 800ead6:	9101      	str	r1, [sp, #4]
 800ead8:	2101      	movs	r1, #1
 800eada:	fb2b fb01 	smuad	fp, fp, r1
 800eade:	4937      	ldr	r1, [pc, #220]	; (800ebbc <D80_GENERIC+0x28c>)
 800eae0:	fb28 b801 	smlad	r8, r8, r1, fp
 800eae4:	4d36      	ldr	r5, [pc, #216]	; (800ebc0 <D80_GENERIC+0x290>)
 800eae6:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800eaea:	4d36      	ldr	r5, [pc, #216]	; (800ebc4 <D80_GENERIC+0x294>)
 800eaec:	fb27 c705 	smlad	r7, r7, r5, ip
 800eaf0:	4d35      	ldr	r5, [pc, #212]	; (800ebc8 <D80_GENERIC+0x298>)
 800eaf2:	fb2e 7105 	smlad	r1, lr, r5, r7
 800eaf6:	9102      	str	r1, [sp, #8]
 800eaf8:	9908      	ldr	r1, [sp, #32]
 800eafa:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800eafe:	b181      	cbz	r1, 800eb22 <D80_GENERIC+0x1f2>
 800eb00:	9c04      	ldr	r4, [sp, #16]
 800eb02:	9d05      	ldr	r5, [sp, #20]
 800eb04:	9305      	str	r3, [sp, #20]
 800eb06:	441c      	add	r4, r3
 800eb08:	1b64      	subs	r4, r4, r5
 800eb0a:	17e7      	asrs	r7, r4, #31
 800eb0c:	fba4 4501 	umull	r4, r5, r4, r1
 800eb10:	fb01 5507 	mla	r5, r1, r7, r5
 800eb14:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800eb18:	f145 0500 	adc.w	r5, r5, #0
 800eb1c:	0069      	lsls	r1, r5, #1
 800eb1e:	9104      	str	r1, [sp, #16]
 800eb20:	460b      	mov	r3, r1
 800eb22:	9e00      	ldr	r6, [sp, #0]
 800eb24:	9f06      	ldr	r7, [sp, #24]
 800eb26:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800eb28:	025b      	lsls	r3, r3, #9
 800eb2a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800eb2e:	2500      	movs	r5, #0
 800eb30:	fb02 f101 	mul.w	r1, r2, r1
 800eb34:	fbc7 4503 	smlal	r4, r5, r7, r3
 800eb38:	9c07      	ldr	r4, [sp, #28]
 800eb3a:	10ab      	asrs	r3, r5, #2
 800eb3c:	f303 030f 	ssat	r3, #16, r3
 800eb40:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800eb44:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800eb46:	3201      	adds	r2, #1
 800eb48:	4293      	cmp	r3, r2
 800eb4a:	dd13      	ble.n	800eb74 <D80_GENERIC+0x244>
 800eb4c:	9b00      	ldr	r3, [sp, #0]
 800eb4e:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800eb52:	f1bc 0f01 	cmp.w	ip, #1
 800eb56:	f47f af0b 	bne.w	800e970 <D80_GENERIC+0x40>
 800eb5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb5c:	6884      	ldr	r4, [r0, #8]
 800eb5e:	069b      	lsls	r3, r3, #26
 800eb60:	e890 0082 	ldmia.w	r0, {r1, r7}
 800eb64:	f100 000a 	add.w	r0, r0, #10
 800eb68:	f57f af3a 	bpl.w	800e9e0 <D80_GENERIC+0xb0>
 800eb6c:	ba49      	rev16	r1, r1
 800eb6e:	ba7f      	rev16	r7, r7
 800eb70:	ba64      	rev16	r4, r4
 800eb72:	e735      	b.n	800e9e0 <D80_GENERIC+0xb0>
 800eb74:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800eb78:	4632      	mov	r2, r6
 800eb7a:	9b02      	ldr	r3, [sp, #8]
 800eb7c:	6093      	str	r3, [r2, #8]
 800eb7e:	9b01      	ldr	r3, [sp, #4]
 800eb80:	60d3      	str	r3, [r2, #12]
 800eb82:	9b04      	ldr	r3, [sp, #16]
 800eb84:	6113      	str	r3, [r2, #16]
 800eb86:	9b05      	ldr	r3, [sp, #20]
 800eb88:	6153      	str	r3, [r2, #20]
 800eb8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb8c:	f8c2 b01c 	str.w	fp, [r2, #28]
 800eb90:	2000      	movs	r0, #0
 800eb92:	6193      	str	r3, [r2, #24]
 800eb94:	b00b      	add	sp, #44	; 0x2c
 800eb96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb9a:	bf00      	nop
 800eb9c:	002d0024 	.word	0x002d0024
 800eba0:	001c0015 	.word	0x001c0015
 800eba4:	000f000a 	.word	0x000f000a
 800eba8:	00060003 	.word	0x00060003
 800ebac:	0037003f 	.word	0x0037003f
 800ebb0:	00450049 	.word	0x00450049
 800ebb4:	00490045 	.word	0x00490045
 800ebb8:	003f0037 	.word	0x003f0037
 800ebbc:	00030006 	.word	0x00030006
 800ebc0:	000a000f 	.word	0x000a000f
 800ebc4:	0015001c 	.word	0x0015001c
 800ebc8:	0024002d 	.word	0x0024002d
 800ebcc:	20000000 	.word	0x20000000

0800ebd0 <D128_GENERIC>:
 800ebd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebd4:	b093      	sub	sp, #76	; 0x4c
 800ebd6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800ebd8:	9005      	str	r0, [sp, #20]
 800ebda:	4610      	mov	r0, r2
 800ebdc:	9201      	str	r2, [sp, #4]
 800ebde:	6912      	ldr	r2, [r2, #16]
 800ebe0:	920c      	str	r2, [sp, #48]	; 0x30
 800ebe2:	4602      	mov	r2, r0
 800ebe4:	6940      	ldr	r0, [r0, #20]
 800ebe6:	900d      	str	r0, [sp, #52]	; 0x34
 800ebe8:	4610      	mov	r0, r2
 800ebea:	4614      	mov	r4, r2
 800ebec:	6992      	ldr	r2, [r2, #24]
 800ebee:	9211      	str	r2, [sp, #68]	; 0x44
 800ebf0:	69c2      	ldr	r2, [r0, #28]
 800ebf2:	9202      	str	r2, [sp, #8]
 800ebf4:	68e2      	ldr	r2, [r4, #12]
 800ebf6:	6880      	ldr	r0, [r0, #8]
 800ebf8:	9203      	str	r2, [sp, #12]
 800ebfa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800ebfc:	9004      	str	r0, [sp, #16]
 800ebfe:	920e      	str	r2, [sp, #56]	; 0x38
 800ec00:	910f      	str	r1, [sp, #60]	; 0x3c
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	f000 819b 	beq.w	800ef3e <D128_GENERIC+0x36e>
 800ec08:	6a23      	ldr	r3, [r4, #32]
 800ec0a:	9310      	str	r3, [sp, #64]	; 0x40
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 800efb8 <D128_GENERIC+0x3e8>
 800ec12:	9306      	str	r3, [sp, #24]
 800ec14:	e17a      	b.n	800ef0c <D128_GENERIC+0x33c>
 800ec16:	b2d2      	uxtb	r2, r2
 800ec18:	9d05      	ldr	r5, [sp, #20]
 800ec1a:	b214      	sxth	r4, r2
 800ec1c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800ec20:	4250      	negs	r0, r2
 800ec22:	eb05 010a 	add.w	r1, r5, sl
 800ec26:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ec2a:	eb01 0800 	add.w	r8, r1, r0
 800ec2e:	eb0b 0c04 	add.w	ip, fp, r4
 800ec32:	eb08 070c 	add.w	r7, r8, ip
 800ec36:	183b      	adds	r3, r7, r0
 800ec38:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800ec3c:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 800ec40:	eb0e 0604 	add.w	r6, lr, r4
 800ec44:	9307      	str	r3, [sp, #28]
 800ec46:	1833      	adds	r3, r6, r0
 800ec48:	9305      	str	r3, [sp, #20]
 800ec4a:	462b      	mov	r3, r5
 800ec4c:	f815 a00a 	ldrb.w	sl, [r5, sl]
 800ec50:	f8cd a020 	str.w	sl, [sp, #32]
 800ec54:	f818 a00c 	ldrb.w	sl, [r8, ip]
 800ec58:	f813 c002 	ldrb.w	ip, [r3, r2]
 800ec5c:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800ec60:	5c3a      	ldrb	r2, [r7, r0]
 800ec62:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800ec66:	781f      	ldrb	r7, [r3, #0]
 800ec68:	9b07      	ldr	r3, [sp, #28]
 800ec6a:	9d05      	ldr	r5, [sp, #20]
 800ec6c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800ec70:	5c09      	ldrb	r1, [r1, r0]
 800ec72:	9709      	str	r7, [sp, #36]	; 0x24
 800ec74:	9307      	str	r3, [sp, #28]
 800ec76:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800ec7a:	5c33      	ldrb	r3, [r6, r0]
 800ec7c:	0412      	lsls	r2, r2, #16
 800ec7e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800ec82:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800ec86:	9d08      	ldr	r5, [sp, #32]
 800ec88:	eb06 0a04 	add.w	sl, r6, r4
 800ec8c:	0409      	lsls	r1, r1, #16
 800ec8e:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800ec92:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800ec96:	5d36      	ldrb	r6, [r6, r4]
 800ec98:	9c05      	ldr	r4, [sp, #20]
 800ec9a:	042d      	lsls	r5, r5, #16
 800ec9c:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800eca0:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800eca4:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800eca8:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800ecac:	eb0a 0c00 	add.w	ip, sl, r0
 800ecb0:	041b      	lsls	r3, r3, #16
 800ecb2:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800ecb6:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800ecba:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800ecbe:	9d07      	ldr	r5, [sp, #28]
 800ecc0:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800ecc4:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800ecc8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ecca:	4458      	add	r0, fp
 800eccc:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800ecd0:	9005      	str	r0, [sp, #20]
 800ecd2:	4439      	add	r1, r7
 800ecd4:	442a      	add	r2, r5
 800ecd6:	44b2      	add	sl, r6
 800ecd8:	1918      	adds	r0, r3, r4
 800ecda:	b2cb      	uxtb	r3, r1
 800ecdc:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800ece0:	9e02      	ldr	r6, [sp, #8]
 800ece2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ece6:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800ecea:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800ecee:	441e      	add	r6, r3
 800ecf0:	0e09      	lsrs	r1, r1, #24
 800ecf2:	4633      	mov	r3, r6
 800ecf4:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800ecf8:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800ecfc:	b2d4      	uxtb	r4, r2
 800ecfe:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800ed02:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800ed06:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800ed0a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800ed0e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ed12:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800ed16:	0e12      	lsrs	r2, r2, #24
 800ed18:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800ed1c:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800ed20:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800ed24:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800ed28:	9702      	str	r7, [sp, #8]
 800ed2a:	b2c2      	uxtb	r2, r0
 800ed2c:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800ed30:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800ed34:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800ed38:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800ed3c:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800ed40:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800ed44:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800ed48:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800ed4c:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800ed50:	0e00      	lsrs	r0, r0, #24
 800ed52:	fa5f f68a 	uxtb.w	r6, sl
 800ed56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed5a:	9309      	str	r3, [sp, #36]	; 0x24
 800ed5c:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800ed60:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800ed64:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800ed68:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800ed6c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ed70:	950a      	str	r5, [sp, #40]	; 0x28
 800ed72:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800ed76:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800ed7a:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800ed7e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ed82:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800ed86:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ed8a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ed8c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800ed90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed92:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800ed96:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800ed9a:	9307      	str	r3, [sp, #28]
 800ed9c:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800eda0:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800eda4:	9b02      	ldr	r3, [sp, #8]
 800eda6:	f8cd c008 	str.w	ip, [sp, #8]
 800edaa:	4694      	mov	ip, r2
 800edac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edae:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800edb2:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800edb6:	9a02      	ldr	r2, [sp, #8]
 800edb8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800edbc:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800edc0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800edc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800edc6:	f8cd a020 	str.w	sl, [sp, #32]
 800edca:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800edce:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800edd2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800edd6:	9b07      	ldr	r3, [sp, #28]
 800edd8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800eddc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800ede0:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 800ede4:	9a08      	ldr	r2, [sp, #32]
 800ede6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800edea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800edee:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800edf2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800edf6:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800edfa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800edfe:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800ee02:	0a96      	lsrs	r6, r2, #10
 800ee04:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ee08:	9602      	str	r6, [sp, #8]
 800ee0a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800ee0e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800ee12:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800ee16:	4e53      	ldr	r6, [pc, #332]	; (800ef64 <D128_GENERIC+0x394>)
 800ee18:	9f03      	ldr	r7, [sp, #12]
 800ee1a:	fb2c 7606 	smlad	r6, ip, r6, r7
 800ee1e:	4f52      	ldr	r7, [pc, #328]	; (800ef68 <D128_GENERIC+0x398>)
 800ee20:	fb2a 6607 	smlad	r6, sl, r7, r6
 800ee24:	4f51      	ldr	r7, [pc, #324]	; (800ef6c <D128_GENERIC+0x39c>)
 800ee26:	fb21 6607 	smlad	r6, r1, r7, r6
 800ee2a:	4f51      	ldr	r7, [pc, #324]	; (800ef70 <D128_GENERIC+0x3a0>)
 800ee2c:	fb24 6607 	smlad	r6, r4, r7, r6
 800ee30:	4f50      	ldr	r7, [pc, #320]	; (800ef74 <D128_GENERIC+0x3a4>)
 800ee32:	fb28 6607 	smlad	r6, r8, r7, r6
 800ee36:	4f50      	ldr	r7, [pc, #320]	; (800ef78 <D128_GENERIC+0x3a8>)
 800ee38:	fb20 6607 	smlad	r6, r0, r7, r6
 800ee3c:	4f4f      	ldr	r7, [pc, #316]	; (800ef7c <D128_GENERIC+0x3ac>)
 800ee3e:	fb23 6607 	smlad	r6, r3, r7, r6
 800ee42:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800ee46:	fb25 6607 	smlad	r6, r5, r7, r6
 800ee4a:	4f4d      	ldr	r7, [pc, #308]	; (800ef80 <D128_GENERIC+0x3b0>)
 800ee4c:	9a04      	ldr	r2, [sp, #16]
 800ee4e:	fb2c 2e07 	smlad	lr, ip, r7, r2
 800ee52:	4a4c      	ldr	r2, [pc, #304]	; (800ef84 <D128_GENERIC+0x3b4>)
 800ee54:	fb2a ee02 	smlad	lr, sl, r2, lr
 800ee58:	4f4b      	ldr	r7, [pc, #300]	; (800ef88 <D128_GENERIC+0x3b8>)
 800ee5a:	fb21 ee07 	smlad	lr, r1, r7, lr
 800ee5e:	4f4b      	ldr	r7, [pc, #300]	; (800ef8c <D128_GENERIC+0x3bc>)
 800ee60:	fb24 ee07 	smlad	lr, r4, r7, lr
 800ee64:	4f4a      	ldr	r7, [pc, #296]	; (800ef90 <D128_GENERIC+0x3c0>)
 800ee66:	fb28 ee07 	smlad	lr, r8, r7, lr
 800ee6a:	4f4a      	ldr	r7, [pc, #296]	; (800ef94 <D128_GENERIC+0x3c4>)
 800ee6c:	fb20 ee07 	smlad	lr, r0, r7, lr
 800ee70:	4f49      	ldr	r7, [pc, #292]	; (800ef98 <D128_GENERIC+0x3c8>)
 800ee72:	fb23 e707 	smlad	r7, r3, r7, lr
 800ee76:	f8df e144 	ldr.w	lr, [pc, #324]	; 800efbc <D128_GENERIC+0x3ec>
 800ee7a:	fb25 720e 	smlad	r2, r5, lr, r7
 800ee7e:	f04f 0b01 	mov.w	fp, #1
 800ee82:	9203      	str	r2, [sp, #12]
 800ee84:	fb2c fb0b 	smuad	fp, ip, fp
 800ee88:	4f44      	ldr	r7, [pc, #272]	; (800ef9c <D128_GENERIC+0x3cc>)
 800ee8a:	fb2a ba07 	smlad	sl, sl, r7, fp
 800ee8e:	4f44      	ldr	r7, [pc, #272]	; (800efa0 <D128_GENERIC+0x3d0>)
 800ee90:	fb21 aa07 	smlad	sl, r1, r7, sl
 800ee94:	4f43      	ldr	r7, [pc, #268]	; (800efa4 <D128_GENERIC+0x3d4>)
 800ee96:	fb24 aa07 	smlad	sl, r4, r7, sl
 800ee9a:	4f43      	ldr	r7, [pc, #268]	; (800efa8 <D128_GENERIC+0x3d8>)
 800ee9c:	fb28 a707 	smlad	r7, r8, r7, sl
 800eea0:	4a42      	ldr	r2, [pc, #264]	; (800efac <D128_GENERIC+0x3dc>)
 800eea2:	fb20 7702 	smlad	r7, r0, r2, r7
 800eea6:	4a42      	ldr	r2, [pc, #264]	; (800efb0 <D128_GENERIC+0x3e0>)
 800eea8:	fb23 7702 	smlad	r7, r3, r2, r7
 800eeac:	4b41      	ldr	r3, [pc, #260]	; (800efb4 <D128_GENERIC+0x3e4>)
 800eeae:	fb25 7303 	smlad	r3, r5, r3, r7
 800eeb2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800eeb4:	9304      	str	r3, [sp, #16]
 800eeb6:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800eeba:	b185      	cbz	r5, 800eede <D128_GENERIC+0x30e>
 800eebc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eebe:	990d      	ldr	r1, [sp, #52]	; 0x34
 800eec0:	960d      	str	r6, [sp, #52]	; 0x34
 800eec2:	4432      	add	r2, r6
 800eec4:	1a52      	subs	r2, r2, r1
 800eec6:	17d1      	asrs	r1, r2, #31
 800eec8:	fba2 2305 	umull	r2, r3, r2, r5
 800eecc:	fb05 3301 	mla	r3, r5, r1, r3
 800eed0:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800eed4:	f143 0300 	adc.w	r3, r3, #0
 800eed8:	005b      	lsls	r3, r3, #1
 800eeda:	930c      	str	r3, [sp, #48]	; 0x30
 800eedc:	461e      	mov	r6, r3
 800eede:	9801      	ldr	r0, [sp, #4]
 800eee0:	9c06      	ldr	r4, [sp, #24]
 800eee2:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 800eee4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800eee6:	01f6      	lsls	r6, r6, #7
 800eee8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800eeec:	2300      	movs	r3, #0
 800eeee:	fbc5 2306 	smlal	r2, r3, r5, r6
 800eef2:	fb04 f101 	mul.w	r1, r4, r1
 800eef6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800eef8:	109b      	asrs	r3, r3, #2
 800eefa:	f303 030f 	ssat	r3, #16, r3
 800eefe:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800ef02:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800ef04:	1c62      	adds	r2, r4, #1
 800ef06:	4293      	cmp	r3, r2
 800ef08:	9206      	str	r2, [sp, #24]
 800ef0a:	dd18      	ble.n	800ef3e <D128_GENERIC+0x36e>
 800ef0c:	9b01      	ldr	r3, [sp, #4]
 800ef0e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800ef10:	2a01      	cmp	r2, #1
 800ef12:	f47f ae80 	bne.w	800ec16 <D128_GENERIC+0x46>
 800ef16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef18:	9d05      	ldr	r5, [sp, #20]
 800ef1a:	069b      	lsls	r3, r3, #26
 800ef1c:	6829      	ldr	r1, [r5, #0]
 800ef1e:	686a      	ldr	r2, [r5, #4]
 800ef20:	68a8      	ldr	r0, [r5, #8]
 800ef22:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800ef26:	f105 0410 	add.w	r4, r5, #16
 800ef2a:	d506      	bpl.n	800ef3a <D128_GENERIC+0x36a>
 800ef2c:	ba49      	rev16	r1, r1
 800ef2e:	ba52      	rev16	r2, r2
 800ef30:	ba40      	rev16	r0, r0
 800ef32:	fa9a fa9a 	rev16.w	sl, sl
 800ef36:	9405      	str	r4, [sp, #20]
 800ef38:	e6cf      	b.n	800ecda <D128_GENERIC+0x10a>
 800ef3a:	9405      	str	r4, [sp, #20]
 800ef3c:	e6cd      	b.n	800ecda <D128_GENERIC+0x10a>
 800ef3e:	9a01      	ldr	r2, [sp, #4]
 800ef40:	9904      	ldr	r1, [sp, #16]
 800ef42:	6091      	str	r1, [r2, #8]
 800ef44:	9903      	ldr	r1, [sp, #12]
 800ef46:	60d1      	str	r1, [r2, #12]
 800ef48:	9b02      	ldr	r3, [sp, #8]
 800ef4a:	61d3      	str	r3, [r2, #28]
 800ef4c:	4611      	mov	r1, r2
 800ef4e:	4613      	mov	r3, r2
 800ef50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ef52:	610a      	str	r2, [r1, #16]
 800ef54:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ef56:	6159      	str	r1, [r3, #20]
 800ef58:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ef5a:	6199      	str	r1, [r3, #24]
 800ef5c:	2000      	movs	r0, #0
 800ef5e:	b013      	add	sp, #76	; 0x4c
 800ef60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef64:	00780069 	.word	0x00780069
 800ef68:	005b004e 	.word	0x005b004e
 800ef6c:	00420037 	.word	0x00420037
 800ef70:	002d0024 	.word	0x002d0024
 800ef74:	001c0015 	.word	0x001c0015
 800ef78:	000f000a 	.word	0x000f000a
 800ef7c:	00060003 	.word	0x00060003
 800ef80:	00880096 	.word	0x00880096
 800ef84:	00a200ac 	.word	0x00a200ac
 800ef88:	00b400ba 	.word	0x00b400ba
 800ef8c:	00be00c0 	.word	0x00be00c0
 800ef90:	00c000be 	.word	0x00c000be
 800ef94:	00ba00b4 	.word	0x00ba00b4
 800ef98:	00ac00a2 	.word	0x00ac00a2
 800ef9c:	00030006 	.word	0x00030006
 800efa0:	000a000f 	.word	0x000a000f
 800efa4:	0015001c 	.word	0x0015001c
 800efa8:	0024002d 	.word	0x0024002d
 800efac:	00370042 	.word	0x00370042
 800efb0:	004e005b 	.word	0x004e005b
 800efb4:	00690078 	.word	0x00690078
 800efb8:	20000000 	.word	0x20000000
 800efbc:	00960088 	.word	0x00960088

0800efc0 <D16_1CH_HTONS_VOL_HP>:
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	4691      	mov	r9, r2
 800efc6:	b083      	sub	sp, #12
 800efc8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800efca:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800efce:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800efd2:	9300      	str	r3, [sp, #0]
 800efd4:	4680      	mov	r8, r0
 800efd6:	f8d9 7014 	ldr.w	r7, [r9, #20]
 800efda:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800efde:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800efe2:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800efe6:	9401      	str	r4, [sp, #4]
 800efe8:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800efec:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800eff0:	2a00      	cmp	r2, #0
 800eff2:	d04e      	beq.n	800f092 <D16_1CH_HTONS_VOL_HP+0xd2>
 800eff4:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800f0a0 <D16_1CH_HTONS_VOL_HP+0xe0>
 800eff8:	1e8c      	subs	r4, r1, #2
 800effa:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800effe:	f858 2b02 	ldr.w	r2, [r8], #2
 800f002:	ba52      	rev16	r2, r2
 800f004:	b2d6      	uxtb	r6, r2
 800f006:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f00a:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800f00e:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800f012:	4413      	add	r3, r2
 800f014:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 800f018:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800f01c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f020:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800f024:	0a93      	lsrs	r3, r2, #10
 800f026:	4a1c      	ldr	r2, [pc, #112]	; (800f098 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800f028:	fb21 5202 	smlad	r2, r1, r2, r5
 800f02c:	4d1b      	ldr	r5, [pc, #108]	; (800f09c <D16_1CH_HTONS_VOL_HP+0xdc>)
 800f02e:	fb21 f505 	smuad	r5, r1, r5
 800f032:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800f036:	4410      	add	r0, r2
 800f038:	1bc0      	subs	r0, r0, r7
 800f03a:	17c7      	asrs	r7, r0, #31
 800f03c:	fba0 010e 	umull	r0, r1, r0, lr
 800f040:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800f044:	fb0e 1107 	mla	r1, lr, r7, r1
 800f048:	f141 0100 	adc.w	r1, r1, #0
 800f04c:	0448      	lsls	r0, r1, #17
 800f04e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f052:	2700      	movs	r7, #0
 800f054:	fbc0 670a 	smlal	r6, r7, r0, sl
 800f058:	45d8      	cmp	r8, fp
 800f05a:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800f05e:	ea4f 01a7 	mov.w	r1, r7, asr #2
 800f062:	4617      	mov	r7, r2
 800f064:	f301 010f 	ssat	r1, #16, r1
 800f068:	f824 1f02 	strh.w	r1, [r4, #2]!
 800f06c:	d1c7      	bne.n	800effe <D16_1CH_HTONS_VOL_HP+0x3e>
 800f06e:	9901      	ldr	r1, [sp, #4]
 800f070:	f8c9 301c 	str.w	r3, [r9, #28]
 800f074:	9b00      	ldr	r3, [sp, #0]
 800f076:	f8c9 0010 	str.w	r0, [r9, #16]
 800f07a:	2000      	movs	r0, #0
 800f07c:	f8c9 5008 	str.w	r5, [r9, #8]
 800f080:	f8c9 100c 	str.w	r1, [r9, #12]
 800f084:	f8c9 2014 	str.w	r2, [r9, #20]
 800f088:	f8c9 3018 	str.w	r3, [r9, #24]
 800f08c:	b003      	add	sp, #12
 800f08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f092:	463a      	mov	r2, r7
 800f094:	4621      	mov	r1, r4
 800f096:	e7eb      	b.n	800f070 <D16_1CH_HTONS_VOL_HP+0xb0>
 800f098:	00030001 	.word	0x00030001
 800f09c:	00010003 	.word	0x00010003
 800f0a0:	20000000 	.word	0x20000000

0800f0a4 <D24_1CH_HTONS_VOL_HP>:
 800f0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a8:	b089      	sub	sp, #36	; 0x24
 800f0aa:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800f0ac:	6996      	ldr	r6, [r2, #24]
 800f0ae:	9304      	str	r3, [sp, #16]
 800f0b0:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800f0b2:	9207      	str	r2, [sp, #28]
 800f0b4:	6915      	ldr	r5, [r2, #16]
 800f0b6:	6954      	ldr	r4, [r2, #20]
 800f0b8:	9606      	str	r6, [sp, #24]
 800f0ba:	6893      	ldr	r3, [r2, #8]
 800f0bc:	69d6      	ldr	r6, [r2, #28]
 800f0be:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800f0c2:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800f0c6:	9a04      	ldr	r2, [sp, #16]
 800f0c8:	9705      	str	r7, [sp, #20]
 800f0ca:	2a00      	cmp	r2, #0
 800f0cc:	d07e      	beq.n	800f1cc <D24_1CH_HTONS_VOL_HP+0x128>
 800f0ce:	f1a1 0b02 	sub.w	fp, r1, #2
 800f0d2:	2700      	movs	r7, #0
 800f0d4:	46a8      	mov	r8, r5
 800f0d6:	f8cd b004 	str.w	fp, [sp, #4]
 800f0da:	4655      	mov	r5, sl
 800f0dc:	46e3      	mov	fp, ip
 800f0de:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800f1d8 <D24_1CH_HTONS_VOL_HP+0x134>
 800f0e2:	46ba      	mov	sl, r7
 800f0e4:	469c      	mov	ip, r3
 800f0e6:	e055      	b.n	800f194 <D24_1CH_HTONS_VOL_HP+0xf0>
 800f0e8:	7802      	ldrb	r2, [r0, #0]
 800f0ea:	78c3      	ldrb	r3, [r0, #3]
 800f0ec:	7841      	ldrb	r1, [r0, #1]
 800f0ee:	0212      	lsls	r2, r2, #8
 800f0f0:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800f0f4:	440b      	add	r3, r1
 800f0f6:	3002      	adds	r0, #2
 800f0f8:	b2d9      	uxtb	r1, r3
 800f0fa:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800f0fe:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800f102:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800f106:	0c1b      	lsrs	r3, r3, #16
 800f108:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800f10c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800f110:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800f114:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800f118:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800f11c:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800f120:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800f124:	4a2a      	ldr	r2, [pc, #168]	; (800f1d0 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800f126:	fb23 b102 	smlad	r1, r3, r2, fp
 800f12a:	4a2a      	ldr	r2, [pc, #168]	; (800f1d4 <D24_1CH_HTONS_VOL_HP+0x130>)
 800f12c:	fb23 cb02 	smlad	fp, r3, r2, ip
 800f130:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800f134:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800f138:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800f13c:	2201      	movs	r2, #1
 800f13e:	fb23 f702 	smuad	r7, r3, r2
 800f142:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800f146:	eb01 0208 	add.w	r2, r1, r8
 800f14a:	1b12      	subs	r2, r2, r4
 800f14c:	17d4      	asrs	r4, r2, #31
 800f14e:	fba2 2305 	umull	r2, r3, r2, r5
 800f152:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800f156:	fb05 3304 	mla	r3, r5, r4, r3
 800f15a:	f143 0300 	adc.w	r3, r3, #0
 800f15e:	9c05      	ldr	r4, [sp, #20]
 800f160:	03da      	lsls	r2, r3, #15
 800f162:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800f166:	f04f 0900 	mov.w	r9, #0
 800f16a:	fbc4 8902 	smlal	r8, r9, r4, r2
 800f16e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800f172:	9a01      	ldr	r2, [sp, #4]
 800f174:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800f178:	9b03      	ldr	r3, [sp, #12]
 800f17a:	109b      	asrs	r3, r3, #2
 800f17c:	f303 030f 	ssat	r3, #16, r3
 800f180:	f822 3f02 	strh.w	r3, [r2, #2]!
 800f184:	9b04      	ldr	r3, [sp, #16]
 800f186:	9201      	str	r2, [sp, #4]
 800f188:	f10a 0a01 	add.w	sl, sl, #1
 800f18c:	459a      	cmp	sl, r3
 800f18e:	44bc      	add	ip, r7
 800f190:	460c      	mov	r4, r1
 800f192:	d00b      	beq.n	800f1ac <D24_1CH_HTONS_VOL_HP+0x108>
 800f194:	f01a 0f01 	tst.w	sl, #1
 800f198:	d0a6      	beq.n	800f0e8 <D24_1CH_HTONS_VOL_HP+0x44>
 800f19a:	78c2      	ldrb	r2, [r0, #3]
 800f19c:	7883      	ldrb	r3, [r0, #2]
 800f19e:	f810 1b04 	ldrb.w	r1, [r0], #4
 800f1a2:	0212      	lsls	r2, r2, #8
 800f1a4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800f1a8:	440b      	add	r3, r1
 800f1aa:	e7a5      	b.n	800f0f8 <D24_1CH_HTONS_VOL_HP+0x54>
 800f1ac:	4663      	mov	r3, ip
 800f1ae:	4645      	mov	r5, r8
 800f1b0:	46dc      	mov	ip, fp
 800f1b2:	9807      	ldr	r0, [sp, #28]
 800f1b4:	6141      	str	r1, [r0, #20]
 800f1b6:	9906      	ldr	r1, [sp, #24]
 800f1b8:	6083      	str	r3, [r0, #8]
 800f1ba:	f8c0 c00c 	str.w	ip, [r0, #12]
 800f1be:	61c6      	str	r6, [r0, #28]
 800f1c0:	6105      	str	r5, [r0, #16]
 800f1c2:	6181      	str	r1, [r0, #24]
 800f1c4:	2000      	movs	r0, #0
 800f1c6:	b009      	add	sp, #36	; 0x24
 800f1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1cc:	4621      	mov	r1, r4
 800f1ce:	e7f0      	b.n	800f1b2 <D24_1CH_HTONS_VOL_HP+0x10e>
 800f1d0:	00030001 	.word	0x00030001
 800f1d4:	00060007 	.word	0x00060007
 800f1d8:	20000000 	.word	0x20000000

0800f1dc <D32_1CH_HTONS_VOL_HP>:
 800f1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1e0:	4692      	mov	sl, r2
 800f1e2:	b087      	sub	sp, #28
 800f1e4:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800f1e6:	f8da 3018 	ldr.w	r3, [sl, #24]
 800f1ea:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800f1ee:	9304      	str	r3, [sp, #16]
 800f1f0:	f8da 4010 	ldr.w	r4, [sl, #16]
 800f1f4:	f8da 8014 	ldr.w	r8, [sl, #20]
 800f1f8:	f8da 601c 	ldr.w	r6, [sl, #28]
 800f1fc:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f200:	f8da e00c 	ldr.w	lr, [sl, #12]
 800f204:	9501      	str	r5, [sp, #4]
 800f206:	f8da c020 	ldr.w	ip, [sl, #32]
 800f20a:	2a00      	cmp	r2, #0
 800f20c:	d07b      	beq.n	800f306 <D32_1CH_HTONS_VOL_HP+0x12a>
 800f20e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800f212:	4f3e      	ldr	r7, [pc, #248]	; (800f30c <D32_1CH_HTONS_VOL_HP+0x130>)
 800f214:	f8cd c00c 	str.w	ip, [sp, #12]
 800f218:	9202      	str	r2, [sp, #8]
 800f21a:	460d      	mov	r5, r1
 800f21c:	46a1      	mov	r9, r4
 800f21e:	4684      	mov	ip, r0
 800f220:	f8cd a014 	str.w	sl, [sp, #20]
 800f224:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f228:	ba49      	rev16	r1, r1
 800f22a:	b2c8      	uxtb	r0, r1
 800f22c:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800f230:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800f234:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800f238:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800f23c:	0e09      	lsrs	r1, r1, #24
 800f23e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800f242:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800f246:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800f24a:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800f24e:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800f252:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800f256:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f25a:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800f25e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800f262:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800f266:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800f26a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800f26e:	4a28      	ldr	r2, [pc, #160]	; (800f310 <D32_1CH_HTONS_VOL_HP+0x134>)
 800f270:	fb20 e202 	smlad	r2, r0, r2, lr
 800f274:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800f278:	fb2a 2101 	smlad	r1, sl, r1, r2
 800f27c:	4a25      	ldr	r2, [pc, #148]	; (800f314 <D32_1CH_HTONS_VOL_HP+0x138>)
 800f27e:	fb20 3302 	smlad	r3, r0, r2, r3
 800f282:	4a25      	ldr	r2, [pc, #148]	; (800f318 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800f284:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800f288:	2301      	movs	r3, #1
 800f28a:	fb20 f003 	smuad	r0, r0, r3
 800f28e:	4b23      	ldr	r3, [pc, #140]	; (800f31c <D32_1CH_HTONS_VOL_HP+0x140>)
 800f290:	fb2a 0303 	smlad	r3, sl, r3, r0
 800f294:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800f298:	9c03      	ldr	r4, [sp, #12]
 800f29a:	eb02 0009 	add.w	r0, r2, r9
 800f29e:	eba0 0008 	sub.w	r0, r0, r8
 800f2a2:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800f2a6:	fba0 0104 	umull	r0, r1, r0, r4
 800f2aa:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800f2ae:	fb04 110b 	mla	r1, r4, fp, r1
 800f2b2:	f141 0100 	adc.w	r1, r1, #0
 800f2b6:	9c01      	ldr	r4, [sp, #4]
 800f2b8:	0388      	lsls	r0, r1, #14
 800f2ba:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800f2be:	f04f 0900 	mov.w	r9, #0
 800f2c2:	fbc0 8904 	smlal	r8, r9, r0, r4
 800f2c6:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800f2ca:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800f2ce:	f300 000f 	ssat	r0, #16, r0
 800f2d2:	9902      	ldr	r1, [sp, #8]
 800f2d4:	f825 0b02 	strh.w	r0, [r5], #2
 800f2d8:	428d      	cmp	r5, r1
 800f2da:	4690      	mov	r8, r2
 800f2dc:	d1a2      	bne.n	800f224 <D32_1CH_HTONS_VOL_HP+0x48>
 800f2de:	f8dd a014 	ldr.w	sl, [sp, #20]
 800f2e2:	464c      	mov	r4, r9
 800f2e4:	f8ca 3008 	str.w	r3, [sl, #8]
 800f2e8:	9b04      	ldr	r3, [sp, #16]
 800f2ea:	f8ca e00c 	str.w	lr, [sl, #12]
 800f2ee:	2000      	movs	r0, #0
 800f2f0:	f8ca 601c 	str.w	r6, [sl, #28]
 800f2f4:	f8ca 4010 	str.w	r4, [sl, #16]
 800f2f8:	f8ca 2014 	str.w	r2, [sl, #20]
 800f2fc:	f8ca 3018 	str.w	r3, [sl, #24]
 800f300:	b007      	add	sp, #28
 800f302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f306:	4642      	mov	r2, r8
 800f308:	e7ec      	b.n	800f2e4 <D32_1CH_HTONS_VOL_HP+0x108>
 800f30a:	bf00      	nop
 800f30c:	20000000 	.word	0x20000000
 800f310:	00060003 	.word	0x00060003
 800f314:	000a000c 	.word	0x000a000c
 800f318:	000c000a 	.word	0x000c000a
 800f31c:	00030006 	.word	0x00030006

0800f320 <D48_1CH_HTONS_VOL_HP>:
 800f320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f324:	4613      	mov	r3, r2
 800f326:	461c      	mov	r4, r3
 800f328:	b087      	sub	sp, #28
 800f32a:	4625      	mov	r5, r4
 800f32c:	4626      	mov	r6, r4
 800f32e:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800f330:	9205      	str	r2, [sp, #20]
 800f332:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800f334:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800f338:	9501      	str	r5, [sp, #4]
 800f33a:	4680      	mov	r8, r0
 800f33c:	6a35      	ldr	r5, [r6, #32]
 800f33e:	6918      	ldr	r0, [r3, #16]
 800f340:	699b      	ldr	r3, [r3, #24]
 800f342:	9304      	str	r3, [sp, #16]
 800f344:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800f348:	68a3      	ldr	r3, [r4, #8]
 800f34a:	9502      	str	r5, [sp, #8]
 800f34c:	68e4      	ldr	r4, [r4, #12]
 800f34e:	2a00      	cmp	r2, #0
 800f350:	f000 808c 	beq.w	800f46c <D48_1CH_HTONS_VOL_HP+0x14c>
 800f354:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800f358:	4d45      	ldr	r5, [pc, #276]	; (800f470 <D48_1CH_HTONS_VOL_HP+0x150>)
 800f35a:	9203      	str	r2, [sp, #12]
 800f35c:	468c      	mov	ip, r1
 800f35e:	e898 0044 	ldmia.w	r8, {r2, r6}
 800f362:	f108 0806 	add.w	r8, r8, #6
 800f366:	ba52      	rev16	r2, r2
 800f368:	ba76      	rev16	r6, r6
 800f36a:	b2d7      	uxtb	r7, r2
 800f36c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f370:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800f374:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800f378:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800f37c:	0e12      	lsrs	r2, r2, #24
 800f37e:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800f382:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800f386:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800f38a:	fa5f fb86 	uxtb.w	fp, r6
 800f38e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800f392:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800f396:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800f39a:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800f39e:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800f3a2:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800f3a6:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800f3aa:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800f3ae:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800f3b2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f3b6:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800f3ba:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800f3be:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800f3c2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800f3c6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800f3ca:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800f3ce:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800f3d2:	4a28      	ldr	r2, [pc, #160]	; (800f474 <D48_1CH_HTONS_VOL_HP+0x154>)
 800f3d4:	fb2a 4202 	smlad	r2, sl, r2, r4
 800f3d8:	4927      	ldr	r1, [pc, #156]	; (800f478 <D48_1CH_HTONS_VOL_HP+0x158>)
 800f3da:	fb27 2201 	smlad	r2, r7, r1, r2
 800f3de:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800f3e2:	fb26 2201 	smlad	r2, r6, r1, r2
 800f3e6:	4925      	ldr	r1, [pc, #148]	; (800f47c <D48_1CH_HTONS_VOL_HP+0x15c>)
 800f3e8:	fb2a 3401 	smlad	r4, sl, r1, r3
 800f3ec:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800f3f0:	fb27 4403 	smlad	r4, r7, r3, r4
 800f3f4:	4b22      	ldr	r3, [pc, #136]	; (800f480 <D48_1CH_HTONS_VOL_HP+0x160>)
 800f3f6:	fb26 4403 	smlad	r4, r6, r3, r4
 800f3fa:	2101      	movs	r1, #1
 800f3fc:	fb2a fa01 	smuad	sl, sl, r1
 800f400:	4b20      	ldr	r3, [pc, #128]	; (800f484 <D48_1CH_HTONS_VOL_HP+0x164>)
 800f402:	fb27 a703 	smlad	r7, r7, r3, sl
 800f406:	4b20      	ldr	r3, [pc, #128]	; (800f488 <D48_1CH_HTONS_VOL_HP+0x168>)
 800f408:	fb26 7303 	smlad	r3, r6, r3, r7
 800f40c:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800f410:	9e02      	ldr	r6, [sp, #8]
 800f412:	9f01      	ldr	r7, [sp, #4]
 800f414:	4410      	add	r0, r2
 800f416:	eba0 0009 	sub.w	r0, r0, r9
 800f41a:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800f41e:	fba0 0106 	umull	r0, r1, r0, r6
 800f422:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800f426:	fb06 110a 	mla	r1, r6, sl, r1
 800f42a:	f141 0100 	adc.w	r1, r1, #0
 800f42e:	0308      	lsls	r0, r1, #12
 800f430:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800f434:	f04f 0a00 	mov.w	sl, #0
 800f438:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800f43c:	4657      	mov	r7, sl
 800f43e:	10b8      	asrs	r0, r7, #2
 800f440:	f300 000f 	ssat	r0, #16, r0
 800f444:	f82c 0b02 	strh.w	r0, [ip], #2
 800f448:	0048      	lsls	r0, r1, #1
 800f44a:	9903      	ldr	r1, [sp, #12]
 800f44c:	458c      	cmp	ip, r1
 800f44e:	4691      	mov	r9, r2
 800f450:	d185      	bne.n	800f35e <D48_1CH_HTONS_VOL_HP+0x3e>
 800f452:	9d05      	ldr	r5, [sp, #20]
 800f454:	616a      	str	r2, [r5, #20]
 800f456:	9a04      	ldr	r2, [sp, #16]
 800f458:	6128      	str	r0, [r5, #16]
 800f45a:	2000      	movs	r0, #0
 800f45c:	60ab      	str	r3, [r5, #8]
 800f45e:	60ec      	str	r4, [r5, #12]
 800f460:	f8c5 e01c 	str.w	lr, [r5, #28]
 800f464:	61aa      	str	r2, [r5, #24]
 800f466:	b007      	add	sp, #28
 800f468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f46c:	464a      	mov	r2, r9
 800f46e:	e7f0      	b.n	800f452 <D48_1CH_HTONS_VOL_HP+0x132>
 800f470:	20000000 	.word	0x20000000
 800f474:	000f000a 	.word	0x000f000a
 800f478:	00060003 	.word	0x00060003
 800f47c:	00150019 	.word	0x00150019
 800f480:	00190015 	.word	0x00190015
 800f484:	00030006 	.word	0x00030006
 800f488:	000a000f 	.word	0x000a000f

0800f48c <D64_1CH_HTONS_VOL_HP>:
 800f48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f490:	b089      	sub	sp, #36	; 0x24
 800f492:	4614      	mov	r4, r2
 800f494:	9207      	str	r2, [sp, #28]
 800f496:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800f498:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800f49c:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800f4a0:	6992      	ldr	r2, [r2, #24]
 800f4a2:	9206      	str	r2, [sp, #24]
 800f4a4:	68e2      	ldr	r2, [r4, #12]
 800f4a6:	9201      	str	r2, [sp, #4]
 800f4a8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800f4aa:	9203      	str	r2, [sp, #12]
 800f4ac:	6a22      	ldr	r2, [r4, #32]
 800f4ae:	69e5      	ldr	r5, [r4, #28]
 800f4b0:	68a6      	ldr	r6, [r4, #8]
 800f4b2:	9204      	str	r2, [sp, #16]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	f000 80b0 	beq.w	800f61a <D64_1CH_HTONS_VOL_HP+0x18e>
 800f4ba:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800f4be:	4f58      	ldr	r7, [pc, #352]	; (800f620 <D64_1CH_HTONS_VOL_HP+0x194>)
 800f4c0:	9305      	str	r3, [sp, #20]
 800f4c2:	9102      	str	r1, [sp, #8]
 800f4c4:	f850 2b08 	ldr.w	r2, [r0], #8
 800f4c8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800f4cc:	ba52      	rev16	r2, r2
 800f4ce:	fa93 f993 	rev16.w	r9, r3
 800f4d2:	b2d4      	uxtb	r4, r2
 800f4d4:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800f4d8:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800f4dc:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800f4e0:	9901      	ldr	r1, [sp, #4]
 800f4e2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800f4e6:	0e12      	lsrs	r2, r2, #24
 800f4e8:	44ab      	add	fp, r5
 800f4ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f4ee:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800f4f2:	fa5f f289 	uxtb.w	r2, r9
 800f4f6:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800f4fa:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800f4fe:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800f502:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800f506:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800f50a:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800f50e:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800f512:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800f516:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800f51a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800f51e:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800f522:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800f526:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800f52a:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800f52e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800f532:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800f536:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800f53a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f53e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f542:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800f546:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800f54a:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800f54e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f552:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800f556:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800f55a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f55e:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800f562:	4b30      	ldr	r3, [pc, #192]	; (800f624 <D64_1CH_HTONS_VOL_HP+0x198>)
 800f564:	fb2b 1303 	smlad	r3, fp, r3, r1
 800f568:	492f      	ldr	r1, [pc, #188]	; (800f628 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800f56a:	fb24 3301 	smlad	r3, r4, r1, r3
 800f56e:	492f      	ldr	r1, [pc, #188]	; (800f62c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800f570:	fb22 3301 	smlad	r3, r2, r1, r3
 800f574:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800f578:	fb2e 390a 	smlad	r9, lr, sl, r3
 800f57c:	4b2c      	ldr	r3, [pc, #176]	; (800f630 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800f57e:	fb2b 6603 	smlad	r6, fp, r3, r6
 800f582:	fb2e 6613 	smladx	r6, lr, r3, r6
 800f586:	4b2b      	ldr	r3, [pc, #172]	; (800f634 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800f588:	fb24 6603 	smlad	r6, r4, r3, r6
 800f58c:	fb22 6313 	smladx	r3, r2, r3, r6
 800f590:	f04f 0a01 	mov.w	sl, #1
 800f594:	9301      	str	r3, [sp, #4]
 800f596:	fb2b fb0a 	smuad	fp, fp, sl
 800f59a:	4b27      	ldr	r3, [pc, #156]	; (800f638 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800f59c:	fb24 ba03 	smlad	sl, r4, r3, fp
 800f5a0:	4b26      	ldr	r3, [pc, #152]	; (800f63c <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800f5a2:	fb22 a203 	smlad	r2, r2, r3, sl
 800f5a6:	4b26      	ldr	r3, [pc, #152]	; (800f640 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800f5a8:	fb2e 2603 	smlad	r6, lr, r3, r2
 800f5ac:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800f5b0:	eb0a 020c 	add.w	r2, sl, ip
 800f5b4:	9c04      	ldr	r4, [sp, #16]
 800f5b6:	9903      	ldr	r1, [sp, #12]
 800f5b8:	eba2 0208 	sub.w	r2, r2, r8
 800f5bc:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800f5c0:	fba2 2304 	umull	r2, r3, r2, r4
 800f5c4:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800f5c8:	fb04 3309 	mla	r3, r4, r9, r3
 800f5cc:	f143 0300 	adc.w	r3, r3, #0
 800f5d0:	02da      	lsls	r2, r3, #11
 800f5d2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800f5d6:	f04f 0900 	mov.w	r9, #0
 800f5da:	fbc1 8902 	smlal	r8, r9, r1, r2
 800f5de:	9902      	ldr	r1, [sp, #8]
 800f5e0:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800f5e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800f5e8:	f302 020f 	ssat	r2, #16, r2
 800f5ec:	9b05      	ldr	r3, [sp, #20]
 800f5ee:	f821 2b02 	strh.w	r2, [r1], #2
 800f5f2:	4299      	cmp	r1, r3
 800f5f4:	9102      	str	r1, [sp, #8]
 800f5f6:	46d0      	mov	r8, sl
 800f5f8:	f47f af64 	bne.w	800f4c4 <D64_1CH_HTONS_VOL_HP+0x38>
 800f5fc:	9a07      	ldr	r2, [sp, #28]
 800f5fe:	9901      	ldr	r1, [sp, #4]
 800f600:	60d1      	str	r1, [r2, #12]
 800f602:	9906      	ldr	r1, [sp, #24]
 800f604:	6096      	str	r6, [r2, #8]
 800f606:	2000      	movs	r0, #0
 800f608:	61d5      	str	r5, [r2, #28]
 800f60a:	f8c2 c010 	str.w	ip, [r2, #16]
 800f60e:	f8c2 a014 	str.w	sl, [r2, #20]
 800f612:	6191      	str	r1, [r2, #24]
 800f614:	b009      	add	sp, #36	; 0x24
 800f616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f61a:	46c2      	mov	sl, r8
 800f61c:	4622      	mov	r2, r4
 800f61e:	e7ee      	b.n	800f5fe <D64_1CH_HTONS_VOL_HP+0x172>
 800f620:	20000000 	.word	0x20000000
 800f624:	001c0015 	.word	0x001c0015
 800f628:	000f000a 	.word	0x000f000a
 800f62c:	00060003 	.word	0x00060003
 800f630:	0024002a 	.word	0x0024002a
 800f634:	002e0030 	.word	0x002e0030
 800f638:	00030006 	.word	0x00030006
 800f63c:	000a000f 	.word	0x000a000f
 800f640:	0015001c 	.word	0x0015001c

0800f644 <D80_1CH_HTONS_VOL_HP>:
 800f644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f648:	4613      	mov	r3, r2
 800f64a:	b089      	sub	sp, #36	; 0x24
 800f64c:	4686      	mov	lr, r0
 800f64e:	6918      	ldr	r0, [r3, #16]
 800f650:	9000      	str	r0, [sp, #0]
 800f652:	4618      	mov	r0, r3
 800f654:	461c      	mov	r4, r3
 800f656:	695b      	ldr	r3, [r3, #20]
 800f658:	9302      	str	r3, [sp, #8]
 800f65a:	6983      	ldr	r3, [r0, #24]
 800f65c:	9306      	str	r3, [sp, #24]
 800f65e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800f662:	69c3      	ldr	r3, [r0, #28]
 800f664:	68c0      	ldr	r0, [r0, #12]
 800f666:	9207      	str	r2, [sp, #28]
 800f668:	9001      	str	r0, [sp, #4]
 800f66a:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800f66c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800f66e:	9003      	str	r0, [sp, #12]
 800f670:	6a20      	ldr	r0, [r4, #32]
 800f672:	9004      	str	r0, [sp, #16]
 800f674:	2a00      	cmp	r2, #0
 800f676:	f000 80d2 	beq.w	800f81e <D80_1CH_HTONS_VOL_HP+0x1da>
 800f67a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800f67e:	4869      	ldr	r0, [pc, #420]	; (800f824 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800f680:	9205      	str	r2, [sp, #20]
 800f682:	461c      	mov	r4, r3
 800f684:	f8de 5000 	ldr.w	r5, [lr]
 800f688:	f8de 2004 	ldr.w	r2, [lr, #4]
 800f68c:	f8de 3008 	ldr.w	r3, [lr, #8]
 800f690:	f10e 0e0a 	add.w	lr, lr, #10
 800f694:	ba6d      	rev16	r5, r5
 800f696:	ba52      	rev16	r2, r2
 800f698:	fa93 fb93 	rev16.w	fp, r3
 800f69c:	b2ee      	uxtb	r6, r5
 800f69e:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800f6a2:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800f6a6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f6aa:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800f6ae:	eb04 0a07 	add.w	sl, r4, r7
 800f6b2:	0e2d      	lsrs	r5, r5, #24
 800f6b4:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800f6b8:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800f6bc:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800f6c0:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800f6c4:	b2d5      	uxtb	r5, r2
 800f6c6:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800f6ca:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800f6ce:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800f6d2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800f6d6:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800f6da:	0e12      	lsrs	r2, r2, #24
 800f6dc:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800f6e0:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800f6e4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800f6e8:	fa5f f48b 	uxtb.w	r4, fp
 800f6ec:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800f6f0:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800f6f4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800f6f8:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800f6fc:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800f700:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800f704:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800f708:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800f70c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800f710:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800f714:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800f718:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f71c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800f720:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800f724:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800f728:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f72c:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800f730:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800f734:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f738:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800f73c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800f740:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800f744:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800f748:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800f74c:	4d36      	ldr	r5, [pc, #216]	; (800f828 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800f74e:	9f01      	ldr	r7, [sp, #4]
 800f750:	fb23 7505 	smlad	r5, r3, r5, r7
 800f754:	4f35      	ldr	r7, [pc, #212]	; (800f82c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800f756:	fb29 5507 	smlad	r5, r9, r7, r5
 800f75a:	4f35      	ldr	r7, [pc, #212]	; (800f830 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800f75c:	fb28 5507 	smlad	r5, r8, r7, r5
 800f760:	4f34      	ldr	r7, [pc, #208]	; (800f834 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800f762:	fb22 5507 	smlad	r5, r2, r7, r5
 800f766:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800f76a:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800f76e:	4d32      	ldr	r5, [pc, #200]	; (800f838 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800f770:	fb23 cc05 	smlad	ip, r3, r5, ip
 800f774:	4d31      	ldr	r5, [pc, #196]	; (800f83c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800f776:	fb29 cc05 	smlad	ip, r9, r5, ip
 800f77a:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800f77e:	fb28 c505 	smlad	r5, r8, r5, ip
 800f782:	4f2f      	ldr	r7, [pc, #188]	; (800f840 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800f784:	fb22 5507 	smlad	r5, r2, r7, r5
 800f788:	4f2e      	ldr	r7, [pc, #184]	; (800f844 <D80_1CH_HTONS_VOL_HP+0x200>)
 800f78a:	fb26 5507 	smlad	r5, r6, r7, r5
 800f78e:	f04f 0a01 	mov.w	sl, #1
 800f792:	9501      	str	r5, [sp, #4]
 800f794:	fb23 fa0a 	smuad	sl, r3, sl
 800f798:	4b2b      	ldr	r3, [pc, #172]	; (800f848 <D80_1CH_HTONS_VOL_HP+0x204>)
 800f79a:	fb29 a903 	smlad	r9, r9, r3, sl
 800f79e:	4d2b      	ldr	r5, [pc, #172]	; (800f84c <D80_1CH_HTONS_VOL_HP+0x208>)
 800f7a0:	fb28 9805 	smlad	r8, r8, r5, r9
 800f7a4:	4d2a      	ldr	r5, [pc, #168]	; (800f850 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800f7a6:	fb22 8205 	smlad	r2, r2, r5, r8
 800f7aa:	4b2a      	ldr	r3, [pc, #168]	; (800f854 <D80_1CH_HTONS_VOL_HP+0x210>)
 800f7ac:	fb26 2c03 	smlad	ip, r6, r3, r2
 800f7b0:	9b00      	ldr	r3, [sp, #0]
 800f7b2:	9d04      	ldr	r5, [sp, #16]
 800f7b4:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800f7b8:	4453      	add	r3, sl
 800f7ba:	461a      	mov	r2, r3
 800f7bc:	9b02      	ldr	r3, [sp, #8]
 800f7be:	f8cd a008 	str.w	sl, [sp, #8]
 800f7c2:	1ad2      	subs	r2, r2, r3
 800f7c4:	17d7      	asrs	r7, r2, #31
 800f7c6:	fba2 2305 	umull	r2, r3, r2, r5
 800f7ca:	fb05 3307 	mla	r3, r5, r7, r3
 800f7ce:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800f7d2:	f143 0300 	adc.w	r3, r3, #0
 800f7d6:	9d03      	ldr	r5, [sp, #12]
 800f7d8:	029a      	lsls	r2, r3, #10
 800f7da:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f7de:	2700      	movs	r7, #0
 800f7e0:	005b      	lsls	r3, r3, #1
 800f7e2:	fbc5 6702 	smlal	r6, r7, r5, r2
 800f7e6:	10ba      	asrs	r2, r7, #2
 800f7e8:	9300      	str	r3, [sp, #0]
 800f7ea:	f302 020f 	ssat	r2, #16, r2
 800f7ee:	9b05      	ldr	r3, [sp, #20]
 800f7f0:	f821 2b02 	strh.w	r2, [r1], #2
 800f7f4:	4299      	cmp	r1, r3
 800f7f6:	f47f af45 	bne.w	800f684 <D80_1CH_HTONS_VOL_HP+0x40>
 800f7fa:	4623      	mov	r3, r4
 800f7fc:	9907      	ldr	r1, [sp, #28]
 800f7fe:	9801      	ldr	r0, [sp, #4]
 800f800:	60c8      	str	r0, [r1, #12]
 800f802:	9a00      	ldr	r2, [sp, #0]
 800f804:	f8c1 c008 	str.w	ip, [r1, #8]
 800f808:	4608      	mov	r0, r1
 800f80a:	61cb      	str	r3, [r1, #28]
 800f80c:	610a      	str	r2, [r1, #16]
 800f80e:	f8c1 a014 	str.w	sl, [r1, #20]
 800f812:	9906      	ldr	r1, [sp, #24]
 800f814:	6181      	str	r1, [r0, #24]
 800f816:	2000      	movs	r0, #0
 800f818:	b009      	add	sp, #36	; 0x24
 800f81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f81e:	f8dd a008 	ldr.w	sl, [sp, #8]
 800f822:	e7eb      	b.n	800f7fc <D80_1CH_HTONS_VOL_HP+0x1b8>
 800f824:	20000000 	.word	0x20000000
 800f828:	002d0024 	.word	0x002d0024
 800f82c:	001c0015 	.word	0x001c0015
 800f830:	000f000a 	.word	0x000f000a
 800f834:	00060003 	.word	0x00060003
 800f838:	0037003f 	.word	0x0037003f
 800f83c:	00450049 	.word	0x00450049
 800f840:	00490045 	.word	0x00490045
 800f844:	003f0037 	.word	0x003f0037
 800f848:	00030006 	.word	0x00030006
 800f84c:	000a000f 	.word	0x000a000f
 800f850:	0015001c 	.word	0x0015001c
 800f854:	0024002d 	.word	0x0024002d

0800f858 <D128_1CH_HTONS_VOL_HP>:
 800f858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f85c:	b093      	sub	sp, #76	; 0x4c
 800f85e:	4614      	mov	r4, r2
 800f860:	9211      	str	r2, [sp, #68]	; 0x44
 800f862:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800f864:	6912      	ldr	r2, [r2, #16]
 800f866:	9203      	str	r2, [sp, #12]
 800f868:	4622      	mov	r2, r4
 800f86a:	4615      	mov	r5, r2
 800f86c:	6964      	ldr	r4, [r4, #20]
 800f86e:	9406      	str	r4, [sp, #24]
 800f870:	4614      	mov	r4, r2
 800f872:	6992      	ldr	r2, [r2, #24]
 800f874:	9210      	str	r2, [sp, #64]	; 0x40
 800f876:	68ea      	ldr	r2, [r5, #12]
 800f878:	9204      	str	r2, [sp, #16]
 800f87a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800f87c:	69e6      	ldr	r6, [r4, #28]
 800f87e:	920d      	str	r2, [sp, #52]	; 0x34
 800f880:	68a4      	ldr	r4, [r4, #8]
 800f882:	6a2a      	ldr	r2, [r5, #32]
 800f884:	9405      	str	r4, [sp, #20]
 800f886:	920e      	str	r2, [sp, #56]	; 0x38
 800f888:	2b00      	cmp	r3, #0
 800f88a:	f000 8145 	beq.w	800fb18 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800f88e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800f892:	930f      	str	r3, [sp, #60]	; 0x3c
 800f894:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800fb74 <D128_1CH_HTONS_VOL_HP+0x31c>
 800f898:	9107      	str	r1, [sp, #28]
 800f89a:	f100 0310 	add.w	r3, r0, #16
 800f89e:	4699      	mov	r9, r3
 800f8a0:	f1a9 0110 	sub.w	r1, r9, #16
 800f8a4:	c90e      	ldmia	r1, {r1, r2, r3}
 800f8a6:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800f8aa:	ba49      	rev16	r1, r1
 800f8ac:	ba52      	rev16	r2, r2
 800f8ae:	ba5b      	rev16	r3, r3
 800f8b0:	fa90 fa90 	rev16.w	sl, r0
 800f8b4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800f8b8:	b2cc      	uxtb	r4, r1
 800f8ba:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800f8be:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800f8c2:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800f8c6:	0e09      	lsrs	r1, r1, #24
 800f8c8:	4426      	add	r6, r4
 800f8ca:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800f8ce:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800f8d2:	b2d0      	uxtb	r0, r2
 800f8d4:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800f8d8:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800f8dc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f8e0:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800f8e4:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800f8e8:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800f8ec:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800f8f0:	0e12      	lsrs	r2, r2, #24
 800f8f2:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800f8f6:	9701      	str	r7, [sp, #4]
 800f8f8:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800f8fc:	4627      	mov	r7, r4
 800f8fe:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800f902:	9702      	str	r7, [sp, #8]
 800f904:	b2da      	uxtb	r2, r3
 800f906:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800f90a:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800f90e:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800f912:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800f916:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800f91a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800f91e:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800f922:	0e1b      	lsrs	r3, r3, #24
 800f924:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800f928:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800f92c:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800f930:	fa5f f38a 	uxtb.w	r3, sl
 800f934:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800f938:	960a      	str	r6, [sp, #40]	; 0x28
 800f93a:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800f93e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800f942:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f946:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800f94a:	950b      	str	r5, [sp, #44]	; 0x2c
 800f94c:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800f950:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800f954:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800f958:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800f95c:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800f960:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800f964:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800f968:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800f96c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800f970:	9308      	str	r3, [sp, #32]
 800f972:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800f976:	9b01      	ldr	r3, [sp, #4]
 800f978:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800f97c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800f980:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800f984:	9b02      	ldr	r3, [sp, #8]
 800f986:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f98a:	9302      	str	r3, [sp, #8]
 800f98c:	9b08      	ldr	r3, [sp, #32]
 800f98e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f992:	9308      	str	r3, [sp, #32]
 800f994:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f996:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f99a:	950c      	str	r5, [sp, #48]	; 0x30
 800f99c:	461d      	mov	r5, r3
 800f99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f9a0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800f9a4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f9a8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800f9ac:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800f9b0:	9301      	str	r3, [sp, #4]
 800f9b2:	9b02      	ldr	r3, [sp, #8]
 800f9b4:	9202      	str	r2, [sp, #8]
 800f9b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f9ba:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800f9be:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800f9c2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800f9c6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800f9ca:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800f9ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800f9d2:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800f9d6:	9b08      	ldr	r3, [sp, #32]
 800f9d8:	9f01      	ldr	r7, [sp, #4]
 800f9da:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800f9de:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800f9e2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800f9e6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800f9ea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800f9ee:	46be      	mov	lr, r7
 800f9f0:	0a96      	lsrs	r6, r2, #10
 800f9f2:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800f9f6:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800f9fa:	4f49      	ldr	r7, [pc, #292]	; (800fb20 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800f9fc:	9a04      	ldr	r2, [sp, #16]
 800f9fe:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800fa02:	4a48      	ldr	r2, [pc, #288]	; (800fb24 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800fa04:	fb2a ee02 	smlad	lr, sl, r2, lr
 800fa08:	4a47      	ldr	r2, [pc, #284]	; (800fb28 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800fa0a:	fb21 ee02 	smlad	lr, r1, r2, lr
 800fa0e:	4a47      	ldr	r2, [pc, #284]	; (800fb2c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800fa10:	fb24 ee02 	smlad	lr, r4, r2, lr
 800fa14:	4a46      	ldr	r2, [pc, #280]	; (800fb30 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800fa16:	9f02      	ldr	r7, [sp, #8]
 800fa18:	fb27 ee02 	smlad	lr, r7, r2, lr
 800fa1c:	4a45      	ldr	r2, [pc, #276]	; (800fb34 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800fa1e:	fb20 ee02 	smlad	lr, r0, r2, lr
 800fa22:	4a45      	ldr	r2, [pc, #276]	; (800fb38 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800fa24:	fb23 e702 	smlad	r7, r3, r2, lr
 800fa28:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800fa2c:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800fa30:	9f01      	ldr	r7, [sp, #4]
 800fa32:	4a42      	ldr	r2, [pc, #264]	; (800fb3c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800fa34:	46bc      	mov	ip, r7
 800fa36:	9f05      	ldr	r7, [sp, #20]
 800fa38:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800fa3c:	4a40      	ldr	r2, [pc, #256]	; (800fb40 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800fa3e:	fb2a cc02 	smlad	ip, sl, r2, ip
 800fa42:	4f40      	ldr	r7, [pc, #256]	; (800fb44 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800fa44:	fb21 cc07 	smlad	ip, r1, r7, ip
 800fa48:	4f3f      	ldr	r7, [pc, #252]	; (800fb48 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800fa4a:	fb24 cc07 	smlad	ip, r4, r7, ip
 800fa4e:	4f3f      	ldr	r7, [pc, #252]	; (800fb4c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800fa50:	9a02      	ldr	r2, [sp, #8]
 800fa52:	fb22 cc07 	smlad	ip, r2, r7, ip
 800fa56:	4f3e      	ldr	r7, [pc, #248]	; (800fb50 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800fa58:	fb20 cc07 	smlad	ip, r0, r7, ip
 800fa5c:	4f3d      	ldr	r7, [pc, #244]	; (800fb54 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800fa5e:	fb23 c707 	smlad	r7, r3, r7, ip
 800fa62:	f8df c114 	ldr.w	ip, [pc, #276]	; 800fb78 <D128_1CH_HTONS_VOL_HP+0x320>
 800fa66:	fb25 720c 	smlad	r2, r5, ip, r7
 800fa6a:	f04f 0b01 	mov.w	fp, #1
 800fa6e:	9204      	str	r2, [sp, #16]
 800fa70:	9f01      	ldr	r7, [sp, #4]
 800fa72:	fb27 fb0b 	smuad	fp, r7, fp
 800fa76:	4f38      	ldr	r7, [pc, #224]	; (800fb58 <D128_1CH_HTONS_VOL_HP+0x300>)
 800fa78:	fb2a ba07 	smlad	sl, sl, r7, fp
 800fa7c:	4f37      	ldr	r7, [pc, #220]	; (800fb5c <D128_1CH_HTONS_VOL_HP+0x304>)
 800fa7e:	fb21 aa07 	smlad	sl, r1, r7, sl
 800fa82:	4f37      	ldr	r7, [pc, #220]	; (800fb60 <D128_1CH_HTONS_VOL_HP+0x308>)
 800fa84:	fb24 aa07 	smlad	sl, r4, r7, sl
 800fa88:	4f36      	ldr	r7, [pc, #216]	; (800fb64 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800fa8a:	9a02      	ldr	r2, [sp, #8]
 800fa8c:	fb22 a707 	smlad	r7, r2, r7, sl
 800fa90:	4a35      	ldr	r2, [pc, #212]	; (800fb68 <D128_1CH_HTONS_VOL_HP+0x310>)
 800fa92:	fb20 7702 	smlad	r7, r0, r2, r7
 800fa96:	4a35      	ldr	r2, [pc, #212]	; (800fb6c <D128_1CH_HTONS_VOL_HP+0x314>)
 800fa98:	fb23 7702 	smlad	r7, r3, r2, r7
 800fa9c:	4b34      	ldr	r3, [pc, #208]	; (800fb70 <D128_1CH_HTONS_VOL_HP+0x318>)
 800fa9e:	fb25 7303 	smlad	r3, r5, r3, r7
 800faa2:	9305      	str	r3, [sp, #20]
 800faa4:	9b03      	ldr	r3, [sp, #12]
 800faa6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800faa8:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800faac:	4473      	add	r3, lr
 800faae:	461a      	mov	r2, r3
 800fab0:	9b06      	ldr	r3, [sp, #24]
 800fab2:	f8cd e018 	str.w	lr, [sp, #24]
 800fab6:	1ad2      	subs	r2, r2, r3
 800fab8:	17d1      	asrs	r1, r2, #31
 800faba:	fba2 2304 	umull	r2, r3, r2, r4
 800fabe:	fb04 3301 	mla	r3, r4, r1, r3
 800fac2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800fac6:	f143 0300 	adc.w	r3, r3, #0
 800faca:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800facc:	021a      	lsls	r2, r3, #8
 800face:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800fad2:	2100      	movs	r1, #0
 800fad4:	fbc4 0102 	smlal	r0, r1, r4, r2
 800fad8:	108a      	asrs	r2, r1, #2
 800fada:	9907      	ldr	r1, [sp, #28]
 800fadc:	f302 020f 	ssat	r2, #16, r2
 800fae0:	005b      	lsls	r3, r3, #1
 800fae2:	f821 2b02 	strh.w	r2, [r1], #2
 800fae6:	9303      	str	r3, [sp, #12]
 800fae8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800faea:	9107      	str	r1, [sp, #28]
 800faec:	4299      	cmp	r1, r3
 800faee:	f109 0910 	add.w	r9, r9, #16
 800faf2:	f47f aed5 	bne.w	800f8a0 <D128_1CH_HTONS_VOL_HP+0x48>
 800faf6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800faf8:	9905      	ldr	r1, [sp, #20]
 800fafa:	6091      	str	r1, [r2, #8]
 800fafc:	9904      	ldr	r1, [sp, #16]
 800fafe:	60d1      	str	r1, [r2, #12]
 800fb00:	4613      	mov	r3, r2
 800fb02:	61d6      	str	r6, [r2, #28]
 800fb04:	9910      	ldr	r1, [sp, #64]	; 0x40
 800fb06:	9a03      	ldr	r2, [sp, #12]
 800fb08:	611a      	str	r2, [r3, #16]
 800fb0a:	2000      	movs	r0, #0
 800fb0c:	f8c3 e014 	str.w	lr, [r3, #20]
 800fb10:	6199      	str	r1, [r3, #24]
 800fb12:	b013      	add	sp, #76	; 0x4c
 800fb14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb18:	f8dd e018 	ldr.w	lr, [sp, #24]
 800fb1c:	e7eb      	b.n	800faf6 <D128_1CH_HTONS_VOL_HP+0x29e>
 800fb1e:	bf00      	nop
 800fb20:	00780069 	.word	0x00780069
 800fb24:	005b004e 	.word	0x005b004e
 800fb28:	00420037 	.word	0x00420037
 800fb2c:	002d0024 	.word	0x002d0024
 800fb30:	001c0015 	.word	0x001c0015
 800fb34:	000f000a 	.word	0x000f000a
 800fb38:	00060003 	.word	0x00060003
 800fb3c:	00880096 	.word	0x00880096
 800fb40:	00a200ac 	.word	0x00a200ac
 800fb44:	00b400ba 	.word	0x00b400ba
 800fb48:	00be00c0 	.word	0x00be00c0
 800fb4c:	00c000be 	.word	0x00c000be
 800fb50:	00ba00b4 	.word	0x00ba00b4
 800fb54:	00ac00a2 	.word	0x00ac00a2
 800fb58:	00030006 	.word	0x00030006
 800fb5c:	000a000f 	.word	0x000a000f
 800fb60:	0015001c 	.word	0x0015001c
 800fb64:	0024002d 	.word	0x0024002d
 800fb68:	00370042 	.word	0x00370042
 800fb6c:	004e005b 	.word	0x004e005b
 800fb70:	00690078 	.word	0x00690078
 800fb74:	20000000 	.word	0x20000000
 800fb78:	00960088 	.word	0x00960088

0800fb7c <PDM_Filter_Init>:
 800fb7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb7e:	2240      	movs	r2, #64	; 0x40
 800fb80:	4604      	mov	r4, r0
 800fb82:	2100      	movs	r1, #0
 800fb84:	300c      	adds	r0, #12
 800fb86:	f000 fa21 	bl	800ffcc <memset>
 800fb8a:	493b      	ldr	r1, [pc, #236]	; (800fc78 <PDM_Filter_Init+0xfc>)
 800fb8c:	483b      	ldr	r0, [pc, #236]	; (800fc7c <PDM_Filter_Init+0x100>)
 800fb8e:	f000 f98d 	bl	800feac <CRC_Lock>
 800fb92:	8822      	ldrh	r2, [r4, #0]
 800fb94:	8963      	ldrh	r3, [r4, #10]
 800fb96:	4938      	ldr	r1, [pc, #224]	; (800fc78 <PDM_Filter_Init+0xfc>)
 800fb98:	8925      	ldrh	r5, [r4, #8]
 800fb9a:	86a3      	strh	r3, [r4, #52]	; 0x34
 800fb9c:	2801      	cmp	r0, #1
 800fb9e:	f04f 0300 	mov.w	r3, #0
 800fba2:	bf18      	it	ne
 800fba4:	2100      	movne	r1, #0
 800fba6:	2a01      	cmp	r2, #1
 800fba8:	6461      	str	r1, [r4, #68]	; 0x44
 800fbaa:	86e5      	strh	r5, [r4, #54]	; 0x36
 800fbac:	61a3      	str	r3, [r4, #24]
 800fbae:	6123      	str	r3, [r4, #16]
 800fbb0:	6163      	str	r3, [r4, #20]
 800fbb2:	60e3      	str	r3, [r4, #12]
 800fbb4:	6263      	str	r3, [r4, #36]	; 0x24
 800fbb6:	61e3      	str	r3, [r4, #28]
 800fbb8:	6223      	str	r3, [r4, #32]
 800fbba:	6423      	str	r3, [r4, #64]	; 0x40
 800fbbc:	d918      	bls.n	800fbf0 <PDM_Filter_Init+0x74>
 800fbbe:	2003      	movs	r0, #3
 800fbc0:	2302      	movs	r3, #2
 800fbc2:	8862      	ldrh	r2, [r4, #2]
 800fbc4:	2a01      	cmp	r2, #1
 800fbc6:	d91d      	bls.n	800fc04 <PDM_Filter_Init+0x88>
 800fbc8:	2140      	movs	r1, #64	; 0x40
 800fbca:	2300      	movs	r3, #0
 800fbcc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800fbce:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800fbd2:	6862      	ldr	r2, [r4, #4]
 800fbd4:	bf04      	itt	eq
 800fbd6:	6421      	streq	r1, [r4, #64]	; 0x40
 800fbd8:	460b      	moveq	r3, r1
 800fbda:	b11a      	cbz	r2, 800fbe4 <PDM_Filter_Init+0x68>
 800fbdc:	f043 0310 	orr.w	r3, r3, #16
 800fbe0:	6423      	str	r3, [r4, #64]	; 0x40
 800fbe2:	62e2      	str	r2, [r4, #44]	; 0x2c
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	8722      	strh	r2, [r4, #56]	; 0x38
 800fbe8:	b908      	cbnz	r0, 800fbee <PDM_Filter_Init+0x72>
 800fbea:	3380      	adds	r3, #128	; 0x80
 800fbec:	6423      	str	r3, [r4, #64]	; 0x40
 800fbee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbf0:	4d23      	ldr	r5, [pc, #140]	; (800fc80 <PDM_Filter_Init+0x104>)
 800fbf2:	d010      	beq.n	800fc16 <PDM_Filter_Init+0x9a>
 800fbf4:	782a      	ldrb	r2, [r5, #0]
 800fbf6:	2a01      	cmp	r2, #1
 800fbf8:	d027      	beq.n	800fc4a <PDM_Filter_Init+0xce>
 800fbfa:	8862      	ldrh	r2, [r4, #2]
 800fbfc:	2a01      	cmp	r2, #1
 800fbfe:	f04f 0001 	mov.w	r0, #1
 800fc02:	d8e1      	bhi.n	800fbc8 <PDM_Filter_Init+0x4c>
 800fc04:	d001      	beq.n	800fc0a <PDM_Filter_Init+0x8e>
 800fc06:	4618      	mov	r0, r3
 800fc08:	e7de      	b.n	800fbc8 <PDM_Filter_Init+0x4c>
 800fc0a:	2220      	movs	r2, #32
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	6422      	str	r2, [r4, #64]	; 0x40
 800fc10:	4613      	mov	r3, r2
 800fc12:	2160      	movs	r1, #96	; 0x60
 800fc14:	e7da      	b.n	800fbcc <PDM_Filter_Init+0x50>
 800fc16:	7829      	ldrb	r1, [r5, #0]
 800fc18:	2900      	cmp	r1, #0
 800fc1a:	d1ee      	bne.n	800fbfa <PDM_Filter_Init+0x7e>
 800fc1c:	4919      	ldr	r1, [pc, #100]	; (800fc84 <PDM_Filter_Init+0x108>)
 800fc1e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800fc8c <PDM_Filter_Init+0x110>
 800fc22:	4f19      	ldr	r7, [pc, #100]	; (800fc88 <PDM_Filter_Init+0x10c>)
 800fc24:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800fc28:	684a      	ldr	r2, [r1, #4]
 800fc2a:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800fc2e:	ea02 0007 	and.w	r0, r2, r7
 800fc32:	4303      	orrs	r3, r0
 800fc34:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800fc38:	4413      	add	r3, r2
 800fc3a:	f841 3f04 	str.w	r3, [r1, #4]!
 800fc3e:	428e      	cmp	r6, r1
 800fc40:	d1f2      	bne.n	800fc28 <PDM_Filter_Init+0xac>
 800fc42:	2001      	movs	r0, #1
 800fc44:	7028      	strb	r0, [r5, #0]
 800fc46:	2300      	movs	r3, #0
 800fc48:	e7bb      	b.n	800fbc2 <PDM_Filter_Init+0x46>
 800fc4a:	490e      	ldr	r1, [pc, #56]	; (800fc84 <PDM_Filter_Init+0x108>)
 800fc4c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800fc8c <PDM_Filter_Init+0x110>
 800fc50:	4f0d      	ldr	r7, [pc, #52]	; (800fc88 <PDM_Filter_Init+0x10c>)
 800fc52:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800fc56:	684a      	ldr	r2, [r1, #4]
 800fc58:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800fc5c:	ea02 0007 	and.w	r0, r2, r7
 800fc60:	4303      	orrs	r3, r0
 800fc62:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800fc66:	4413      	add	r3, r2
 800fc68:	f841 3f04 	str.w	r3, [r1, #4]!
 800fc6c:	428e      	cmp	r6, r1
 800fc6e:	d1f2      	bne.n	800fc56 <PDM_Filter_Init+0xda>
 800fc70:	2300      	movs	r3, #0
 800fc72:	702b      	strb	r3, [r5, #0]
 800fc74:	e7c1      	b.n	800fbfa <PDM_Filter_Init+0x7e>
 800fc76:	bf00      	nop
 800fc78:	b5e8b5cd 	.word	0xb5e8b5cd
 800fc7c:	f407a5c2 	.word	0xf407a5c2
 800fc80:	20000634 	.word	0x20000634
 800fc84:	1ffffffc 	.word	0x1ffffffc
 800fc88:	000ffc00 	.word	0x000ffc00
 800fc8c:	3ff00000 	.word	0x3ff00000

0800fc90 <PDM_Filter_setConfig>:
 800fc90:	4b66      	ldr	r3, [pc, #408]	; (800fe2c <PDM_Filter_setConfig+0x19c>)
 800fc92:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fc94:	429a      	cmp	r2, r3
 800fc96:	d001      	beq.n	800fc9c <PDM_Filter_setConfig+0xc>
 800fc98:	2004      	movs	r0, #4
 800fc9a:	4770      	bx	lr
 800fc9c:	b530      	push	{r4, r5, lr}
 800fc9e:	880a      	ldrh	r2, [r1, #0]
 800fca0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800fca2:	ed2d 8b04 	vpush	{d8-d9}
 800fca6:	4604      	mov	r4, r0
 800fca8:	460d      	mov	r5, r1
 800fcaa:	1e51      	subs	r1, r2, #1
 800fcac:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800fcb0:	2906      	cmp	r1, #6
 800fcb2:	b083      	sub	sp, #12
 800fcb4:	6420      	str	r0, [r4, #64]	; 0x40
 800fcb6:	d91a      	bls.n	800fcee <PDM_Filter_setConfig+0x5e>
 800fcb8:	2008      	movs	r0, #8
 800fcba:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800fcbe:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800fcc2:	4299      	cmp	r1, r3
 800fcc4:	d07e      	beq.n	800fdc4 <PDM_Filter_setConfig+0x134>
 800fcc6:	f113 0f0c 	cmn.w	r3, #12
 800fcca:	da2a      	bge.n	800fd22 <PDM_Filter_setConfig+0x92>
 800fccc:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800fcd0:	3040      	adds	r0, #64	; 0x40
 800fcd2:	80ab      	strh	r3, [r5, #4]
 800fcd4:	8622      	strh	r2, [r4, #48]	; 0x30
 800fcd6:	886b      	ldrh	r3, [r5, #2]
 800fcd8:	8663      	strh	r3, [r4, #50]	; 0x32
 800fcda:	b920      	cbnz	r0, 800fce6 <PDM_Filter_setConfig+0x56>
 800fcdc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fcde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fce2:	6423      	str	r3, [r4, #64]	; 0x40
 800fce4:	2000      	movs	r0, #0
 800fce6:	b003      	add	sp, #12
 800fce8:	ecbd 8b04 	vpop	{d8-d9}
 800fcec:	bd30      	pop	{r4, r5, pc}
 800fcee:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800fcf0:	4291      	cmp	r1, r2
 800fcf2:	d06c      	beq.n	800fdce <PDM_Filter_setConfig+0x13e>
 800fcf4:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800fcf8:	f023 0301 	bic.w	r3, r3, #1
 800fcfc:	4313      	orrs	r3, r2
 800fcfe:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800fd02:	6423      	str	r3, [r4, #64]	; 0x40
 800fd04:	2970      	cmp	r1, #112	; 0x70
 800fd06:	f003 030f 	and.w	r3, r3, #15
 800fd0a:	f103 33ff 	add.w	r3, r3, #4294967295
 800fd0e:	d066      	beq.n	800fdde <PDM_Filter_setConfig+0x14e>
 800fd10:	2b06      	cmp	r3, #6
 800fd12:	f200 8089 	bhi.w	800fe28 <PDM_Filter_setConfig+0x198>
 800fd16:	e8df f003 	tbb	[pc, r3]
 800fd1a:	4f52      	.short	0x4f52
 800fd1c:	3d43494c 	.word	0x3d43494c
 800fd20:	46          	.byte	0x46
 800fd21:	00          	.byte	0x00
 800fd22:	2b33      	cmp	r3, #51	; 0x33
 800fd24:	dc32      	bgt.n	800fd8c <PDM_Filter_setConfig+0xfc>
 800fd26:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800fd28:	f002 020f 	and.w	r2, r2, #15
 800fd2c:	3a01      	subs	r2, #1
 800fd2e:	2a06      	cmp	r2, #6
 800fd30:	d872      	bhi.n	800fe18 <PDM_Filter_setConfig+0x188>
 800fd32:	493f      	ldr	r1, [pc, #252]	; (800fe30 <PDM_Filter_setConfig+0x1a0>)
 800fd34:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800fd38:	ed92 9a00 	vldr	s18, [r2]
 800fd3c:	ed92 8a07 	vldr	s16, [r2, #28]
 800fd40:	9001      	str	r0, [sp, #4]
 800fd42:	ee07 3a90 	vmov	s15, r3
 800fd46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd4a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800fd4e:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800fd52:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800fd56:	f002 fe91 	bl	8012a7c <powf>
 800fd5a:	eddf 0a36 	vldr	s1, [pc, #216]	; 800fe34 <PDM_Filter_setConfig+0x1a4>
 800fd5e:	eef0 8a40 	vmov.f32	s17, s0
 800fd62:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800fd66:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800fd6a:	f002 fe87 	bl	8012a7c <powf>
 800fd6e:	ee28 8a28 	vmul.f32	s16, s16, s17
 800fd72:	ee28 0a00 	vmul.f32	s0, s16, s0
 800fd76:	f002 fe5d 	bl	8012a34 <roundf>
 800fd7a:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800fd7e:	88ab      	ldrh	r3, [r5, #4]
 800fd80:	882a      	ldrh	r2, [r5, #0]
 800fd82:	9801      	ldr	r0, [sp, #4]
 800fd84:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800fd88:	8723      	strh	r3, [r4, #56]	; 0x38
 800fd8a:	e7a3      	b.n	800fcd4 <PDM_Filter_setConfig+0x44>
 800fd8c:	2333      	movs	r3, #51	; 0x33
 800fd8e:	3040      	adds	r0, #64	; 0x40
 800fd90:	80ab      	strh	r3, [r5, #4]
 800fd92:	e79f      	b.n	800fcd4 <PDM_Filter_setConfig+0x44>
 800fd94:	4b28      	ldr	r3, [pc, #160]	; (800fe38 <PDM_Filter_setConfig+0x1a8>)
 800fd96:	64a3      	str	r3, [r4, #72]	; 0x48
 800fd98:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800fd9c:	2000      	movs	r0, #0
 800fd9e:	e792      	b.n	800fcc6 <PDM_Filter_setConfig+0x36>
 800fda0:	4b26      	ldr	r3, [pc, #152]	; (800fe3c <PDM_Filter_setConfig+0x1ac>)
 800fda2:	64a3      	str	r3, [r4, #72]	; 0x48
 800fda4:	e7f8      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fda6:	4b26      	ldr	r3, [pc, #152]	; (800fe40 <PDM_Filter_setConfig+0x1b0>)
 800fda8:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdaa:	e7f5      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdac:	4b25      	ldr	r3, [pc, #148]	; (800fe44 <PDM_Filter_setConfig+0x1b4>)
 800fdae:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdb0:	e7f2      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdb2:	4b25      	ldr	r3, [pc, #148]	; (800fe48 <PDM_Filter_setConfig+0x1b8>)
 800fdb4:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdb6:	e7ef      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdb8:	4b24      	ldr	r3, [pc, #144]	; (800fe4c <PDM_Filter_setConfig+0x1bc>)
 800fdba:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdbc:	e7ec      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdbe:	4b24      	ldr	r3, [pc, #144]	; (800fe50 <PDM_Filter_setConfig+0x1c0>)
 800fdc0:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdc2:	e7e9      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdc4:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800fdc6:	4291      	cmp	r1, r2
 800fdc8:	f47f af7d 	bne.w	800fcc6 <PDM_Filter_setConfig+0x36>
 800fdcc:	e783      	b.n	800fcd6 <PDM_Filter_setConfig+0x46>
 800fdce:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800fdd2:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800fdd6:	4299      	cmp	r1, r3
 800fdd8:	d023      	beq.n	800fe22 <PDM_Filter_setConfig+0x192>
 800fdda:	2000      	movs	r0, #0
 800fddc:	e773      	b.n	800fcc6 <PDM_Filter_setConfig+0x36>
 800fdde:	2b06      	cmp	r3, #6
 800fde0:	d822      	bhi.n	800fe28 <PDM_Filter_setConfig+0x198>
 800fde2:	e8df f003 	tbb	[pc, r3]
 800fde6:	1316      	.short	0x1316
 800fde8:	070a0d10 	.word	0x070a0d10
 800fdec:	04          	.byte	0x04
 800fded:	00          	.byte	0x00
 800fdee:	4b19      	ldr	r3, [pc, #100]	; (800fe54 <PDM_Filter_setConfig+0x1c4>)
 800fdf0:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdf2:	e7d1      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdf4:	4b18      	ldr	r3, [pc, #96]	; (800fe58 <PDM_Filter_setConfig+0x1c8>)
 800fdf6:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdf8:	e7ce      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fdfa:	4b18      	ldr	r3, [pc, #96]	; (800fe5c <PDM_Filter_setConfig+0x1cc>)
 800fdfc:	64a3      	str	r3, [r4, #72]	; 0x48
 800fdfe:	e7cb      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fe00:	4b17      	ldr	r3, [pc, #92]	; (800fe60 <PDM_Filter_setConfig+0x1d0>)
 800fe02:	64a3      	str	r3, [r4, #72]	; 0x48
 800fe04:	e7c8      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fe06:	4b17      	ldr	r3, [pc, #92]	; (800fe64 <PDM_Filter_setConfig+0x1d4>)
 800fe08:	64a3      	str	r3, [r4, #72]	; 0x48
 800fe0a:	e7c5      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fe0c:	4b16      	ldr	r3, [pc, #88]	; (800fe68 <PDM_Filter_setConfig+0x1d8>)
 800fe0e:	64a3      	str	r3, [r4, #72]	; 0x48
 800fe10:	e7c2      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fe12:	4b16      	ldr	r3, [pc, #88]	; (800fe6c <PDM_Filter_setConfig+0x1dc>)
 800fe14:	64a3      	str	r3, [r4, #72]	; 0x48
 800fe16:	e7bf      	b.n	800fd98 <PDM_Filter_setConfig+0x108>
 800fe18:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800fe70 <PDM_Filter_setConfig+0x1e0>
 800fe1c:	eeb0 9a48 	vmov.f32	s18, s16
 800fe20:	e78e      	b.n	800fd40 <PDM_Filter_setConfig+0xb0>
 800fe22:	886b      	ldrh	r3, [r5, #2]
 800fe24:	8663      	strh	r3, [r4, #50]	; 0x32
 800fe26:	e759      	b.n	800fcdc <PDM_Filter_setConfig+0x4c>
 800fe28:	2000      	movs	r0, #0
 800fe2a:	e746      	b.n	800fcba <PDM_Filter_setConfig+0x2a>
 800fe2c:	b5e8b5cd 	.word	0xb5e8b5cd
 800fe30:	08013a08 	.word	0x08013a08
 800fe34:	42000000 	.word	0x42000000
 800fe38:	0800e1fd 	.word	0x0800e1fd
 800fe3c:	0800e0dd 	.word	0x0800e0dd
 800fe40:	0800e38d 	.word	0x0800e38d
 800fe44:	0800ebd1 	.word	0x0800ebd1
 800fe48:	0800e931 	.word	0x0800e931
 800fe4c:	0800e711 	.word	0x0800e711
 800fe50:	0800e525 	.word	0x0800e525
 800fe54:	0800f1dd 	.word	0x0800f1dd
 800fe58:	0800f0a5 	.word	0x0800f0a5
 800fe5c:	0800efc1 	.word	0x0800efc1
 800fe60:	0800f859 	.word	0x0800f859
 800fe64:	0800f645 	.word	0x0800f645
 800fe68:	0800f48d 	.word	0x0800f48d
 800fe6c:	0800f321 	.word	0x0800f321
 800fe70:	00000000 	.word	0x00000000

0800fe74 <PDM_Filter>:
 800fe74:	b410      	push	{r4}
 800fe76:	4b0c      	ldr	r3, [pc, #48]	; (800fea8 <PDM_Filter+0x34>)
 800fe78:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800fe7a:	429c      	cmp	r4, r3
 800fe7c:	d003      	beq.n	800fe86 <PDM_Filter+0x12>
 800fe7e:	2004      	movs	r0, #4
 800fe80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe84:	4770      	bx	lr
 800fe86:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800fe88:	05dc      	lsls	r4, r3, #23
 800fe8a:	d407      	bmi.n	800fe9c <PDM_Filter+0x28>
 800fe8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800fe90:	bf14      	ite	ne
 800fe92:	2020      	movne	r0, #32
 800fe94:	2030      	moveq	r0, #48	; 0x30
 800fe96:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe9a:	4770      	bx	lr
 800fe9c:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800fe9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fea2:	320c      	adds	r2, #12
 800fea4:	4718      	bx	r3
 800fea6:	bf00      	nop
 800fea8:	b5e8b5cd 	.word	0xb5e8b5cd

0800feac <CRC_Lock>:
 800feac:	4a17      	ldr	r2, [pc, #92]	; (800ff0c <CRC_Lock+0x60>)
 800feae:	6813      	ldr	r3, [r2, #0]
 800feb0:	b410      	push	{r4}
 800feb2:	f023 0301 	bic.w	r3, r3, #1
 800feb6:	4c16      	ldr	r4, [pc, #88]	; (800ff10 <CRC_Lock+0x64>)
 800feb8:	6013      	str	r3, [r2, #0]
 800feba:	6823      	ldr	r3, [r4, #0]
 800febc:	b933      	cbnz	r3, 800fecc <CRC_Lock+0x20>
 800febe:	4b15      	ldr	r3, [pc, #84]	; (800ff14 <CRC_Lock+0x68>)
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fec6:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800feca:	d00f      	beq.n	800feec <CRC_Lock+0x40>
 800fecc:	4a12      	ldr	r2, [pc, #72]	; (800ff18 <CRC_Lock+0x6c>)
 800fece:	2301      	movs	r3, #1
 800fed0:	6013      	str	r3, [r2, #0]
 800fed2:	6813      	ldr	r3, [r2, #0]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d1fc      	bne.n	800fed2 <CRC_Lock+0x26>
 800fed8:	4b10      	ldr	r3, [pc, #64]	; (800ff1c <CRC_Lock+0x70>)
 800feda:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fede:	6018      	str	r0, [r3, #0]
 800fee0:	6818      	ldr	r0, [r3, #0]
 800fee2:	1a08      	subs	r0, r1, r0
 800fee4:	fab0 f080 	clz	r0, r0
 800fee8:	0940      	lsrs	r0, r0, #5
 800feea:	4770      	bx	lr
 800feec:	4a0c      	ldr	r2, [pc, #48]	; (800ff20 <CRC_Lock+0x74>)
 800feee:	2301      	movs	r3, #1
 800fef0:	6013      	str	r3, [r2, #0]
 800fef2:	6813      	ldr	r3, [r2, #0]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d1fc      	bne.n	800fef2 <CRC_Lock+0x46>
 800fef8:	4b0a      	ldr	r3, [pc, #40]	; (800ff24 <CRC_Lock+0x78>)
 800fefa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fefe:	6018      	str	r0, [r3, #0]
 800ff00:	6818      	ldr	r0, [r3, #0]
 800ff02:	1a40      	subs	r0, r0, r1
 800ff04:	fab0 f080 	clz	r0, r0
 800ff08:	0940      	lsrs	r0, r0, #5
 800ff0a:	4770      	bx	lr
 800ff0c:	e0002000 	.word	0xe0002000
 800ff10:	e0042000 	.word	0xe0042000
 800ff14:	5c001000 	.word	0x5c001000
 800ff18:	40023008 	.word	0x40023008
 800ff1c:	40023000 	.word	0x40023000
 800ff20:	58024c08 	.word	0x58024c08
 800ff24:	58024c00 	.word	0x58024c00

0800ff28 <__errno>:
 800ff28:	4b01      	ldr	r3, [pc, #4]	; (800ff30 <__errno+0x8>)
 800ff2a:	6818      	ldr	r0, [r3, #0]
 800ff2c:	4770      	bx	lr
 800ff2e:	bf00      	nop
 800ff30:	20000448 	.word	0x20000448

0800ff34 <__libc_init_array>:
 800ff34:	b570      	push	{r4, r5, r6, lr}
 800ff36:	4d0d      	ldr	r5, [pc, #52]	; (800ff6c <__libc_init_array+0x38>)
 800ff38:	4c0d      	ldr	r4, [pc, #52]	; (800ff70 <__libc_init_array+0x3c>)
 800ff3a:	1b64      	subs	r4, r4, r5
 800ff3c:	10a4      	asrs	r4, r4, #2
 800ff3e:	2600      	movs	r6, #0
 800ff40:	42a6      	cmp	r6, r4
 800ff42:	d109      	bne.n	800ff58 <__libc_init_array+0x24>
 800ff44:	4d0b      	ldr	r5, [pc, #44]	; (800ff74 <__libc_init_array+0x40>)
 800ff46:	4c0c      	ldr	r4, [pc, #48]	; (800ff78 <__libc_init_array+0x44>)
 800ff48:	f003 f96a 	bl	8013220 <_init>
 800ff4c:	1b64      	subs	r4, r4, r5
 800ff4e:	10a4      	asrs	r4, r4, #2
 800ff50:	2600      	movs	r6, #0
 800ff52:	42a6      	cmp	r6, r4
 800ff54:	d105      	bne.n	800ff62 <__libc_init_array+0x2e>
 800ff56:	bd70      	pop	{r4, r5, r6, pc}
 800ff58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff5c:	4798      	blx	r3
 800ff5e:	3601      	adds	r6, #1
 800ff60:	e7ee      	b.n	800ff40 <__libc_init_array+0xc>
 800ff62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff66:	4798      	blx	r3
 800ff68:	3601      	adds	r6, #1
 800ff6a:	e7f2      	b.n	800ff52 <__libc_init_array+0x1e>
 800ff6c:	08013f54 	.word	0x08013f54
 800ff70:	08013f54 	.word	0x08013f54
 800ff74:	08013f54 	.word	0x08013f54
 800ff78:	08013f58 	.word	0x08013f58

0800ff7c <memcpy>:
 800ff7c:	440a      	add	r2, r1
 800ff7e:	4291      	cmp	r1, r2
 800ff80:	f100 33ff 	add.w	r3, r0, #4294967295
 800ff84:	d100      	bne.n	800ff88 <memcpy+0xc>
 800ff86:	4770      	bx	lr
 800ff88:	b510      	push	{r4, lr}
 800ff8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff92:	4291      	cmp	r1, r2
 800ff94:	d1f9      	bne.n	800ff8a <memcpy+0xe>
 800ff96:	bd10      	pop	{r4, pc}

0800ff98 <memmove>:
 800ff98:	4288      	cmp	r0, r1
 800ff9a:	b510      	push	{r4, lr}
 800ff9c:	eb01 0402 	add.w	r4, r1, r2
 800ffa0:	d902      	bls.n	800ffa8 <memmove+0x10>
 800ffa2:	4284      	cmp	r4, r0
 800ffa4:	4623      	mov	r3, r4
 800ffa6:	d807      	bhi.n	800ffb8 <memmove+0x20>
 800ffa8:	1e43      	subs	r3, r0, #1
 800ffaa:	42a1      	cmp	r1, r4
 800ffac:	d008      	beq.n	800ffc0 <memmove+0x28>
 800ffae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ffb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ffb6:	e7f8      	b.n	800ffaa <memmove+0x12>
 800ffb8:	4402      	add	r2, r0
 800ffba:	4601      	mov	r1, r0
 800ffbc:	428a      	cmp	r2, r1
 800ffbe:	d100      	bne.n	800ffc2 <memmove+0x2a>
 800ffc0:	bd10      	pop	{r4, pc}
 800ffc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ffc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ffca:	e7f7      	b.n	800ffbc <memmove+0x24>

0800ffcc <memset>:
 800ffcc:	4402      	add	r2, r0
 800ffce:	4603      	mov	r3, r0
 800ffd0:	4293      	cmp	r3, r2
 800ffd2:	d100      	bne.n	800ffd6 <memset+0xa>
 800ffd4:	4770      	bx	lr
 800ffd6:	f803 1b01 	strb.w	r1, [r3], #1
 800ffda:	e7f9      	b.n	800ffd0 <memset+0x4>

0800ffdc <__cvt>:
 800ffdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffe0:	ec55 4b10 	vmov	r4, r5, d0
 800ffe4:	2d00      	cmp	r5, #0
 800ffe6:	460e      	mov	r6, r1
 800ffe8:	4619      	mov	r1, r3
 800ffea:	462b      	mov	r3, r5
 800ffec:	bfbb      	ittet	lt
 800ffee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fff2:	461d      	movlt	r5, r3
 800fff4:	2300      	movge	r3, #0
 800fff6:	232d      	movlt	r3, #45	; 0x2d
 800fff8:	700b      	strb	r3, [r1, #0]
 800fffa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fffc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010000:	4691      	mov	r9, r2
 8010002:	f023 0820 	bic.w	r8, r3, #32
 8010006:	bfbc      	itt	lt
 8010008:	4622      	movlt	r2, r4
 801000a:	4614      	movlt	r4, r2
 801000c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010010:	d005      	beq.n	801001e <__cvt+0x42>
 8010012:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010016:	d100      	bne.n	801001a <__cvt+0x3e>
 8010018:	3601      	adds	r6, #1
 801001a:	2102      	movs	r1, #2
 801001c:	e000      	b.n	8010020 <__cvt+0x44>
 801001e:	2103      	movs	r1, #3
 8010020:	ab03      	add	r3, sp, #12
 8010022:	9301      	str	r3, [sp, #4]
 8010024:	ab02      	add	r3, sp, #8
 8010026:	9300      	str	r3, [sp, #0]
 8010028:	ec45 4b10 	vmov	d0, r4, r5
 801002c:	4653      	mov	r3, sl
 801002e:	4632      	mov	r2, r6
 8010030:	f000 fcee 	bl	8010a10 <_dtoa_r>
 8010034:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010038:	4607      	mov	r7, r0
 801003a:	d102      	bne.n	8010042 <__cvt+0x66>
 801003c:	f019 0f01 	tst.w	r9, #1
 8010040:	d022      	beq.n	8010088 <__cvt+0xac>
 8010042:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010046:	eb07 0906 	add.w	r9, r7, r6
 801004a:	d110      	bne.n	801006e <__cvt+0x92>
 801004c:	783b      	ldrb	r3, [r7, #0]
 801004e:	2b30      	cmp	r3, #48	; 0x30
 8010050:	d10a      	bne.n	8010068 <__cvt+0x8c>
 8010052:	2200      	movs	r2, #0
 8010054:	2300      	movs	r3, #0
 8010056:	4620      	mov	r0, r4
 8010058:	4629      	mov	r1, r5
 801005a:	f7f0 fd55 	bl	8000b08 <__aeabi_dcmpeq>
 801005e:	b918      	cbnz	r0, 8010068 <__cvt+0x8c>
 8010060:	f1c6 0601 	rsb	r6, r6, #1
 8010064:	f8ca 6000 	str.w	r6, [sl]
 8010068:	f8da 3000 	ldr.w	r3, [sl]
 801006c:	4499      	add	r9, r3
 801006e:	2200      	movs	r2, #0
 8010070:	2300      	movs	r3, #0
 8010072:	4620      	mov	r0, r4
 8010074:	4629      	mov	r1, r5
 8010076:	f7f0 fd47 	bl	8000b08 <__aeabi_dcmpeq>
 801007a:	b108      	cbz	r0, 8010080 <__cvt+0xa4>
 801007c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010080:	2230      	movs	r2, #48	; 0x30
 8010082:	9b03      	ldr	r3, [sp, #12]
 8010084:	454b      	cmp	r3, r9
 8010086:	d307      	bcc.n	8010098 <__cvt+0xbc>
 8010088:	9b03      	ldr	r3, [sp, #12]
 801008a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801008c:	1bdb      	subs	r3, r3, r7
 801008e:	4638      	mov	r0, r7
 8010090:	6013      	str	r3, [r2, #0]
 8010092:	b004      	add	sp, #16
 8010094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010098:	1c59      	adds	r1, r3, #1
 801009a:	9103      	str	r1, [sp, #12]
 801009c:	701a      	strb	r2, [r3, #0]
 801009e:	e7f0      	b.n	8010082 <__cvt+0xa6>

080100a0 <__exponent>:
 80100a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80100a2:	4603      	mov	r3, r0
 80100a4:	2900      	cmp	r1, #0
 80100a6:	bfb8      	it	lt
 80100a8:	4249      	neglt	r1, r1
 80100aa:	f803 2b02 	strb.w	r2, [r3], #2
 80100ae:	bfb4      	ite	lt
 80100b0:	222d      	movlt	r2, #45	; 0x2d
 80100b2:	222b      	movge	r2, #43	; 0x2b
 80100b4:	2909      	cmp	r1, #9
 80100b6:	7042      	strb	r2, [r0, #1]
 80100b8:	dd2a      	ble.n	8010110 <__exponent+0x70>
 80100ba:	f10d 0407 	add.w	r4, sp, #7
 80100be:	46a4      	mov	ip, r4
 80100c0:	270a      	movs	r7, #10
 80100c2:	46a6      	mov	lr, r4
 80100c4:	460a      	mov	r2, r1
 80100c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80100ca:	fb07 1516 	mls	r5, r7, r6, r1
 80100ce:	3530      	adds	r5, #48	; 0x30
 80100d0:	2a63      	cmp	r2, #99	; 0x63
 80100d2:	f104 34ff 	add.w	r4, r4, #4294967295
 80100d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80100da:	4631      	mov	r1, r6
 80100dc:	dcf1      	bgt.n	80100c2 <__exponent+0x22>
 80100de:	3130      	adds	r1, #48	; 0x30
 80100e0:	f1ae 0502 	sub.w	r5, lr, #2
 80100e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80100e8:	1c44      	adds	r4, r0, #1
 80100ea:	4629      	mov	r1, r5
 80100ec:	4561      	cmp	r1, ip
 80100ee:	d30a      	bcc.n	8010106 <__exponent+0x66>
 80100f0:	f10d 0209 	add.w	r2, sp, #9
 80100f4:	eba2 020e 	sub.w	r2, r2, lr
 80100f8:	4565      	cmp	r5, ip
 80100fa:	bf88      	it	hi
 80100fc:	2200      	movhi	r2, #0
 80100fe:	4413      	add	r3, r2
 8010100:	1a18      	subs	r0, r3, r0
 8010102:	b003      	add	sp, #12
 8010104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010106:	f811 2b01 	ldrb.w	r2, [r1], #1
 801010a:	f804 2f01 	strb.w	r2, [r4, #1]!
 801010e:	e7ed      	b.n	80100ec <__exponent+0x4c>
 8010110:	2330      	movs	r3, #48	; 0x30
 8010112:	3130      	adds	r1, #48	; 0x30
 8010114:	7083      	strb	r3, [r0, #2]
 8010116:	70c1      	strb	r1, [r0, #3]
 8010118:	1d03      	adds	r3, r0, #4
 801011a:	e7f1      	b.n	8010100 <__exponent+0x60>

0801011c <_printf_float>:
 801011c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010120:	ed2d 8b02 	vpush	{d8}
 8010124:	b08d      	sub	sp, #52	; 0x34
 8010126:	460c      	mov	r4, r1
 8010128:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801012c:	4616      	mov	r6, r2
 801012e:	461f      	mov	r7, r3
 8010130:	4605      	mov	r5, r0
 8010132:	f001 fb51 	bl	80117d8 <_localeconv_r>
 8010136:	f8d0 a000 	ldr.w	sl, [r0]
 801013a:	4650      	mov	r0, sl
 801013c:	f7f0 f862 	bl	8000204 <strlen>
 8010140:	2300      	movs	r3, #0
 8010142:	930a      	str	r3, [sp, #40]	; 0x28
 8010144:	6823      	ldr	r3, [r4, #0]
 8010146:	9305      	str	r3, [sp, #20]
 8010148:	f8d8 3000 	ldr.w	r3, [r8]
 801014c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010150:	3307      	adds	r3, #7
 8010152:	f023 0307 	bic.w	r3, r3, #7
 8010156:	f103 0208 	add.w	r2, r3, #8
 801015a:	f8c8 2000 	str.w	r2, [r8]
 801015e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010162:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010166:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801016a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801016e:	9307      	str	r3, [sp, #28]
 8010170:	f8cd 8018 	str.w	r8, [sp, #24]
 8010174:	ee08 0a10 	vmov	s16, r0
 8010178:	4b9f      	ldr	r3, [pc, #636]	; (80103f8 <_printf_float+0x2dc>)
 801017a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801017e:	f04f 32ff 	mov.w	r2, #4294967295
 8010182:	f7f0 fcf3 	bl	8000b6c <__aeabi_dcmpun>
 8010186:	bb88      	cbnz	r0, 80101ec <_printf_float+0xd0>
 8010188:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801018c:	4b9a      	ldr	r3, [pc, #616]	; (80103f8 <_printf_float+0x2dc>)
 801018e:	f04f 32ff 	mov.w	r2, #4294967295
 8010192:	f7f0 fccd 	bl	8000b30 <__aeabi_dcmple>
 8010196:	bb48      	cbnz	r0, 80101ec <_printf_float+0xd0>
 8010198:	2200      	movs	r2, #0
 801019a:	2300      	movs	r3, #0
 801019c:	4640      	mov	r0, r8
 801019e:	4649      	mov	r1, r9
 80101a0:	f7f0 fcbc 	bl	8000b1c <__aeabi_dcmplt>
 80101a4:	b110      	cbz	r0, 80101ac <_printf_float+0x90>
 80101a6:	232d      	movs	r3, #45	; 0x2d
 80101a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80101ac:	4b93      	ldr	r3, [pc, #588]	; (80103fc <_printf_float+0x2e0>)
 80101ae:	4894      	ldr	r0, [pc, #592]	; (8010400 <_printf_float+0x2e4>)
 80101b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80101b4:	bf94      	ite	ls
 80101b6:	4698      	movls	r8, r3
 80101b8:	4680      	movhi	r8, r0
 80101ba:	2303      	movs	r3, #3
 80101bc:	6123      	str	r3, [r4, #16]
 80101be:	9b05      	ldr	r3, [sp, #20]
 80101c0:	f023 0204 	bic.w	r2, r3, #4
 80101c4:	6022      	str	r2, [r4, #0]
 80101c6:	f04f 0900 	mov.w	r9, #0
 80101ca:	9700      	str	r7, [sp, #0]
 80101cc:	4633      	mov	r3, r6
 80101ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80101d0:	4621      	mov	r1, r4
 80101d2:	4628      	mov	r0, r5
 80101d4:	f000 f9d8 	bl	8010588 <_printf_common>
 80101d8:	3001      	adds	r0, #1
 80101da:	f040 8090 	bne.w	80102fe <_printf_float+0x1e2>
 80101de:	f04f 30ff 	mov.w	r0, #4294967295
 80101e2:	b00d      	add	sp, #52	; 0x34
 80101e4:	ecbd 8b02 	vpop	{d8}
 80101e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ec:	4642      	mov	r2, r8
 80101ee:	464b      	mov	r3, r9
 80101f0:	4640      	mov	r0, r8
 80101f2:	4649      	mov	r1, r9
 80101f4:	f7f0 fcba 	bl	8000b6c <__aeabi_dcmpun>
 80101f8:	b140      	cbz	r0, 801020c <_printf_float+0xf0>
 80101fa:	464b      	mov	r3, r9
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	bfbc      	itt	lt
 8010200:	232d      	movlt	r3, #45	; 0x2d
 8010202:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010206:	487f      	ldr	r0, [pc, #508]	; (8010404 <_printf_float+0x2e8>)
 8010208:	4b7f      	ldr	r3, [pc, #508]	; (8010408 <_printf_float+0x2ec>)
 801020a:	e7d1      	b.n	80101b0 <_printf_float+0x94>
 801020c:	6863      	ldr	r3, [r4, #4]
 801020e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010212:	9206      	str	r2, [sp, #24]
 8010214:	1c5a      	adds	r2, r3, #1
 8010216:	d13f      	bne.n	8010298 <_printf_float+0x17c>
 8010218:	2306      	movs	r3, #6
 801021a:	6063      	str	r3, [r4, #4]
 801021c:	9b05      	ldr	r3, [sp, #20]
 801021e:	6861      	ldr	r1, [r4, #4]
 8010220:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010224:	2300      	movs	r3, #0
 8010226:	9303      	str	r3, [sp, #12]
 8010228:	ab0a      	add	r3, sp, #40	; 0x28
 801022a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801022e:	ab09      	add	r3, sp, #36	; 0x24
 8010230:	ec49 8b10 	vmov	d0, r8, r9
 8010234:	9300      	str	r3, [sp, #0]
 8010236:	6022      	str	r2, [r4, #0]
 8010238:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801023c:	4628      	mov	r0, r5
 801023e:	f7ff fecd 	bl	800ffdc <__cvt>
 8010242:	9b06      	ldr	r3, [sp, #24]
 8010244:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010246:	2b47      	cmp	r3, #71	; 0x47
 8010248:	4680      	mov	r8, r0
 801024a:	d108      	bne.n	801025e <_printf_float+0x142>
 801024c:	1cc8      	adds	r0, r1, #3
 801024e:	db02      	blt.n	8010256 <_printf_float+0x13a>
 8010250:	6863      	ldr	r3, [r4, #4]
 8010252:	4299      	cmp	r1, r3
 8010254:	dd41      	ble.n	80102da <_printf_float+0x1be>
 8010256:	f1ab 0b02 	sub.w	fp, fp, #2
 801025a:	fa5f fb8b 	uxtb.w	fp, fp
 801025e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010262:	d820      	bhi.n	80102a6 <_printf_float+0x18a>
 8010264:	3901      	subs	r1, #1
 8010266:	465a      	mov	r2, fp
 8010268:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801026c:	9109      	str	r1, [sp, #36]	; 0x24
 801026e:	f7ff ff17 	bl	80100a0 <__exponent>
 8010272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010274:	1813      	adds	r3, r2, r0
 8010276:	2a01      	cmp	r2, #1
 8010278:	4681      	mov	r9, r0
 801027a:	6123      	str	r3, [r4, #16]
 801027c:	dc02      	bgt.n	8010284 <_printf_float+0x168>
 801027e:	6822      	ldr	r2, [r4, #0]
 8010280:	07d2      	lsls	r2, r2, #31
 8010282:	d501      	bpl.n	8010288 <_printf_float+0x16c>
 8010284:	3301      	adds	r3, #1
 8010286:	6123      	str	r3, [r4, #16]
 8010288:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801028c:	2b00      	cmp	r3, #0
 801028e:	d09c      	beq.n	80101ca <_printf_float+0xae>
 8010290:	232d      	movs	r3, #45	; 0x2d
 8010292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010296:	e798      	b.n	80101ca <_printf_float+0xae>
 8010298:	9a06      	ldr	r2, [sp, #24]
 801029a:	2a47      	cmp	r2, #71	; 0x47
 801029c:	d1be      	bne.n	801021c <_printf_float+0x100>
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d1bc      	bne.n	801021c <_printf_float+0x100>
 80102a2:	2301      	movs	r3, #1
 80102a4:	e7b9      	b.n	801021a <_printf_float+0xfe>
 80102a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80102aa:	d118      	bne.n	80102de <_printf_float+0x1c2>
 80102ac:	2900      	cmp	r1, #0
 80102ae:	6863      	ldr	r3, [r4, #4]
 80102b0:	dd0b      	ble.n	80102ca <_printf_float+0x1ae>
 80102b2:	6121      	str	r1, [r4, #16]
 80102b4:	b913      	cbnz	r3, 80102bc <_printf_float+0x1a0>
 80102b6:	6822      	ldr	r2, [r4, #0]
 80102b8:	07d0      	lsls	r0, r2, #31
 80102ba:	d502      	bpl.n	80102c2 <_printf_float+0x1a6>
 80102bc:	3301      	adds	r3, #1
 80102be:	440b      	add	r3, r1
 80102c0:	6123      	str	r3, [r4, #16]
 80102c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80102c4:	f04f 0900 	mov.w	r9, #0
 80102c8:	e7de      	b.n	8010288 <_printf_float+0x16c>
 80102ca:	b913      	cbnz	r3, 80102d2 <_printf_float+0x1b6>
 80102cc:	6822      	ldr	r2, [r4, #0]
 80102ce:	07d2      	lsls	r2, r2, #31
 80102d0:	d501      	bpl.n	80102d6 <_printf_float+0x1ba>
 80102d2:	3302      	adds	r3, #2
 80102d4:	e7f4      	b.n	80102c0 <_printf_float+0x1a4>
 80102d6:	2301      	movs	r3, #1
 80102d8:	e7f2      	b.n	80102c0 <_printf_float+0x1a4>
 80102da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80102de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102e0:	4299      	cmp	r1, r3
 80102e2:	db05      	blt.n	80102f0 <_printf_float+0x1d4>
 80102e4:	6823      	ldr	r3, [r4, #0]
 80102e6:	6121      	str	r1, [r4, #16]
 80102e8:	07d8      	lsls	r0, r3, #31
 80102ea:	d5ea      	bpl.n	80102c2 <_printf_float+0x1a6>
 80102ec:	1c4b      	adds	r3, r1, #1
 80102ee:	e7e7      	b.n	80102c0 <_printf_float+0x1a4>
 80102f0:	2900      	cmp	r1, #0
 80102f2:	bfd4      	ite	le
 80102f4:	f1c1 0202 	rsble	r2, r1, #2
 80102f8:	2201      	movgt	r2, #1
 80102fa:	4413      	add	r3, r2
 80102fc:	e7e0      	b.n	80102c0 <_printf_float+0x1a4>
 80102fe:	6823      	ldr	r3, [r4, #0]
 8010300:	055a      	lsls	r2, r3, #21
 8010302:	d407      	bmi.n	8010314 <_printf_float+0x1f8>
 8010304:	6923      	ldr	r3, [r4, #16]
 8010306:	4642      	mov	r2, r8
 8010308:	4631      	mov	r1, r6
 801030a:	4628      	mov	r0, r5
 801030c:	47b8      	blx	r7
 801030e:	3001      	adds	r0, #1
 8010310:	d12c      	bne.n	801036c <_printf_float+0x250>
 8010312:	e764      	b.n	80101de <_printf_float+0xc2>
 8010314:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010318:	f240 80e0 	bls.w	80104dc <_printf_float+0x3c0>
 801031c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010320:	2200      	movs	r2, #0
 8010322:	2300      	movs	r3, #0
 8010324:	f7f0 fbf0 	bl	8000b08 <__aeabi_dcmpeq>
 8010328:	2800      	cmp	r0, #0
 801032a:	d034      	beq.n	8010396 <_printf_float+0x27a>
 801032c:	4a37      	ldr	r2, [pc, #220]	; (801040c <_printf_float+0x2f0>)
 801032e:	2301      	movs	r3, #1
 8010330:	4631      	mov	r1, r6
 8010332:	4628      	mov	r0, r5
 8010334:	47b8      	blx	r7
 8010336:	3001      	adds	r0, #1
 8010338:	f43f af51 	beq.w	80101de <_printf_float+0xc2>
 801033c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010340:	429a      	cmp	r2, r3
 8010342:	db02      	blt.n	801034a <_printf_float+0x22e>
 8010344:	6823      	ldr	r3, [r4, #0]
 8010346:	07d8      	lsls	r0, r3, #31
 8010348:	d510      	bpl.n	801036c <_printf_float+0x250>
 801034a:	ee18 3a10 	vmov	r3, s16
 801034e:	4652      	mov	r2, sl
 8010350:	4631      	mov	r1, r6
 8010352:	4628      	mov	r0, r5
 8010354:	47b8      	blx	r7
 8010356:	3001      	adds	r0, #1
 8010358:	f43f af41 	beq.w	80101de <_printf_float+0xc2>
 801035c:	f04f 0800 	mov.w	r8, #0
 8010360:	f104 091a 	add.w	r9, r4, #26
 8010364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010366:	3b01      	subs	r3, #1
 8010368:	4543      	cmp	r3, r8
 801036a:	dc09      	bgt.n	8010380 <_printf_float+0x264>
 801036c:	6823      	ldr	r3, [r4, #0]
 801036e:	079b      	lsls	r3, r3, #30
 8010370:	f100 8105 	bmi.w	801057e <_printf_float+0x462>
 8010374:	68e0      	ldr	r0, [r4, #12]
 8010376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010378:	4298      	cmp	r0, r3
 801037a:	bfb8      	it	lt
 801037c:	4618      	movlt	r0, r3
 801037e:	e730      	b.n	80101e2 <_printf_float+0xc6>
 8010380:	2301      	movs	r3, #1
 8010382:	464a      	mov	r2, r9
 8010384:	4631      	mov	r1, r6
 8010386:	4628      	mov	r0, r5
 8010388:	47b8      	blx	r7
 801038a:	3001      	adds	r0, #1
 801038c:	f43f af27 	beq.w	80101de <_printf_float+0xc2>
 8010390:	f108 0801 	add.w	r8, r8, #1
 8010394:	e7e6      	b.n	8010364 <_printf_float+0x248>
 8010396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010398:	2b00      	cmp	r3, #0
 801039a:	dc39      	bgt.n	8010410 <_printf_float+0x2f4>
 801039c:	4a1b      	ldr	r2, [pc, #108]	; (801040c <_printf_float+0x2f0>)
 801039e:	2301      	movs	r3, #1
 80103a0:	4631      	mov	r1, r6
 80103a2:	4628      	mov	r0, r5
 80103a4:	47b8      	blx	r7
 80103a6:	3001      	adds	r0, #1
 80103a8:	f43f af19 	beq.w	80101de <_printf_float+0xc2>
 80103ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80103b0:	4313      	orrs	r3, r2
 80103b2:	d102      	bne.n	80103ba <_printf_float+0x29e>
 80103b4:	6823      	ldr	r3, [r4, #0]
 80103b6:	07d9      	lsls	r1, r3, #31
 80103b8:	d5d8      	bpl.n	801036c <_printf_float+0x250>
 80103ba:	ee18 3a10 	vmov	r3, s16
 80103be:	4652      	mov	r2, sl
 80103c0:	4631      	mov	r1, r6
 80103c2:	4628      	mov	r0, r5
 80103c4:	47b8      	blx	r7
 80103c6:	3001      	adds	r0, #1
 80103c8:	f43f af09 	beq.w	80101de <_printf_float+0xc2>
 80103cc:	f04f 0900 	mov.w	r9, #0
 80103d0:	f104 0a1a 	add.w	sl, r4, #26
 80103d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103d6:	425b      	negs	r3, r3
 80103d8:	454b      	cmp	r3, r9
 80103da:	dc01      	bgt.n	80103e0 <_printf_float+0x2c4>
 80103dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103de:	e792      	b.n	8010306 <_printf_float+0x1ea>
 80103e0:	2301      	movs	r3, #1
 80103e2:	4652      	mov	r2, sl
 80103e4:	4631      	mov	r1, r6
 80103e6:	4628      	mov	r0, r5
 80103e8:	47b8      	blx	r7
 80103ea:	3001      	adds	r0, #1
 80103ec:	f43f aef7 	beq.w	80101de <_printf_float+0xc2>
 80103f0:	f109 0901 	add.w	r9, r9, #1
 80103f4:	e7ee      	b.n	80103d4 <_printf_float+0x2b8>
 80103f6:	bf00      	nop
 80103f8:	7fefffff 	.word	0x7fefffff
 80103fc:	08013b60 	.word	0x08013b60
 8010400:	08013b64 	.word	0x08013b64
 8010404:	08013b6c 	.word	0x08013b6c
 8010408:	08013b68 	.word	0x08013b68
 801040c:	08013b70 	.word	0x08013b70
 8010410:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010412:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010414:	429a      	cmp	r2, r3
 8010416:	bfa8      	it	ge
 8010418:	461a      	movge	r2, r3
 801041a:	2a00      	cmp	r2, #0
 801041c:	4691      	mov	r9, r2
 801041e:	dc37      	bgt.n	8010490 <_printf_float+0x374>
 8010420:	f04f 0b00 	mov.w	fp, #0
 8010424:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010428:	f104 021a 	add.w	r2, r4, #26
 801042c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801042e:	9305      	str	r3, [sp, #20]
 8010430:	eba3 0309 	sub.w	r3, r3, r9
 8010434:	455b      	cmp	r3, fp
 8010436:	dc33      	bgt.n	80104a0 <_printf_float+0x384>
 8010438:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801043c:	429a      	cmp	r2, r3
 801043e:	db3b      	blt.n	80104b8 <_printf_float+0x39c>
 8010440:	6823      	ldr	r3, [r4, #0]
 8010442:	07da      	lsls	r2, r3, #31
 8010444:	d438      	bmi.n	80104b8 <_printf_float+0x39c>
 8010446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010448:	9a05      	ldr	r2, [sp, #20]
 801044a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801044c:	1a9a      	subs	r2, r3, r2
 801044e:	eba3 0901 	sub.w	r9, r3, r1
 8010452:	4591      	cmp	r9, r2
 8010454:	bfa8      	it	ge
 8010456:	4691      	movge	r9, r2
 8010458:	f1b9 0f00 	cmp.w	r9, #0
 801045c:	dc35      	bgt.n	80104ca <_printf_float+0x3ae>
 801045e:	f04f 0800 	mov.w	r8, #0
 8010462:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010466:	f104 0a1a 	add.w	sl, r4, #26
 801046a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801046e:	1a9b      	subs	r3, r3, r2
 8010470:	eba3 0309 	sub.w	r3, r3, r9
 8010474:	4543      	cmp	r3, r8
 8010476:	f77f af79 	ble.w	801036c <_printf_float+0x250>
 801047a:	2301      	movs	r3, #1
 801047c:	4652      	mov	r2, sl
 801047e:	4631      	mov	r1, r6
 8010480:	4628      	mov	r0, r5
 8010482:	47b8      	blx	r7
 8010484:	3001      	adds	r0, #1
 8010486:	f43f aeaa 	beq.w	80101de <_printf_float+0xc2>
 801048a:	f108 0801 	add.w	r8, r8, #1
 801048e:	e7ec      	b.n	801046a <_printf_float+0x34e>
 8010490:	4613      	mov	r3, r2
 8010492:	4631      	mov	r1, r6
 8010494:	4642      	mov	r2, r8
 8010496:	4628      	mov	r0, r5
 8010498:	47b8      	blx	r7
 801049a:	3001      	adds	r0, #1
 801049c:	d1c0      	bne.n	8010420 <_printf_float+0x304>
 801049e:	e69e      	b.n	80101de <_printf_float+0xc2>
 80104a0:	2301      	movs	r3, #1
 80104a2:	4631      	mov	r1, r6
 80104a4:	4628      	mov	r0, r5
 80104a6:	9205      	str	r2, [sp, #20]
 80104a8:	47b8      	blx	r7
 80104aa:	3001      	adds	r0, #1
 80104ac:	f43f ae97 	beq.w	80101de <_printf_float+0xc2>
 80104b0:	9a05      	ldr	r2, [sp, #20]
 80104b2:	f10b 0b01 	add.w	fp, fp, #1
 80104b6:	e7b9      	b.n	801042c <_printf_float+0x310>
 80104b8:	ee18 3a10 	vmov	r3, s16
 80104bc:	4652      	mov	r2, sl
 80104be:	4631      	mov	r1, r6
 80104c0:	4628      	mov	r0, r5
 80104c2:	47b8      	blx	r7
 80104c4:	3001      	adds	r0, #1
 80104c6:	d1be      	bne.n	8010446 <_printf_float+0x32a>
 80104c8:	e689      	b.n	80101de <_printf_float+0xc2>
 80104ca:	9a05      	ldr	r2, [sp, #20]
 80104cc:	464b      	mov	r3, r9
 80104ce:	4442      	add	r2, r8
 80104d0:	4631      	mov	r1, r6
 80104d2:	4628      	mov	r0, r5
 80104d4:	47b8      	blx	r7
 80104d6:	3001      	adds	r0, #1
 80104d8:	d1c1      	bne.n	801045e <_printf_float+0x342>
 80104da:	e680      	b.n	80101de <_printf_float+0xc2>
 80104dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80104de:	2a01      	cmp	r2, #1
 80104e0:	dc01      	bgt.n	80104e6 <_printf_float+0x3ca>
 80104e2:	07db      	lsls	r3, r3, #31
 80104e4:	d538      	bpl.n	8010558 <_printf_float+0x43c>
 80104e6:	2301      	movs	r3, #1
 80104e8:	4642      	mov	r2, r8
 80104ea:	4631      	mov	r1, r6
 80104ec:	4628      	mov	r0, r5
 80104ee:	47b8      	blx	r7
 80104f0:	3001      	adds	r0, #1
 80104f2:	f43f ae74 	beq.w	80101de <_printf_float+0xc2>
 80104f6:	ee18 3a10 	vmov	r3, s16
 80104fa:	4652      	mov	r2, sl
 80104fc:	4631      	mov	r1, r6
 80104fe:	4628      	mov	r0, r5
 8010500:	47b8      	blx	r7
 8010502:	3001      	adds	r0, #1
 8010504:	f43f ae6b 	beq.w	80101de <_printf_float+0xc2>
 8010508:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801050c:	2200      	movs	r2, #0
 801050e:	2300      	movs	r3, #0
 8010510:	f7f0 fafa 	bl	8000b08 <__aeabi_dcmpeq>
 8010514:	b9d8      	cbnz	r0, 801054e <_printf_float+0x432>
 8010516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010518:	f108 0201 	add.w	r2, r8, #1
 801051c:	3b01      	subs	r3, #1
 801051e:	4631      	mov	r1, r6
 8010520:	4628      	mov	r0, r5
 8010522:	47b8      	blx	r7
 8010524:	3001      	adds	r0, #1
 8010526:	d10e      	bne.n	8010546 <_printf_float+0x42a>
 8010528:	e659      	b.n	80101de <_printf_float+0xc2>
 801052a:	2301      	movs	r3, #1
 801052c:	4652      	mov	r2, sl
 801052e:	4631      	mov	r1, r6
 8010530:	4628      	mov	r0, r5
 8010532:	47b8      	blx	r7
 8010534:	3001      	adds	r0, #1
 8010536:	f43f ae52 	beq.w	80101de <_printf_float+0xc2>
 801053a:	f108 0801 	add.w	r8, r8, #1
 801053e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010540:	3b01      	subs	r3, #1
 8010542:	4543      	cmp	r3, r8
 8010544:	dcf1      	bgt.n	801052a <_printf_float+0x40e>
 8010546:	464b      	mov	r3, r9
 8010548:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801054c:	e6dc      	b.n	8010308 <_printf_float+0x1ec>
 801054e:	f04f 0800 	mov.w	r8, #0
 8010552:	f104 0a1a 	add.w	sl, r4, #26
 8010556:	e7f2      	b.n	801053e <_printf_float+0x422>
 8010558:	2301      	movs	r3, #1
 801055a:	4642      	mov	r2, r8
 801055c:	e7df      	b.n	801051e <_printf_float+0x402>
 801055e:	2301      	movs	r3, #1
 8010560:	464a      	mov	r2, r9
 8010562:	4631      	mov	r1, r6
 8010564:	4628      	mov	r0, r5
 8010566:	47b8      	blx	r7
 8010568:	3001      	adds	r0, #1
 801056a:	f43f ae38 	beq.w	80101de <_printf_float+0xc2>
 801056e:	f108 0801 	add.w	r8, r8, #1
 8010572:	68e3      	ldr	r3, [r4, #12]
 8010574:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010576:	1a5b      	subs	r3, r3, r1
 8010578:	4543      	cmp	r3, r8
 801057a:	dcf0      	bgt.n	801055e <_printf_float+0x442>
 801057c:	e6fa      	b.n	8010374 <_printf_float+0x258>
 801057e:	f04f 0800 	mov.w	r8, #0
 8010582:	f104 0919 	add.w	r9, r4, #25
 8010586:	e7f4      	b.n	8010572 <_printf_float+0x456>

08010588 <_printf_common>:
 8010588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801058c:	4616      	mov	r6, r2
 801058e:	4699      	mov	r9, r3
 8010590:	688a      	ldr	r2, [r1, #8]
 8010592:	690b      	ldr	r3, [r1, #16]
 8010594:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010598:	4293      	cmp	r3, r2
 801059a:	bfb8      	it	lt
 801059c:	4613      	movlt	r3, r2
 801059e:	6033      	str	r3, [r6, #0]
 80105a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80105a4:	4607      	mov	r7, r0
 80105a6:	460c      	mov	r4, r1
 80105a8:	b10a      	cbz	r2, 80105ae <_printf_common+0x26>
 80105aa:	3301      	adds	r3, #1
 80105ac:	6033      	str	r3, [r6, #0]
 80105ae:	6823      	ldr	r3, [r4, #0]
 80105b0:	0699      	lsls	r1, r3, #26
 80105b2:	bf42      	ittt	mi
 80105b4:	6833      	ldrmi	r3, [r6, #0]
 80105b6:	3302      	addmi	r3, #2
 80105b8:	6033      	strmi	r3, [r6, #0]
 80105ba:	6825      	ldr	r5, [r4, #0]
 80105bc:	f015 0506 	ands.w	r5, r5, #6
 80105c0:	d106      	bne.n	80105d0 <_printf_common+0x48>
 80105c2:	f104 0a19 	add.w	sl, r4, #25
 80105c6:	68e3      	ldr	r3, [r4, #12]
 80105c8:	6832      	ldr	r2, [r6, #0]
 80105ca:	1a9b      	subs	r3, r3, r2
 80105cc:	42ab      	cmp	r3, r5
 80105ce:	dc26      	bgt.n	801061e <_printf_common+0x96>
 80105d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80105d4:	1e13      	subs	r3, r2, #0
 80105d6:	6822      	ldr	r2, [r4, #0]
 80105d8:	bf18      	it	ne
 80105da:	2301      	movne	r3, #1
 80105dc:	0692      	lsls	r2, r2, #26
 80105de:	d42b      	bmi.n	8010638 <_printf_common+0xb0>
 80105e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80105e4:	4649      	mov	r1, r9
 80105e6:	4638      	mov	r0, r7
 80105e8:	47c0      	blx	r8
 80105ea:	3001      	adds	r0, #1
 80105ec:	d01e      	beq.n	801062c <_printf_common+0xa4>
 80105ee:	6823      	ldr	r3, [r4, #0]
 80105f0:	68e5      	ldr	r5, [r4, #12]
 80105f2:	6832      	ldr	r2, [r6, #0]
 80105f4:	f003 0306 	and.w	r3, r3, #6
 80105f8:	2b04      	cmp	r3, #4
 80105fa:	bf08      	it	eq
 80105fc:	1aad      	subeq	r5, r5, r2
 80105fe:	68a3      	ldr	r3, [r4, #8]
 8010600:	6922      	ldr	r2, [r4, #16]
 8010602:	bf0c      	ite	eq
 8010604:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010608:	2500      	movne	r5, #0
 801060a:	4293      	cmp	r3, r2
 801060c:	bfc4      	itt	gt
 801060e:	1a9b      	subgt	r3, r3, r2
 8010610:	18ed      	addgt	r5, r5, r3
 8010612:	2600      	movs	r6, #0
 8010614:	341a      	adds	r4, #26
 8010616:	42b5      	cmp	r5, r6
 8010618:	d11a      	bne.n	8010650 <_printf_common+0xc8>
 801061a:	2000      	movs	r0, #0
 801061c:	e008      	b.n	8010630 <_printf_common+0xa8>
 801061e:	2301      	movs	r3, #1
 8010620:	4652      	mov	r2, sl
 8010622:	4649      	mov	r1, r9
 8010624:	4638      	mov	r0, r7
 8010626:	47c0      	blx	r8
 8010628:	3001      	adds	r0, #1
 801062a:	d103      	bne.n	8010634 <_printf_common+0xac>
 801062c:	f04f 30ff 	mov.w	r0, #4294967295
 8010630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010634:	3501      	adds	r5, #1
 8010636:	e7c6      	b.n	80105c6 <_printf_common+0x3e>
 8010638:	18e1      	adds	r1, r4, r3
 801063a:	1c5a      	adds	r2, r3, #1
 801063c:	2030      	movs	r0, #48	; 0x30
 801063e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010642:	4422      	add	r2, r4
 8010644:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010648:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801064c:	3302      	adds	r3, #2
 801064e:	e7c7      	b.n	80105e0 <_printf_common+0x58>
 8010650:	2301      	movs	r3, #1
 8010652:	4622      	mov	r2, r4
 8010654:	4649      	mov	r1, r9
 8010656:	4638      	mov	r0, r7
 8010658:	47c0      	blx	r8
 801065a:	3001      	adds	r0, #1
 801065c:	d0e6      	beq.n	801062c <_printf_common+0xa4>
 801065e:	3601      	adds	r6, #1
 8010660:	e7d9      	b.n	8010616 <_printf_common+0x8e>
	...

08010664 <_printf_i>:
 8010664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010668:	7e0f      	ldrb	r7, [r1, #24]
 801066a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801066c:	2f78      	cmp	r7, #120	; 0x78
 801066e:	4691      	mov	r9, r2
 8010670:	4680      	mov	r8, r0
 8010672:	460c      	mov	r4, r1
 8010674:	469a      	mov	sl, r3
 8010676:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801067a:	d807      	bhi.n	801068c <_printf_i+0x28>
 801067c:	2f62      	cmp	r7, #98	; 0x62
 801067e:	d80a      	bhi.n	8010696 <_printf_i+0x32>
 8010680:	2f00      	cmp	r7, #0
 8010682:	f000 80d8 	beq.w	8010836 <_printf_i+0x1d2>
 8010686:	2f58      	cmp	r7, #88	; 0x58
 8010688:	f000 80a3 	beq.w	80107d2 <_printf_i+0x16e>
 801068c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010690:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010694:	e03a      	b.n	801070c <_printf_i+0xa8>
 8010696:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801069a:	2b15      	cmp	r3, #21
 801069c:	d8f6      	bhi.n	801068c <_printf_i+0x28>
 801069e:	a101      	add	r1, pc, #4	; (adr r1, 80106a4 <_printf_i+0x40>)
 80106a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80106a4:	080106fd 	.word	0x080106fd
 80106a8:	08010711 	.word	0x08010711
 80106ac:	0801068d 	.word	0x0801068d
 80106b0:	0801068d 	.word	0x0801068d
 80106b4:	0801068d 	.word	0x0801068d
 80106b8:	0801068d 	.word	0x0801068d
 80106bc:	08010711 	.word	0x08010711
 80106c0:	0801068d 	.word	0x0801068d
 80106c4:	0801068d 	.word	0x0801068d
 80106c8:	0801068d 	.word	0x0801068d
 80106cc:	0801068d 	.word	0x0801068d
 80106d0:	0801081d 	.word	0x0801081d
 80106d4:	08010741 	.word	0x08010741
 80106d8:	080107ff 	.word	0x080107ff
 80106dc:	0801068d 	.word	0x0801068d
 80106e0:	0801068d 	.word	0x0801068d
 80106e4:	0801083f 	.word	0x0801083f
 80106e8:	0801068d 	.word	0x0801068d
 80106ec:	08010741 	.word	0x08010741
 80106f0:	0801068d 	.word	0x0801068d
 80106f4:	0801068d 	.word	0x0801068d
 80106f8:	08010807 	.word	0x08010807
 80106fc:	682b      	ldr	r3, [r5, #0]
 80106fe:	1d1a      	adds	r2, r3, #4
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	602a      	str	r2, [r5, #0]
 8010704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010708:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801070c:	2301      	movs	r3, #1
 801070e:	e0a3      	b.n	8010858 <_printf_i+0x1f4>
 8010710:	6820      	ldr	r0, [r4, #0]
 8010712:	6829      	ldr	r1, [r5, #0]
 8010714:	0606      	lsls	r6, r0, #24
 8010716:	f101 0304 	add.w	r3, r1, #4
 801071a:	d50a      	bpl.n	8010732 <_printf_i+0xce>
 801071c:	680e      	ldr	r6, [r1, #0]
 801071e:	602b      	str	r3, [r5, #0]
 8010720:	2e00      	cmp	r6, #0
 8010722:	da03      	bge.n	801072c <_printf_i+0xc8>
 8010724:	232d      	movs	r3, #45	; 0x2d
 8010726:	4276      	negs	r6, r6
 8010728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801072c:	485e      	ldr	r0, [pc, #376]	; (80108a8 <_printf_i+0x244>)
 801072e:	230a      	movs	r3, #10
 8010730:	e019      	b.n	8010766 <_printf_i+0x102>
 8010732:	680e      	ldr	r6, [r1, #0]
 8010734:	602b      	str	r3, [r5, #0]
 8010736:	f010 0f40 	tst.w	r0, #64	; 0x40
 801073a:	bf18      	it	ne
 801073c:	b236      	sxthne	r6, r6
 801073e:	e7ef      	b.n	8010720 <_printf_i+0xbc>
 8010740:	682b      	ldr	r3, [r5, #0]
 8010742:	6820      	ldr	r0, [r4, #0]
 8010744:	1d19      	adds	r1, r3, #4
 8010746:	6029      	str	r1, [r5, #0]
 8010748:	0601      	lsls	r1, r0, #24
 801074a:	d501      	bpl.n	8010750 <_printf_i+0xec>
 801074c:	681e      	ldr	r6, [r3, #0]
 801074e:	e002      	b.n	8010756 <_printf_i+0xf2>
 8010750:	0646      	lsls	r6, r0, #25
 8010752:	d5fb      	bpl.n	801074c <_printf_i+0xe8>
 8010754:	881e      	ldrh	r6, [r3, #0]
 8010756:	4854      	ldr	r0, [pc, #336]	; (80108a8 <_printf_i+0x244>)
 8010758:	2f6f      	cmp	r7, #111	; 0x6f
 801075a:	bf0c      	ite	eq
 801075c:	2308      	moveq	r3, #8
 801075e:	230a      	movne	r3, #10
 8010760:	2100      	movs	r1, #0
 8010762:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010766:	6865      	ldr	r5, [r4, #4]
 8010768:	60a5      	str	r5, [r4, #8]
 801076a:	2d00      	cmp	r5, #0
 801076c:	bfa2      	ittt	ge
 801076e:	6821      	ldrge	r1, [r4, #0]
 8010770:	f021 0104 	bicge.w	r1, r1, #4
 8010774:	6021      	strge	r1, [r4, #0]
 8010776:	b90e      	cbnz	r6, 801077c <_printf_i+0x118>
 8010778:	2d00      	cmp	r5, #0
 801077a:	d04d      	beq.n	8010818 <_printf_i+0x1b4>
 801077c:	4615      	mov	r5, r2
 801077e:	fbb6 f1f3 	udiv	r1, r6, r3
 8010782:	fb03 6711 	mls	r7, r3, r1, r6
 8010786:	5dc7      	ldrb	r7, [r0, r7]
 8010788:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801078c:	4637      	mov	r7, r6
 801078e:	42bb      	cmp	r3, r7
 8010790:	460e      	mov	r6, r1
 8010792:	d9f4      	bls.n	801077e <_printf_i+0x11a>
 8010794:	2b08      	cmp	r3, #8
 8010796:	d10b      	bne.n	80107b0 <_printf_i+0x14c>
 8010798:	6823      	ldr	r3, [r4, #0]
 801079a:	07de      	lsls	r6, r3, #31
 801079c:	d508      	bpl.n	80107b0 <_printf_i+0x14c>
 801079e:	6923      	ldr	r3, [r4, #16]
 80107a0:	6861      	ldr	r1, [r4, #4]
 80107a2:	4299      	cmp	r1, r3
 80107a4:	bfde      	ittt	le
 80107a6:	2330      	movle	r3, #48	; 0x30
 80107a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80107ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80107b0:	1b52      	subs	r2, r2, r5
 80107b2:	6122      	str	r2, [r4, #16]
 80107b4:	f8cd a000 	str.w	sl, [sp]
 80107b8:	464b      	mov	r3, r9
 80107ba:	aa03      	add	r2, sp, #12
 80107bc:	4621      	mov	r1, r4
 80107be:	4640      	mov	r0, r8
 80107c0:	f7ff fee2 	bl	8010588 <_printf_common>
 80107c4:	3001      	adds	r0, #1
 80107c6:	d14c      	bne.n	8010862 <_printf_i+0x1fe>
 80107c8:	f04f 30ff 	mov.w	r0, #4294967295
 80107cc:	b004      	add	sp, #16
 80107ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107d2:	4835      	ldr	r0, [pc, #212]	; (80108a8 <_printf_i+0x244>)
 80107d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80107d8:	6829      	ldr	r1, [r5, #0]
 80107da:	6823      	ldr	r3, [r4, #0]
 80107dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80107e0:	6029      	str	r1, [r5, #0]
 80107e2:	061d      	lsls	r5, r3, #24
 80107e4:	d514      	bpl.n	8010810 <_printf_i+0x1ac>
 80107e6:	07df      	lsls	r7, r3, #31
 80107e8:	bf44      	itt	mi
 80107ea:	f043 0320 	orrmi.w	r3, r3, #32
 80107ee:	6023      	strmi	r3, [r4, #0]
 80107f0:	b91e      	cbnz	r6, 80107fa <_printf_i+0x196>
 80107f2:	6823      	ldr	r3, [r4, #0]
 80107f4:	f023 0320 	bic.w	r3, r3, #32
 80107f8:	6023      	str	r3, [r4, #0]
 80107fa:	2310      	movs	r3, #16
 80107fc:	e7b0      	b.n	8010760 <_printf_i+0xfc>
 80107fe:	6823      	ldr	r3, [r4, #0]
 8010800:	f043 0320 	orr.w	r3, r3, #32
 8010804:	6023      	str	r3, [r4, #0]
 8010806:	2378      	movs	r3, #120	; 0x78
 8010808:	4828      	ldr	r0, [pc, #160]	; (80108ac <_printf_i+0x248>)
 801080a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801080e:	e7e3      	b.n	80107d8 <_printf_i+0x174>
 8010810:	0659      	lsls	r1, r3, #25
 8010812:	bf48      	it	mi
 8010814:	b2b6      	uxthmi	r6, r6
 8010816:	e7e6      	b.n	80107e6 <_printf_i+0x182>
 8010818:	4615      	mov	r5, r2
 801081a:	e7bb      	b.n	8010794 <_printf_i+0x130>
 801081c:	682b      	ldr	r3, [r5, #0]
 801081e:	6826      	ldr	r6, [r4, #0]
 8010820:	6961      	ldr	r1, [r4, #20]
 8010822:	1d18      	adds	r0, r3, #4
 8010824:	6028      	str	r0, [r5, #0]
 8010826:	0635      	lsls	r5, r6, #24
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	d501      	bpl.n	8010830 <_printf_i+0x1cc>
 801082c:	6019      	str	r1, [r3, #0]
 801082e:	e002      	b.n	8010836 <_printf_i+0x1d2>
 8010830:	0670      	lsls	r0, r6, #25
 8010832:	d5fb      	bpl.n	801082c <_printf_i+0x1c8>
 8010834:	8019      	strh	r1, [r3, #0]
 8010836:	2300      	movs	r3, #0
 8010838:	6123      	str	r3, [r4, #16]
 801083a:	4615      	mov	r5, r2
 801083c:	e7ba      	b.n	80107b4 <_printf_i+0x150>
 801083e:	682b      	ldr	r3, [r5, #0]
 8010840:	1d1a      	adds	r2, r3, #4
 8010842:	602a      	str	r2, [r5, #0]
 8010844:	681d      	ldr	r5, [r3, #0]
 8010846:	6862      	ldr	r2, [r4, #4]
 8010848:	2100      	movs	r1, #0
 801084a:	4628      	mov	r0, r5
 801084c:	f7ef fce8 	bl	8000220 <memchr>
 8010850:	b108      	cbz	r0, 8010856 <_printf_i+0x1f2>
 8010852:	1b40      	subs	r0, r0, r5
 8010854:	6060      	str	r0, [r4, #4]
 8010856:	6863      	ldr	r3, [r4, #4]
 8010858:	6123      	str	r3, [r4, #16]
 801085a:	2300      	movs	r3, #0
 801085c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010860:	e7a8      	b.n	80107b4 <_printf_i+0x150>
 8010862:	6923      	ldr	r3, [r4, #16]
 8010864:	462a      	mov	r2, r5
 8010866:	4649      	mov	r1, r9
 8010868:	4640      	mov	r0, r8
 801086a:	47d0      	blx	sl
 801086c:	3001      	adds	r0, #1
 801086e:	d0ab      	beq.n	80107c8 <_printf_i+0x164>
 8010870:	6823      	ldr	r3, [r4, #0]
 8010872:	079b      	lsls	r3, r3, #30
 8010874:	d413      	bmi.n	801089e <_printf_i+0x23a>
 8010876:	68e0      	ldr	r0, [r4, #12]
 8010878:	9b03      	ldr	r3, [sp, #12]
 801087a:	4298      	cmp	r0, r3
 801087c:	bfb8      	it	lt
 801087e:	4618      	movlt	r0, r3
 8010880:	e7a4      	b.n	80107cc <_printf_i+0x168>
 8010882:	2301      	movs	r3, #1
 8010884:	4632      	mov	r2, r6
 8010886:	4649      	mov	r1, r9
 8010888:	4640      	mov	r0, r8
 801088a:	47d0      	blx	sl
 801088c:	3001      	adds	r0, #1
 801088e:	d09b      	beq.n	80107c8 <_printf_i+0x164>
 8010890:	3501      	adds	r5, #1
 8010892:	68e3      	ldr	r3, [r4, #12]
 8010894:	9903      	ldr	r1, [sp, #12]
 8010896:	1a5b      	subs	r3, r3, r1
 8010898:	42ab      	cmp	r3, r5
 801089a:	dcf2      	bgt.n	8010882 <_printf_i+0x21e>
 801089c:	e7eb      	b.n	8010876 <_printf_i+0x212>
 801089e:	2500      	movs	r5, #0
 80108a0:	f104 0619 	add.w	r6, r4, #25
 80108a4:	e7f5      	b.n	8010892 <_printf_i+0x22e>
 80108a6:	bf00      	nop
 80108a8:	08013b72 	.word	0x08013b72
 80108ac:	08013b83 	.word	0x08013b83

080108b0 <strnlen>:
 80108b0:	b510      	push	{r4, lr}
 80108b2:	4602      	mov	r2, r0
 80108b4:	4401      	add	r1, r0
 80108b6:	428a      	cmp	r2, r1
 80108b8:	4613      	mov	r3, r2
 80108ba:	d003      	beq.n	80108c4 <strnlen+0x14>
 80108bc:	781c      	ldrb	r4, [r3, #0]
 80108be:	3201      	adds	r2, #1
 80108c0:	2c00      	cmp	r4, #0
 80108c2:	d1f8      	bne.n	80108b6 <strnlen+0x6>
 80108c4:	1a18      	subs	r0, r3, r0
 80108c6:	bd10      	pop	{r4, pc}

080108c8 <strstr>:
 80108c8:	780a      	ldrb	r2, [r1, #0]
 80108ca:	b570      	push	{r4, r5, r6, lr}
 80108cc:	b96a      	cbnz	r2, 80108ea <strstr+0x22>
 80108ce:	bd70      	pop	{r4, r5, r6, pc}
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d109      	bne.n	80108e8 <strstr+0x20>
 80108d4:	460c      	mov	r4, r1
 80108d6:	4605      	mov	r5, r0
 80108d8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d0f6      	beq.n	80108ce <strstr+0x6>
 80108e0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80108e4:	429e      	cmp	r6, r3
 80108e6:	d0f7      	beq.n	80108d8 <strstr+0x10>
 80108e8:	3001      	adds	r0, #1
 80108ea:	7803      	ldrb	r3, [r0, #0]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d1ef      	bne.n	80108d0 <strstr+0x8>
 80108f0:	4618      	mov	r0, r3
 80108f2:	e7ec      	b.n	80108ce <strstr+0x6>

080108f4 <quorem>:
 80108f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108f8:	6903      	ldr	r3, [r0, #16]
 80108fa:	690c      	ldr	r4, [r1, #16]
 80108fc:	42a3      	cmp	r3, r4
 80108fe:	4607      	mov	r7, r0
 8010900:	f2c0 8081 	blt.w	8010a06 <quorem+0x112>
 8010904:	3c01      	subs	r4, #1
 8010906:	f101 0814 	add.w	r8, r1, #20
 801090a:	f100 0514 	add.w	r5, r0, #20
 801090e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010912:	9301      	str	r3, [sp, #4]
 8010914:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010918:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801091c:	3301      	adds	r3, #1
 801091e:	429a      	cmp	r2, r3
 8010920:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010924:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010928:	fbb2 f6f3 	udiv	r6, r2, r3
 801092c:	d331      	bcc.n	8010992 <quorem+0x9e>
 801092e:	f04f 0e00 	mov.w	lr, #0
 8010932:	4640      	mov	r0, r8
 8010934:	46ac      	mov	ip, r5
 8010936:	46f2      	mov	sl, lr
 8010938:	f850 2b04 	ldr.w	r2, [r0], #4
 801093c:	b293      	uxth	r3, r2
 801093e:	fb06 e303 	mla	r3, r6, r3, lr
 8010942:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010946:	b29b      	uxth	r3, r3
 8010948:	ebaa 0303 	sub.w	r3, sl, r3
 801094c:	f8dc a000 	ldr.w	sl, [ip]
 8010950:	0c12      	lsrs	r2, r2, #16
 8010952:	fa13 f38a 	uxtah	r3, r3, sl
 8010956:	fb06 e202 	mla	r2, r6, r2, lr
 801095a:	9300      	str	r3, [sp, #0]
 801095c:	9b00      	ldr	r3, [sp, #0]
 801095e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010962:	b292      	uxth	r2, r2
 8010964:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010968:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801096c:	f8bd 3000 	ldrh.w	r3, [sp]
 8010970:	4581      	cmp	r9, r0
 8010972:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010976:	f84c 3b04 	str.w	r3, [ip], #4
 801097a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801097e:	d2db      	bcs.n	8010938 <quorem+0x44>
 8010980:	f855 300b 	ldr.w	r3, [r5, fp]
 8010984:	b92b      	cbnz	r3, 8010992 <quorem+0x9e>
 8010986:	9b01      	ldr	r3, [sp, #4]
 8010988:	3b04      	subs	r3, #4
 801098a:	429d      	cmp	r5, r3
 801098c:	461a      	mov	r2, r3
 801098e:	d32e      	bcc.n	80109ee <quorem+0xfa>
 8010990:	613c      	str	r4, [r7, #16]
 8010992:	4638      	mov	r0, r7
 8010994:	f001 f9b2 	bl	8011cfc <__mcmp>
 8010998:	2800      	cmp	r0, #0
 801099a:	db24      	blt.n	80109e6 <quorem+0xf2>
 801099c:	3601      	adds	r6, #1
 801099e:	4628      	mov	r0, r5
 80109a0:	f04f 0c00 	mov.w	ip, #0
 80109a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80109a8:	f8d0 e000 	ldr.w	lr, [r0]
 80109ac:	b293      	uxth	r3, r2
 80109ae:	ebac 0303 	sub.w	r3, ip, r3
 80109b2:	0c12      	lsrs	r2, r2, #16
 80109b4:	fa13 f38e 	uxtah	r3, r3, lr
 80109b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80109bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80109c0:	b29b      	uxth	r3, r3
 80109c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109c6:	45c1      	cmp	r9, r8
 80109c8:	f840 3b04 	str.w	r3, [r0], #4
 80109cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80109d0:	d2e8      	bcs.n	80109a4 <quorem+0xb0>
 80109d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80109d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80109da:	b922      	cbnz	r2, 80109e6 <quorem+0xf2>
 80109dc:	3b04      	subs	r3, #4
 80109de:	429d      	cmp	r5, r3
 80109e0:	461a      	mov	r2, r3
 80109e2:	d30a      	bcc.n	80109fa <quorem+0x106>
 80109e4:	613c      	str	r4, [r7, #16]
 80109e6:	4630      	mov	r0, r6
 80109e8:	b003      	add	sp, #12
 80109ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109ee:	6812      	ldr	r2, [r2, #0]
 80109f0:	3b04      	subs	r3, #4
 80109f2:	2a00      	cmp	r2, #0
 80109f4:	d1cc      	bne.n	8010990 <quorem+0x9c>
 80109f6:	3c01      	subs	r4, #1
 80109f8:	e7c7      	b.n	801098a <quorem+0x96>
 80109fa:	6812      	ldr	r2, [r2, #0]
 80109fc:	3b04      	subs	r3, #4
 80109fe:	2a00      	cmp	r2, #0
 8010a00:	d1f0      	bne.n	80109e4 <quorem+0xf0>
 8010a02:	3c01      	subs	r4, #1
 8010a04:	e7eb      	b.n	80109de <quorem+0xea>
 8010a06:	2000      	movs	r0, #0
 8010a08:	e7ee      	b.n	80109e8 <quorem+0xf4>
 8010a0a:	0000      	movs	r0, r0
 8010a0c:	0000      	movs	r0, r0
	...

08010a10 <_dtoa_r>:
 8010a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a14:	ed2d 8b04 	vpush	{d8-d9}
 8010a18:	ec57 6b10 	vmov	r6, r7, d0
 8010a1c:	b093      	sub	sp, #76	; 0x4c
 8010a1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010a20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010a24:	9106      	str	r1, [sp, #24]
 8010a26:	ee10 aa10 	vmov	sl, s0
 8010a2a:	4604      	mov	r4, r0
 8010a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8010a2e:	930c      	str	r3, [sp, #48]	; 0x30
 8010a30:	46bb      	mov	fp, r7
 8010a32:	b975      	cbnz	r5, 8010a52 <_dtoa_r+0x42>
 8010a34:	2010      	movs	r0, #16
 8010a36:	f000 fed7 	bl	80117e8 <malloc>
 8010a3a:	4602      	mov	r2, r0
 8010a3c:	6260      	str	r0, [r4, #36]	; 0x24
 8010a3e:	b920      	cbnz	r0, 8010a4a <_dtoa_r+0x3a>
 8010a40:	4ba7      	ldr	r3, [pc, #668]	; (8010ce0 <_dtoa_r+0x2d0>)
 8010a42:	21ea      	movs	r1, #234	; 0xea
 8010a44:	48a7      	ldr	r0, [pc, #668]	; (8010ce4 <_dtoa_r+0x2d4>)
 8010a46:	f001 fdd1 	bl	80125ec <__assert_func>
 8010a4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010a4e:	6005      	str	r5, [r0, #0]
 8010a50:	60c5      	str	r5, [r0, #12]
 8010a52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a54:	6819      	ldr	r1, [r3, #0]
 8010a56:	b151      	cbz	r1, 8010a6e <_dtoa_r+0x5e>
 8010a58:	685a      	ldr	r2, [r3, #4]
 8010a5a:	604a      	str	r2, [r1, #4]
 8010a5c:	2301      	movs	r3, #1
 8010a5e:	4093      	lsls	r3, r2
 8010a60:	608b      	str	r3, [r1, #8]
 8010a62:	4620      	mov	r0, r4
 8010a64:	f000 ff08 	bl	8011878 <_Bfree>
 8010a68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	601a      	str	r2, [r3, #0]
 8010a6e:	1e3b      	subs	r3, r7, #0
 8010a70:	bfaa      	itet	ge
 8010a72:	2300      	movge	r3, #0
 8010a74:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010a78:	f8c8 3000 	strge.w	r3, [r8]
 8010a7c:	4b9a      	ldr	r3, [pc, #616]	; (8010ce8 <_dtoa_r+0x2d8>)
 8010a7e:	bfbc      	itt	lt
 8010a80:	2201      	movlt	r2, #1
 8010a82:	f8c8 2000 	strlt.w	r2, [r8]
 8010a86:	ea33 030b 	bics.w	r3, r3, fp
 8010a8a:	d11b      	bne.n	8010ac4 <_dtoa_r+0xb4>
 8010a8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a8e:	f242 730f 	movw	r3, #9999	; 0x270f
 8010a92:	6013      	str	r3, [r2, #0]
 8010a94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a98:	4333      	orrs	r3, r6
 8010a9a:	f000 8592 	beq.w	80115c2 <_dtoa_r+0xbb2>
 8010a9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010aa0:	b963      	cbnz	r3, 8010abc <_dtoa_r+0xac>
 8010aa2:	4b92      	ldr	r3, [pc, #584]	; (8010cec <_dtoa_r+0x2dc>)
 8010aa4:	e022      	b.n	8010aec <_dtoa_r+0xdc>
 8010aa6:	4b92      	ldr	r3, [pc, #584]	; (8010cf0 <_dtoa_r+0x2e0>)
 8010aa8:	9301      	str	r3, [sp, #4]
 8010aaa:	3308      	adds	r3, #8
 8010aac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010aae:	6013      	str	r3, [r2, #0]
 8010ab0:	9801      	ldr	r0, [sp, #4]
 8010ab2:	b013      	add	sp, #76	; 0x4c
 8010ab4:	ecbd 8b04 	vpop	{d8-d9}
 8010ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010abc:	4b8b      	ldr	r3, [pc, #556]	; (8010cec <_dtoa_r+0x2dc>)
 8010abe:	9301      	str	r3, [sp, #4]
 8010ac0:	3303      	adds	r3, #3
 8010ac2:	e7f3      	b.n	8010aac <_dtoa_r+0x9c>
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	4650      	mov	r0, sl
 8010aca:	4659      	mov	r1, fp
 8010acc:	f7f0 f81c 	bl	8000b08 <__aeabi_dcmpeq>
 8010ad0:	ec4b ab19 	vmov	d9, sl, fp
 8010ad4:	4680      	mov	r8, r0
 8010ad6:	b158      	cbz	r0, 8010af0 <_dtoa_r+0xe0>
 8010ad8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010ada:	2301      	movs	r3, #1
 8010adc:	6013      	str	r3, [r2, #0]
 8010ade:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	f000 856b 	beq.w	80115bc <_dtoa_r+0xbac>
 8010ae6:	4883      	ldr	r0, [pc, #524]	; (8010cf4 <_dtoa_r+0x2e4>)
 8010ae8:	6018      	str	r0, [r3, #0]
 8010aea:	1e43      	subs	r3, r0, #1
 8010aec:	9301      	str	r3, [sp, #4]
 8010aee:	e7df      	b.n	8010ab0 <_dtoa_r+0xa0>
 8010af0:	ec4b ab10 	vmov	d0, sl, fp
 8010af4:	aa10      	add	r2, sp, #64	; 0x40
 8010af6:	a911      	add	r1, sp, #68	; 0x44
 8010af8:	4620      	mov	r0, r4
 8010afa:	f001 f9a5 	bl	8011e48 <__d2b>
 8010afe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010b02:	ee08 0a10 	vmov	s16, r0
 8010b06:	2d00      	cmp	r5, #0
 8010b08:	f000 8084 	beq.w	8010c14 <_dtoa_r+0x204>
 8010b0c:	ee19 3a90 	vmov	r3, s19
 8010b10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b14:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010b18:	4656      	mov	r6, sl
 8010b1a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010b1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010b22:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010b26:	4b74      	ldr	r3, [pc, #464]	; (8010cf8 <_dtoa_r+0x2e8>)
 8010b28:	2200      	movs	r2, #0
 8010b2a:	4630      	mov	r0, r6
 8010b2c:	4639      	mov	r1, r7
 8010b2e:	f7ef fbcb 	bl	80002c8 <__aeabi_dsub>
 8010b32:	a365      	add	r3, pc, #404	; (adr r3, 8010cc8 <_dtoa_r+0x2b8>)
 8010b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b38:	f7ef fd7e 	bl	8000638 <__aeabi_dmul>
 8010b3c:	a364      	add	r3, pc, #400	; (adr r3, 8010cd0 <_dtoa_r+0x2c0>)
 8010b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b42:	f7ef fbc3 	bl	80002cc <__adddf3>
 8010b46:	4606      	mov	r6, r0
 8010b48:	4628      	mov	r0, r5
 8010b4a:	460f      	mov	r7, r1
 8010b4c:	f7ef fd0a 	bl	8000564 <__aeabi_i2d>
 8010b50:	a361      	add	r3, pc, #388	; (adr r3, 8010cd8 <_dtoa_r+0x2c8>)
 8010b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b56:	f7ef fd6f 	bl	8000638 <__aeabi_dmul>
 8010b5a:	4602      	mov	r2, r0
 8010b5c:	460b      	mov	r3, r1
 8010b5e:	4630      	mov	r0, r6
 8010b60:	4639      	mov	r1, r7
 8010b62:	f7ef fbb3 	bl	80002cc <__adddf3>
 8010b66:	4606      	mov	r6, r0
 8010b68:	460f      	mov	r7, r1
 8010b6a:	f7f0 f815 	bl	8000b98 <__aeabi_d2iz>
 8010b6e:	2200      	movs	r2, #0
 8010b70:	9000      	str	r0, [sp, #0]
 8010b72:	2300      	movs	r3, #0
 8010b74:	4630      	mov	r0, r6
 8010b76:	4639      	mov	r1, r7
 8010b78:	f7ef ffd0 	bl	8000b1c <__aeabi_dcmplt>
 8010b7c:	b150      	cbz	r0, 8010b94 <_dtoa_r+0x184>
 8010b7e:	9800      	ldr	r0, [sp, #0]
 8010b80:	f7ef fcf0 	bl	8000564 <__aeabi_i2d>
 8010b84:	4632      	mov	r2, r6
 8010b86:	463b      	mov	r3, r7
 8010b88:	f7ef ffbe 	bl	8000b08 <__aeabi_dcmpeq>
 8010b8c:	b910      	cbnz	r0, 8010b94 <_dtoa_r+0x184>
 8010b8e:	9b00      	ldr	r3, [sp, #0]
 8010b90:	3b01      	subs	r3, #1
 8010b92:	9300      	str	r3, [sp, #0]
 8010b94:	9b00      	ldr	r3, [sp, #0]
 8010b96:	2b16      	cmp	r3, #22
 8010b98:	d85a      	bhi.n	8010c50 <_dtoa_r+0x240>
 8010b9a:	9a00      	ldr	r2, [sp, #0]
 8010b9c:	4b57      	ldr	r3, [pc, #348]	; (8010cfc <_dtoa_r+0x2ec>)
 8010b9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba6:	ec51 0b19 	vmov	r0, r1, d9
 8010baa:	f7ef ffb7 	bl	8000b1c <__aeabi_dcmplt>
 8010bae:	2800      	cmp	r0, #0
 8010bb0:	d050      	beq.n	8010c54 <_dtoa_r+0x244>
 8010bb2:	9b00      	ldr	r3, [sp, #0]
 8010bb4:	3b01      	subs	r3, #1
 8010bb6:	9300      	str	r3, [sp, #0]
 8010bb8:	2300      	movs	r3, #0
 8010bba:	930b      	str	r3, [sp, #44]	; 0x2c
 8010bbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010bbe:	1b5d      	subs	r5, r3, r5
 8010bc0:	1e6b      	subs	r3, r5, #1
 8010bc2:	9305      	str	r3, [sp, #20]
 8010bc4:	bf45      	ittet	mi
 8010bc6:	f1c5 0301 	rsbmi	r3, r5, #1
 8010bca:	9304      	strmi	r3, [sp, #16]
 8010bcc:	2300      	movpl	r3, #0
 8010bce:	2300      	movmi	r3, #0
 8010bd0:	bf4c      	ite	mi
 8010bd2:	9305      	strmi	r3, [sp, #20]
 8010bd4:	9304      	strpl	r3, [sp, #16]
 8010bd6:	9b00      	ldr	r3, [sp, #0]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	db3d      	blt.n	8010c58 <_dtoa_r+0x248>
 8010bdc:	9b05      	ldr	r3, [sp, #20]
 8010bde:	9a00      	ldr	r2, [sp, #0]
 8010be0:	920a      	str	r2, [sp, #40]	; 0x28
 8010be2:	4413      	add	r3, r2
 8010be4:	9305      	str	r3, [sp, #20]
 8010be6:	2300      	movs	r3, #0
 8010be8:	9307      	str	r3, [sp, #28]
 8010bea:	9b06      	ldr	r3, [sp, #24]
 8010bec:	2b09      	cmp	r3, #9
 8010bee:	f200 8089 	bhi.w	8010d04 <_dtoa_r+0x2f4>
 8010bf2:	2b05      	cmp	r3, #5
 8010bf4:	bfc4      	itt	gt
 8010bf6:	3b04      	subgt	r3, #4
 8010bf8:	9306      	strgt	r3, [sp, #24]
 8010bfa:	9b06      	ldr	r3, [sp, #24]
 8010bfc:	f1a3 0302 	sub.w	r3, r3, #2
 8010c00:	bfcc      	ite	gt
 8010c02:	2500      	movgt	r5, #0
 8010c04:	2501      	movle	r5, #1
 8010c06:	2b03      	cmp	r3, #3
 8010c08:	f200 8087 	bhi.w	8010d1a <_dtoa_r+0x30a>
 8010c0c:	e8df f003 	tbb	[pc, r3]
 8010c10:	59383a2d 	.word	0x59383a2d
 8010c14:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010c18:	441d      	add	r5, r3
 8010c1a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010c1e:	2b20      	cmp	r3, #32
 8010c20:	bfc1      	itttt	gt
 8010c22:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010c26:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010c2a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010c2e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010c32:	bfda      	itte	le
 8010c34:	f1c3 0320 	rsble	r3, r3, #32
 8010c38:	fa06 f003 	lslle.w	r0, r6, r3
 8010c3c:	4318      	orrgt	r0, r3
 8010c3e:	f7ef fc81 	bl	8000544 <__aeabi_ui2d>
 8010c42:	2301      	movs	r3, #1
 8010c44:	4606      	mov	r6, r0
 8010c46:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010c4a:	3d01      	subs	r5, #1
 8010c4c:	930e      	str	r3, [sp, #56]	; 0x38
 8010c4e:	e76a      	b.n	8010b26 <_dtoa_r+0x116>
 8010c50:	2301      	movs	r3, #1
 8010c52:	e7b2      	b.n	8010bba <_dtoa_r+0x1aa>
 8010c54:	900b      	str	r0, [sp, #44]	; 0x2c
 8010c56:	e7b1      	b.n	8010bbc <_dtoa_r+0x1ac>
 8010c58:	9b04      	ldr	r3, [sp, #16]
 8010c5a:	9a00      	ldr	r2, [sp, #0]
 8010c5c:	1a9b      	subs	r3, r3, r2
 8010c5e:	9304      	str	r3, [sp, #16]
 8010c60:	4253      	negs	r3, r2
 8010c62:	9307      	str	r3, [sp, #28]
 8010c64:	2300      	movs	r3, #0
 8010c66:	930a      	str	r3, [sp, #40]	; 0x28
 8010c68:	e7bf      	b.n	8010bea <_dtoa_r+0x1da>
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	9308      	str	r3, [sp, #32]
 8010c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	dc55      	bgt.n	8010d20 <_dtoa_r+0x310>
 8010c74:	2301      	movs	r3, #1
 8010c76:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010c7a:	461a      	mov	r2, r3
 8010c7c:	9209      	str	r2, [sp, #36]	; 0x24
 8010c7e:	e00c      	b.n	8010c9a <_dtoa_r+0x28a>
 8010c80:	2301      	movs	r3, #1
 8010c82:	e7f3      	b.n	8010c6c <_dtoa_r+0x25c>
 8010c84:	2300      	movs	r3, #0
 8010c86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c88:	9308      	str	r3, [sp, #32]
 8010c8a:	9b00      	ldr	r3, [sp, #0]
 8010c8c:	4413      	add	r3, r2
 8010c8e:	9302      	str	r3, [sp, #8]
 8010c90:	3301      	adds	r3, #1
 8010c92:	2b01      	cmp	r3, #1
 8010c94:	9303      	str	r3, [sp, #12]
 8010c96:	bfb8      	it	lt
 8010c98:	2301      	movlt	r3, #1
 8010c9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	6042      	str	r2, [r0, #4]
 8010ca0:	2204      	movs	r2, #4
 8010ca2:	f102 0614 	add.w	r6, r2, #20
 8010ca6:	429e      	cmp	r6, r3
 8010ca8:	6841      	ldr	r1, [r0, #4]
 8010caa:	d93d      	bls.n	8010d28 <_dtoa_r+0x318>
 8010cac:	4620      	mov	r0, r4
 8010cae:	f000 fda3 	bl	80117f8 <_Balloc>
 8010cb2:	9001      	str	r0, [sp, #4]
 8010cb4:	2800      	cmp	r0, #0
 8010cb6:	d13b      	bne.n	8010d30 <_dtoa_r+0x320>
 8010cb8:	4b11      	ldr	r3, [pc, #68]	; (8010d00 <_dtoa_r+0x2f0>)
 8010cba:	4602      	mov	r2, r0
 8010cbc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010cc0:	e6c0      	b.n	8010a44 <_dtoa_r+0x34>
 8010cc2:	2301      	movs	r3, #1
 8010cc4:	e7df      	b.n	8010c86 <_dtoa_r+0x276>
 8010cc6:	bf00      	nop
 8010cc8:	636f4361 	.word	0x636f4361
 8010ccc:	3fd287a7 	.word	0x3fd287a7
 8010cd0:	8b60c8b3 	.word	0x8b60c8b3
 8010cd4:	3fc68a28 	.word	0x3fc68a28
 8010cd8:	509f79fb 	.word	0x509f79fb
 8010cdc:	3fd34413 	.word	0x3fd34413
 8010ce0:	08013ba1 	.word	0x08013ba1
 8010ce4:	08013bb8 	.word	0x08013bb8
 8010ce8:	7ff00000 	.word	0x7ff00000
 8010cec:	08013b9d 	.word	0x08013b9d
 8010cf0:	08013b94 	.word	0x08013b94
 8010cf4:	08013b71 	.word	0x08013b71
 8010cf8:	3ff80000 	.word	0x3ff80000
 8010cfc:	08013d08 	.word	0x08013d08
 8010d00:	08013c13 	.word	0x08013c13
 8010d04:	2501      	movs	r5, #1
 8010d06:	2300      	movs	r3, #0
 8010d08:	9306      	str	r3, [sp, #24]
 8010d0a:	9508      	str	r5, [sp, #32]
 8010d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8010d10:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d14:	2200      	movs	r2, #0
 8010d16:	2312      	movs	r3, #18
 8010d18:	e7b0      	b.n	8010c7c <_dtoa_r+0x26c>
 8010d1a:	2301      	movs	r3, #1
 8010d1c:	9308      	str	r3, [sp, #32]
 8010d1e:	e7f5      	b.n	8010d0c <_dtoa_r+0x2fc>
 8010d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d22:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d26:	e7b8      	b.n	8010c9a <_dtoa_r+0x28a>
 8010d28:	3101      	adds	r1, #1
 8010d2a:	6041      	str	r1, [r0, #4]
 8010d2c:	0052      	lsls	r2, r2, #1
 8010d2e:	e7b8      	b.n	8010ca2 <_dtoa_r+0x292>
 8010d30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d32:	9a01      	ldr	r2, [sp, #4]
 8010d34:	601a      	str	r2, [r3, #0]
 8010d36:	9b03      	ldr	r3, [sp, #12]
 8010d38:	2b0e      	cmp	r3, #14
 8010d3a:	f200 809d 	bhi.w	8010e78 <_dtoa_r+0x468>
 8010d3e:	2d00      	cmp	r5, #0
 8010d40:	f000 809a 	beq.w	8010e78 <_dtoa_r+0x468>
 8010d44:	9b00      	ldr	r3, [sp, #0]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	dd32      	ble.n	8010db0 <_dtoa_r+0x3a0>
 8010d4a:	4ab7      	ldr	r2, [pc, #732]	; (8011028 <_dtoa_r+0x618>)
 8010d4c:	f003 030f 	and.w	r3, r3, #15
 8010d50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010d54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010d58:	9b00      	ldr	r3, [sp, #0]
 8010d5a:	05d8      	lsls	r0, r3, #23
 8010d5c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010d60:	d516      	bpl.n	8010d90 <_dtoa_r+0x380>
 8010d62:	4bb2      	ldr	r3, [pc, #712]	; (801102c <_dtoa_r+0x61c>)
 8010d64:	ec51 0b19 	vmov	r0, r1, d9
 8010d68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010d6c:	f7ef fd8e 	bl	800088c <__aeabi_ddiv>
 8010d70:	f007 070f 	and.w	r7, r7, #15
 8010d74:	4682      	mov	sl, r0
 8010d76:	468b      	mov	fp, r1
 8010d78:	2503      	movs	r5, #3
 8010d7a:	4eac      	ldr	r6, [pc, #688]	; (801102c <_dtoa_r+0x61c>)
 8010d7c:	b957      	cbnz	r7, 8010d94 <_dtoa_r+0x384>
 8010d7e:	4642      	mov	r2, r8
 8010d80:	464b      	mov	r3, r9
 8010d82:	4650      	mov	r0, sl
 8010d84:	4659      	mov	r1, fp
 8010d86:	f7ef fd81 	bl	800088c <__aeabi_ddiv>
 8010d8a:	4682      	mov	sl, r0
 8010d8c:	468b      	mov	fp, r1
 8010d8e:	e028      	b.n	8010de2 <_dtoa_r+0x3d2>
 8010d90:	2502      	movs	r5, #2
 8010d92:	e7f2      	b.n	8010d7a <_dtoa_r+0x36a>
 8010d94:	07f9      	lsls	r1, r7, #31
 8010d96:	d508      	bpl.n	8010daa <_dtoa_r+0x39a>
 8010d98:	4640      	mov	r0, r8
 8010d9a:	4649      	mov	r1, r9
 8010d9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010da0:	f7ef fc4a 	bl	8000638 <__aeabi_dmul>
 8010da4:	3501      	adds	r5, #1
 8010da6:	4680      	mov	r8, r0
 8010da8:	4689      	mov	r9, r1
 8010daa:	107f      	asrs	r7, r7, #1
 8010dac:	3608      	adds	r6, #8
 8010dae:	e7e5      	b.n	8010d7c <_dtoa_r+0x36c>
 8010db0:	f000 809b 	beq.w	8010eea <_dtoa_r+0x4da>
 8010db4:	9b00      	ldr	r3, [sp, #0]
 8010db6:	4f9d      	ldr	r7, [pc, #628]	; (801102c <_dtoa_r+0x61c>)
 8010db8:	425e      	negs	r6, r3
 8010dba:	4b9b      	ldr	r3, [pc, #620]	; (8011028 <_dtoa_r+0x618>)
 8010dbc:	f006 020f 	and.w	r2, r6, #15
 8010dc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dc8:	ec51 0b19 	vmov	r0, r1, d9
 8010dcc:	f7ef fc34 	bl	8000638 <__aeabi_dmul>
 8010dd0:	1136      	asrs	r6, r6, #4
 8010dd2:	4682      	mov	sl, r0
 8010dd4:	468b      	mov	fp, r1
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	2502      	movs	r5, #2
 8010dda:	2e00      	cmp	r6, #0
 8010ddc:	d17a      	bne.n	8010ed4 <_dtoa_r+0x4c4>
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d1d3      	bne.n	8010d8a <_dtoa_r+0x37a>
 8010de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	f000 8082 	beq.w	8010eee <_dtoa_r+0x4de>
 8010dea:	4b91      	ldr	r3, [pc, #580]	; (8011030 <_dtoa_r+0x620>)
 8010dec:	2200      	movs	r2, #0
 8010dee:	4650      	mov	r0, sl
 8010df0:	4659      	mov	r1, fp
 8010df2:	f7ef fe93 	bl	8000b1c <__aeabi_dcmplt>
 8010df6:	2800      	cmp	r0, #0
 8010df8:	d079      	beq.n	8010eee <_dtoa_r+0x4de>
 8010dfa:	9b03      	ldr	r3, [sp, #12]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d076      	beq.n	8010eee <_dtoa_r+0x4de>
 8010e00:	9b02      	ldr	r3, [sp, #8]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	dd36      	ble.n	8010e74 <_dtoa_r+0x464>
 8010e06:	9b00      	ldr	r3, [sp, #0]
 8010e08:	4650      	mov	r0, sl
 8010e0a:	4659      	mov	r1, fp
 8010e0c:	1e5f      	subs	r7, r3, #1
 8010e0e:	2200      	movs	r2, #0
 8010e10:	4b88      	ldr	r3, [pc, #544]	; (8011034 <_dtoa_r+0x624>)
 8010e12:	f7ef fc11 	bl	8000638 <__aeabi_dmul>
 8010e16:	9e02      	ldr	r6, [sp, #8]
 8010e18:	4682      	mov	sl, r0
 8010e1a:	468b      	mov	fp, r1
 8010e1c:	3501      	adds	r5, #1
 8010e1e:	4628      	mov	r0, r5
 8010e20:	f7ef fba0 	bl	8000564 <__aeabi_i2d>
 8010e24:	4652      	mov	r2, sl
 8010e26:	465b      	mov	r3, fp
 8010e28:	f7ef fc06 	bl	8000638 <__aeabi_dmul>
 8010e2c:	4b82      	ldr	r3, [pc, #520]	; (8011038 <_dtoa_r+0x628>)
 8010e2e:	2200      	movs	r2, #0
 8010e30:	f7ef fa4c 	bl	80002cc <__adddf3>
 8010e34:	46d0      	mov	r8, sl
 8010e36:	46d9      	mov	r9, fp
 8010e38:	4682      	mov	sl, r0
 8010e3a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010e3e:	2e00      	cmp	r6, #0
 8010e40:	d158      	bne.n	8010ef4 <_dtoa_r+0x4e4>
 8010e42:	4b7e      	ldr	r3, [pc, #504]	; (801103c <_dtoa_r+0x62c>)
 8010e44:	2200      	movs	r2, #0
 8010e46:	4640      	mov	r0, r8
 8010e48:	4649      	mov	r1, r9
 8010e4a:	f7ef fa3d 	bl	80002c8 <__aeabi_dsub>
 8010e4e:	4652      	mov	r2, sl
 8010e50:	465b      	mov	r3, fp
 8010e52:	4680      	mov	r8, r0
 8010e54:	4689      	mov	r9, r1
 8010e56:	f7ef fe7f 	bl	8000b58 <__aeabi_dcmpgt>
 8010e5a:	2800      	cmp	r0, #0
 8010e5c:	f040 8295 	bne.w	801138a <_dtoa_r+0x97a>
 8010e60:	4652      	mov	r2, sl
 8010e62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010e66:	4640      	mov	r0, r8
 8010e68:	4649      	mov	r1, r9
 8010e6a:	f7ef fe57 	bl	8000b1c <__aeabi_dcmplt>
 8010e6e:	2800      	cmp	r0, #0
 8010e70:	f040 8289 	bne.w	8011386 <_dtoa_r+0x976>
 8010e74:	ec5b ab19 	vmov	sl, fp, d9
 8010e78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	f2c0 8148 	blt.w	8011110 <_dtoa_r+0x700>
 8010e80:	9a00      	ldr	r2, [sp, #0]
 8010e82:	2a0e      	cmp	r2, #14
 8010e84:	f300 8144 	bgt.w	8011110 <_dtoa_r+0x700>
 8010e88:	4b67      	ldr	r3, [pc, #412]	; (8011028 <_dtoa_r+0x618>)
 8010e8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	f280 80d5 	bge.w	8011044 <_dtoa_r+0x634>
 8010e9a:	9b03      	ldr	r3, [sp, #12]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	f300 80d1 	bgt.w	8011044 <_dtoa_r+0x634>
 8010ea2:	f040 826f 	bne.w	8011384 <_dtoa_r+0x974>
 8010ea6:	4b65      	ldr	r3, [pc, #404]	; (801103c <_dtoa_r+0x62c>)
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	4640      	mov	r0, r8
 8010eac:	4649      	mov	r1, r9
 8010eae:	f7ef fbc3 	bl	8000638 <__aeabi_dmul>
 8010eb2:	4652      	mov	r2, sl
 8010eb4:	465b      	mov	r3, fp
 8010eb6:	f7ef fe45 	bl	8000b44 <__aeabi_dcmpge>
 8010eba:	9e03      	ldr	r6, [sp, #12]
 8010ebc:	4637      	mov	r7, r6
 8010ebe:	2800      	cmp	r0, #0
 8010ec0:	f040 8245 	bne.w	801134e <_dtoa_r+0x93e>
 8010ec4:	9d01      	ldr	r5, [sp, #4]
 8010ec6:	2331      	movs	r3, #49	; 0x31
 8010ec8:	f805 3b01 	strb.w	r3, [r5], #1
 8010ecc:	9b00      	ldr	r3, [sp, #0]
 8010ece:	3301      	adds	r3, #1
 8010ed0:	9300      	str	r3, [sp, #0]
 8010ed2:	e240      	b.n	8011356 <_dtoa_r+0x946>
 8010ed4:	07f2      	lsls	r2, r6, #31
 8010ed6:	d505      	bpl.n	8010ee4 <_dtoa_r+0x4d4>
 8010ed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010edc:	f7ef fbac 	bl	8000638 <__aeabi_dmul>
 8010ee0:	3501      	adds	r5, #1
 8010ee2:	2301      	movs	r3, #1
 8010ee4:	1076      	asrs	r6, r6, #1
 8010ee6:	3708      	adds	r7, #8
 8010ee8:	e777      	b.n	8010dda <_dtoa_r+0x3ca>
 8010eea:	2502      	movs	r5, #2
 8010eec:	e779      	b.n	8010de2 <_dtoa_r+0x3d2>
 8010eee:	9f00      	ldr	r7, [sp, #0]
 8010ef0:	9e03      	ldr	r6, [sp, #12]
 8010ef2:	e794      	b.n	8010e1e <_dtoa_r+0x40e>
 8010ef4:	9901      	ldr	r1, [sp, #4]
 8010ef6:	4b4c      	ldr	r3, [pc, #304]	; (8011028 <_dtoa_r+0x618>)
 8010ef8:	4431      	add	r1, r6
 8010efa:	910d      	str	r1, [sp, #52]	; 0x34
 8010efc:	9908      	ldr	r1, [sp, #32]
 8010efe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010f02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010f06:	2900      	cmp	r1, #0
 8010f08:	d043      	beq.n	8010f92 <_dtoa_r+0x582>
 8010f0a:	494d      	ldr	r1, [pc, #308]	; (8011040 <_dtoa_r+0x630>)
 8010f0c:	2000      	movs	r0, #0
 8010f0e:	f7ef fcbd 	bl	800088c <__aeabi_ddiv>
 8010f12:	4652      	mov	r2, sl
 8010f14:	465b      	mov	r3, fp
 8010f16:	f7ef f9d7 	bl	80002c8 <__aeabi_dsub>
 8010f1a:	9d01      	ldr	r5, [sp, #4]
 8010f1c:	4682      	mov	sl, r0
 8010f1e:	468b      	mov	fp, r1
 8010f20:	4649      	mov	r1, r9
 8010f22:	4640      	mov	r0, r8
 8010f24:	f7ef fe38 	bl	8000b98 <__aeabi_d2iz>
 8010f28:	4606      	mov	r6, r0
 8010f2a:	f7ef fb1b 	bl	8000564 <__aeabi_i2d>
 8010f2e:	4602      	mov	r2, r0
 8010f30:	460b      	mov	r3, r1
 8010f32:	4640      	mov	r0, r8
 8010f34:	4649      	mov	r1, r9
 8010f36:	f7ef f9c7 	bl	80002c8 <__aeabi_dsub>
 8010f3a:	3630      	adds	r6, #48	; 0x30
 8010f3c:	f805 6b01 	strb.w	r6, [r5], #1
 8010f40:	4652      	mov	r2, sl
 8010f42:	465b      	mov	r3, fp
 8010f44:	4680      	mov	r8, r0
 8010f46:	4689      	mov	r9, r1
 8010f48:	f7ef fde8 	bl	8000b1c <__aeabi_dcmplt>
 8010f4c:	2800      	cmp	r0, #0
 8010f4e:	d163      	bne.n	8011018 <_dtoa_r+0x608>
 8010f50:	4642      	mov	r2, r8
 8010f52:	464b      	mov	r3, r9
 8010f54:	4936      	ldr	r1, [pc, #216]	; (8011030 <_dtoa_r+0x620>)
 8010f56:	2000      	movs	r0, #0
 8010f58:	f7ef f9b6 	bl	80002c8 <__aeabi_dsub>
 8010f5c:	4652      	mov	r2, sl
 8010f5e:	465b      	mov	r3, fp
 8010f60:	f7ef fddc 	bl	8000b1c <__aeabi_dcmplt>
 8010f64:	2800      	cmp	r0, #0
 8010f66:	f040 80b5 	bne.w	80110d4 <_dtoa_r+0x6c4>
 8010f6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f6c:	429d      	cmp	r5, r3
 8010f6e:	d081      	beq.n	8010e74 <_dtoa_r+0x464>
 8010f70:	4b30      	ldr	r3, [pc, #192]	; (8011034 <_dtoa_r+0x624>)
 8010f72:	2200      	movs	r2, #0
 8010f74:	4650      	mov	r0, sl
 8010f76:	4659      	mov	r1, fp
 8010f78:	f7ef fb5e 	bl	8000638 <__aeabi_dmul>
 8010f7c:	4b2d      	ldr	r3, [pc, #180]	; (8011034 <_dtoa_r+0x624>)
 8010f7e:	4682      	mov	sl, r0
 8010f80:	468b      	mov	fp, r1
 8010f82:	4640      	mov	r0, r8
 8010f84:	4649      	mov	r1, r9
 8010f86:	2200      	movs	r2, #0
 8010f88:	f7ef fb56 	bl	8000638 <__aeabi_dmul>
 8010f8c:	4680      	mov	r8, r0
 8010f8e:	4689      	mov	r9, r1
 8010f90:	e7c6      	b.n	8010f20 <_dtoa_r+0x510>
 8010f92:	4650      	mov	r0, sl
 8010f94:	4659      	mov	r1, fp
 8010f96:	f7ef fb4f 	bl	8000638 <__aeabi_dmul>
 8010f9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f9c:	9d01      	ldr	r5, [sp, #4]
 8010f9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010fa0:	4682      	mov	sl, r0
 8010fa2:	468b      	mov	fp, r1
 8010fa4:	4649      	mov	r1, r9
 8010fa6:	4640      	mov	r0, r8
 8010fa8:	f7ef fdf6 	bl	8000b98 <__aeabi_d2iz>
 8010fac:	4606      	mov	r6, r0
 8010fae:	f7ef fad9 	bl	8000564 <__aeabi_i2d>
 8010fb2:	3630      	adds	r6, #48	; 0x30
 8010fb4:	4602      	mov	r2, r0
 8010fb6:	460b      	mov	r3, r1
 8010fb8:	4640      	mov	r0, r8
 8010fba:	4649      	mov	r1, r9
 8010fbc:	f7ef f984 	bl	80002c8 <__aeabi_dsub>
 8010fc0:	f805 6b01 	strb.w	r6, [r5], #1
 8010fc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010fc6:	429d      	cmp	r5, r3
 8010fc8:	4680      	mov	r8, r0
 8010fca:	4689      	mov	r9, r1
 8010fcc:	f04f 0200 	mov.w	r2, #0
 8010fd0:	d124      	bne.n	801101c <_dtoa_r+0x60c>
 8010fd2:	4b1b      	ldr	r3, [pc, #108]	; (8011040 <_dtoa_r+0x630>)
 8010fd4:	4650      	mov	r0, sl
 8010fd6:	4659      	mov	r1, fp
 8010fd8:	f7ef f978 	bl	80002cc <__adddf3>
 8010fdc:	4602      	mov	r2, r0
 8010fde:	460b      	mov	r3, r1
 8010fe0:	4640      	mov	r0, r8
 8010fe2:	4649      	mov	r1, r9
 8010fe4:	f7ef fdb8 	bl	8000b58 <__aeabi_dcmpgt>
 8010fe8:	2800      	cmp	r0, #0
 8010fea:	d173      	bne.n	80110d4 <_dtoa_r+0x6c4>
 8010fec:	4652      	mov	r2, sl
 8010fee:	465b      	mov	r3, fp
 8010ff0:	4913      	ldr	r1, [pc, #76]	; (8011040 <_dtoa_r+0x630>)
 8010ff2:	2000      	movs	r0, #0
 8010ff4:	f7ef f968 	bl	80002c8 <__aeabi_dsub>
 8010ff8:	4602      	mov	r2, r0
 8010ffa:	460b      	mov	r3, r1
 8010ffc:	4640      	mov	r0, r8
 8010ffe:	4649      	mov	r1, r9
 8011000:	f7ef fd8c 	bl	8000b1c <__aeabi_dcmplt>
 8011004:	2800      	cmp	r0, #0
 8011006:	f43f af35 	beq.w	8010e74 <_dtoa_r+0x464>
 801100a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801100c:	1e6b      	subs	r3, r5, #1
 801100e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011010:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011014:	2b30      	cmp	r3, #48	; 0x30
 8011016:	d0f8      	beq.n	801100a <_dtoa_r+0x5fa>
 8011018:	9700      	str	r7, [sp, #0]
 801101a:	e049      	b.n	80110b0 <_dtoa_r+0x6a0>
 801101c:	4b05      	ldr	r3, [pc, #20]	; (8011034 <_dtoa_r+0x624>)
 801101e:	f7ef fb0b 	bl	8000638 <__aeabi_dmul>
 8011022:	4680      	mov	r8, r0
 8011024:	4689      	mov	r9, r1
 8011026:	e7bd      	b.n	8010fa4 <_dtoa_r+0x594>
 8011028:	08013d08 	.word	0x08013d08
 801102c:	08013ce0 	.word	0x08013ce0
 8011030:	3ff00000 	.word	0x3ff00000
 8011034:	40240000 	.word	0x40240000
 8011038:	401c0000 	.word	0x401c0000
 801103c:	40140000 	.word	0x40140000
 8011040:	3fe00000 	.word	0x3fe00000
 8011044:	9d01      	ldr	r5, [sp, #4]
 8011046:	4656      	mov	r6, sl
 8011048:	465f      	mov	r7, fp
 801104a:	4642      	mov	r2, r8
 801104c:	464b      	mov	r3, r9
 801104e:	4630      	mov	r0, r6
 8011050:	4639      	mov	r1, r7
 8011052:	f7ef fc1b 	bl	800088c <__aeabi_ddiv>
 8011056:	f7ef fd9f 	bl	8000b98 <__aeabi_d2iz>
 801105a:	4682      	mov	sl, r0
 801105c:	f7ef fa82 	bl	8000564 <__aeabi_i2d>
 8011060:	4642      	mov	r2, r8
 8011062:	464b      	mov	r3, r9
 8011064:	f7ef fae8 	bl	8000638 <__aeabi_dmul>
 8011068:	4602      	mov	r2, r0
 801106a:	460b      	mov	r3, r1
 801106c:	4630      	mov	r0, r6
 801106e:	4639      	mov	r1, r7
 8011070:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011074:	f7ef f928 	bl	80002c8 <__aeabi_dsub>
 8011078:	f805 6b01 	strb.w	r6, [r5], #1
 801107c:	9e01      	ldr	r6, [sp, #4]
 801107e:	9f03      	ldr	r7, [sp, #12]
 8011080:	1bae      	subs	r6, r5, r6
 8011082:	42b7      	cmp	r7, r6
 8011084:	4602      	mov	r2, r0
 8011086:	460b      	mov	r3, r1
 8011088:	d135      	bne.n	80110f6 <_dtoa_r+0x6e6>
 801108a:	f7ef f91f 	bl	80002cc <__adddf3>
 801108e:	4642      	mov	r2, r8
 8011090:	464b      	mov	r3, r9
 8011092:	4606      	mov	r6, r0
 8011094:	460f      	mov	r7, r1
 8011096:	f7ef fd5f 	bl	8000b58 <__aeabi_dcmpgt>
 801109a:	b9d0      	cbnz	r0, 80110d2 <_dtoa_r+0x6c2>
 801109c:	4642      	mov	r2, r8
 801109e:	464b      	mov	r3, r9
 80110a0:	4630      	mov	r0, r6
 80110a2:	4639      	mov	r1, r7
 80110a4:	f7ef fd30 	bl	8000b08 <__aeabi_dcmpeq>
 80110a8:	b110      	cbz	r0, 80110b0 <_dtoa_r+0x6a0>
 80110aa:	f01a 0f01 	tst.w	sl, #1
 80110ae:	d110      	bne.n	80110d2 <_dtoa_r+0x6c2>
 80110b0:	4620      	mov	r0, r4
 80110b2:	ee18 1a10 	vmov	r1, s16
 80110b6:	f000 fbdf 	bl	8011878 <_Bfree>
 80110ba:	2300      	movs	r3, #0
 80110bc:	9800      	ldr	r0, [sp, #0]
 80110be:	702b      	strb	r3, [r5, #0]
 80110c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110c2:	3001      	adds	r0, #1
 80110c4:	6018      	str	r0, [r3, #0]
 80110c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	f43f acf1 	beq.w	8010ab0 <_dtoa_r+0xa0>
 80110ce:	601d      	str	r5, [r3, #0]
 80110d0:	e4ee      	b.n	8010ab0 <_dtoa_r+0xa0>
 80110d2:	9f00      	ldr	r7, [sp, #0]
 80110d4:	462b      	mov	r3, r5
 80110d6:	461d      	mov	r5, r3
 80110d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110dc:	2a39      	cmp	r2, #57	; 0x39
 80110de:	d106      	bne.n	80110ee <_dtoa_r+0x6de>
 80110e0:	9a01      	ldr	r2, [sp, #4]
 80110e2:	429a      	cmp	r2, r3
 80110e4:	d1f7      	bne.n	80110d6 <_dtoa_r+0x6c6>
 80110e6:	9901      	ldr	r1, [sp, #4]
 80110e8:	2230      	movs	r2, #48	; 0x30
 80110ea:	3701      	adds	r7, #1
 80110ec:	700a      	strb	r2, [r1, #0]
 80110ee:	781a      	ldrb	r2, [r3, #0]
 80110f0:	3201      	adds	r2, #1
 80110f2:	701a      	strb	r2, [r3, #0]
 80110f4:	e790      	b.n	8011018 <_dtoa_r+0x608>
 80110f6:	4ba6      	ldr	r3, [pc, #664]	; (8011390 <_dtoa_r+0x980>)
 80110f8:	2200      	movs	r2, #0
 80110fa:	f7ef fa9d 	bl	8000638 <__aeabi_dmul>
 80110fe:	2200      	movs	r2, #0
 8011100:	2300      	movs	r3, #0
 8011102:	4606      	mov	r6, r0
 8011104:	460f      	mov	r7, r1
 8011106:	f7ef fcff 	bl	8000b08 <__aeabi_dcmpeq>
 801110a:	2800      	cmp	r0, #0
 801110c:	d09d      	beq.n	801104a <_dtoa_r+0x63a>
 801110e:	e7cf      	b.n	80110b0 <_dtoa_r+0x6a0>
 8011110:	9a08      	ldr	r2, [sp, #32]
 8011112:	2a00      	cmp	r2, #0
 8011114:	f000 80d7 	beq.w	80112c6 <_dtoa_r+0x8b6>
 8011118:	9a06      	ldr	r2, [sp, #24]
 801111a:	2a01      	cmp	r2, #1
 801111c:	f300 80ba 	bgt.w	8011294 <_dtoa_r+0x884>
 8011120:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011122:	2a00      	cmp	r2, #0
 8011124:	f000 80b2 	beq.w	801128c <_dtoa_r+0x87c>
 8011128:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801112c:	9e07      	ldr	r6, [sp, #28]
 801112e:	9d04      	ldr	r5, [sp, #16]
 8011130:	9a04      	ldr	r2, [sp, #16]
 8011132:	441a      	add	r2, r3
 8011134:	9204      	str	r2, [sp, #16]
 8011136:	9a05      	ldr	r2, [sp, #20]
 8011138:	2101      	movs	r1, #1
 801113a:	441a      	add	r2, r3
 801113c:	4620      	mov	r0, r4
 801113e:	9205      	str	r2, [sp, #20]
 8011140:	f000 fc52 	bl	80119e8 <__i2b>
 8011144:	4607      	mov	r7, r0
 8011146:	2d00      	cmp	r5, #0
 8011148:	dd0c      	ble.n	8011164 <_dtoa_r+0x754>
 801114a:	9b05      	ldr	r3, [sp, #20]
 801114c:	2b00      	cmp	r3, #0
 801114e:	dd09      	ble.n	8011164 <_dtoa_r+0x754>
 8011150:	42ab      	cmp	r3, r5
 8011152:	9a04      	ldr	r2, [sp, #16]
 8011154:	bfa8      	it	ge
 8011156:	462b      	movge	r3, r5
 8011158:	1ad2      	subs	r2, r2, r3
 801115a:	9204      	str	r2, [sp, #16]
 801115c:	9a05      	ldr	r2, [sp, #20]
 801115e:	1aed      	subs	r5, r5, r3
 8011160:	1ad3      	subs	r3, r2, r3
 8011162:	9305      	str	r3, [sp, #20]
 8011164:	9b07      	ldr	r3, [sp, #28]
 8011166:	b31b      	cbz	r3, 80111b0 <_dtoa_r+0x7a0>
 8011168:	9b08      	ldr	r3, [sp, #32]
 801116a:	2b00      	cmp	r3, #0
 801116c:	f000 80af 	beq.w	80112ce <_dtoa_r+0x8be>
 8011170:	2e00      	cmp	r6, #0
 8011172:	dd13      	ble.n	801119c <_dtoa_r+0x78c>
 8011174:	4639      	mov	r1, r7
 8011176:	4632      	mov	r2, r6
 8011178:	4620      	mov	r0, r4
 801117a:	f000 fcf5 	bl	8011b68 <__pow5mult>
 801117e:	ee18 2a10 	vmov	r2, s16
 8011182:	4601      	mov	r1, r0
 8011184:	4607      	mov	r7, r0
 8011186:	4620      	mov	r0, r4
 8011188:	f000 fc44 	bl	8011a14 <__multiply>
 801118c:	ee18 1a10 	vmov	r1, s16
 8011190:	4680      	mov	r8, r0
 8011192:	4620      	mov	r0, r4
 8011194:	f000 fb70 	bl	8011878 <_Bfree>
 8011198:	ee08 8a10 	vmov	s16, r8
 801119c:	9b07      	ldr	r3, [sp, #28]
 801119e:	1b9a      	subs	r2, r3, r6
 80111a0:	d006      	beq.n	80111b0 <_dtoa_r+0x7a0>
 80111a2:	ee18 1a10 	vmov	r1, s16
 80111a6:	4620      	mov	r0, r4
 80111a8:	f000 fcde 	bl	8011b68 <__pow5mult>
 80111ac:	ee08 0a10 	vmov	s16, r0
 80111b0:	2101      	movs	r1, #1
 80111b2:	4620      	mov	r0, r4
 80111b4:	f000 fc18 	bl	80119e8 <__i2b>
 80111b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	4606      	mov	r6, r0
 80111be:	f340 8088 	ble.w	80112d2 <_dtoa_r+0x8c2>
 80111c2:	461a      	mov	r2, r3
 80111c4:	4601      	mov	r1, r0
 80111c6:	4620      	mov	r0, r4
 80111c8:	f000 fcce 	bl	8011b68 <__pow5mult>
 80111cc:	9b06      	ldr	r3, [sp, #24]
 80111ce:	2b01      	cmp	r3, #1
 80111d0:	4606      	mov	r6, r0
 80111d2:	f340 8081 	ble.w	80112d8 <_dtoa_r+0x8c8>
 80111d6:	f04f 0800 	mov.w	r8, #0
 80111da:	6933      	ldr	r3, [r6, #16]
 80111dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80111e0:	6918      	ldr	r0, [r3, #16]
 80111e2:	f000 fbb1 	bl	8011948 <__hi0bits>
 80111e6:	f1c0 0020 	rsb	r0, r0, #32
 80111ea:	9b05      	ldr	r3, [sp, #20]
 80111ec:	4418      	add	r0, r3
 80111ee:	f010 001f 	ands.w	r0, r0, #31
 80111f2:	f000 8092 	beq.w	801131a <_dtoa_r+0x90a>
 80111f6:	f1c0 0320 	rsb	r3, r0, #32
 80111fa:	2b04      	cmp	r3, #4
 80111fc:	f340 808a 	ble.w	8011314 <_dtoa_r+0x904>
 8011200:	f1c0 001c 	rsb	r0, r0, #28
 8011204:	9b04      	ldr	r3, [sp, #16]
 8011206:	4403      	add	r3, r0
 8011208:	9304      	str	r3, [sp, #16]
 801120a:	9b05      	ldr	r3, [sp, #20]
 801120c:	4403      	add	r3, r0
 801120e:	4405      	add	r5, r0
 8011210:	9305      	str	r3, [sp, #20]
 8011212:	9b04      	ldr	r3, [sp, #16]
 8011214:	2b00      	cmp	r3, #0
 8011216:	dd07      	ble.n	8011228 <_dtoa_r+0x818>
 8011218:	ee18 1a10 	vmov	r1, s16
 801121c:	461a      	mov	r2, r3
 801121e:	4620      	mov	r0, r4
 8011220:	f000 fcfc 	bl	8011c1c <__lshift>
 8011224:	ee08 0a10 	vmov	s16, r0
 8011228:	9b05      	ldr	r3, [sp, #20]
 801122a:	2b00      	cmp	r3, #0
 801122c:	dd05      	ble.n	801123a <_dtoa_r+0x82a>
 801122e:	4631      	mov	r1, r6
 8011230:	461a      	mov	r2, r3
 8011232:	4620      	mov	r0, r4
 8011234:	f000 fcf2 	bl	8011c1c <__lshift>
 8011238:	4606      	mov	r6, r0
 801123a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801123c:	2b00      	cmp	r3, #0
 801123e:	d06e      	beq.n	801131e <_dtoa_r+0x90e>
 8011240:	ee18 0a10 	vmov	r0, s16
 8011244:	4631      	mov	r1, r6
 8011246:	f000 fd59 	bl	8011cfc <__mcmp>
 801124a:	2800      	cmp	r0, #0
 801124c:	da67      	bge.n	801131e <_dtoa_r+0x90e>
 801124e:	9b00      	ldr	r3, [sp, #0]
 8011250:	3b01      	subs	r3, #1
 8011252:	ee18 1a10 	vmov	r1, s16
 8011256:	9300      	str	r3, [sp, #0]
 8011258:	220a      	movs	r2, #10
 801125a:	2300      	movs	r3, #0
 801125c:	4620      	mov	r0, r4
 801125e:	f000 fb2d 	bl	80118bc <__multadd>
 8011262:	9b08      	ldr	r3, [sp, #32]
 8011264:	ee08 0a10 	vmov	s16, r0
 8011268:	2b00      	cmp	r3, #0
 801126a:	f000 81b1 	beq.w	80115d0 <_dtoa_r+0xbc0>
 801126e:	2300      	movs	r3, #0
 8011270:	4639      	mov	r1, r7
 8011272:	220a      	movs	r2, #10
 8011274:	4620      	mov	r0, r4
 8011276:	f000 fb21 	bl	80118bc <__multadd>
 801127a:	9b02      	ldr	r3, [sp, #8]
 801127c:	2b00      	cmp	r3, #0
 801127e:	4607      	mov	r7, r0
 8011280:	f300 808e 	bgt.w	80113a0 <_dtoa_r+0x990>
 8011284:	9b06      	ldr	r3, [sp, #24]
 8011286:	2b02      	cmp	r3, #2
 8011288:	dc51      	bgt.n	801132e <_dtoa_r+0x91e>
 801128a:	e089      	b.n	80113a0 <_dtoa_r+0x990>
 801128c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801128e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011292:	e74b      	b.n	801112c <_dtoa_r+0x71c>
 8011294:	9b03      	ldr	r3, [sp, #12]
 8011296:	1e5e      	subs	r6, r3, #1
 8011298:	9b07      	ldr	r3, [sp, #28]
 801129a:	42b3      	cmp	r3, r6
 801129c:	bfbf      	itttt	lt
 801129e:	9b07      	ldrlt	r3, [sp, #28]
 80112a0:	9607      	strlt	r6, [sp, #28]
 80112a2:	1af2      	sublt	r2, r6, r3
 80112a4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80112a6:	bfb6      	itet	lt
 80112a8:	189b      	addlt	r3, r3, r2
 80112aa:	1b9e      	subge	r6, r3, r6
 80112ac:	930a      	strlt	r3, [sp, #40]	; 0x28
 80112ae:	9b03      	ldr	r3, [sp, #12]
 80112b0:	bfb8      	it	lt
 80112b2:	2600      	movlt	r6, #0
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	bfb7      	itett	lt
 80112b8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80112bc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80112c0:	1a9d      	sublt	r5, r3, r2
 80112c2:	2300      	movlt	r3, #0
 80112c4:	e734      	b.n	8011130 <_dtoa_r+0x720>
 80112c6:	9e07      	ldr	r6, [sp, #28]
 80112c8:	9d04      	ldr	r5, [sp, #16]
 80112ca:	9f08      	ldr	r7, [sp, #32]
 80112cc:	e73b      	b.n	8011146 <_dtoa_r+0x736>
 80112ce:	9a07      	ldr	r2, [sp, #28]
 80112d0:	e767      	b.n	80111a2 <_dtoa_r+0x792>
 80112d2:	9b06      	ldr	r3, [sp, #24]
 80112d4:	2b01      	cmp	r3, #1
 80112d6:	dc18      	bgt.n	801130a <_dtoa_r+0x8fa>
 80112d8:	f1ba 0f00 	cmp.w	sl, #0
 80112dc:	d115      	bne.n	801130a <_dtoa_r+0x8fa>
 80112de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80112e2:	b993      	cbnz	r3, 801130a <_dtoa_r+0x8fa>
 80112e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80112e8:	0d1b      	lsrs	r3, r3, #20
 80112ea:	051b      	lsls	r3, r3, #20
 80112ec:	b183      	cbz	r3, 8011310 <_dtoa_r+0x900>
 80112ee:	9b04      	ldr	r3, [sp, #16]
 80112f0:	3301      	adds	r3, #1
 80112f2:	9304      	str	r3, [sp, #16]
 80112f4:	9b05      	ldr	r3, [sp, #20]
 80112f6:	3301      	adds	r3, #1
 80112f8:	9305      	str	r3, [sp, #20]
 80112fa:	f04f 0801 	mov.w	r8, #1
 80112fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011300:	2b00      	cmp	r3, #0
 8011302:	f47f af6a 	bne.w	80111da <_dtoa_r+0x7ca>
 8011306:	2001      	movs	r0, #1
 8011308:	e76f      	b.n	80111ea <_dtoa_r+0x7da>
 801130a:	f04f 0800 	mov.w	r8, #0
 801130e:	e7f6      	b.n	80112fe <_dtoa_r+0x8ee>
 8011310:	4698      	mov	r8, r3
 8011312:	e7f4      	b.n	80112fe <_dtoa_r+0x8ee>
 8011314:	f43f af7d 	beq.w	8011212 <_dtoa_r+0x802>
 8011318:	4618      	mov	r0, r3
 801131a:	301c      	adds	r0, #28
 801131c:	e772      	b.n	8011204 <_dtoa_r+0x7f4>
 801131e:	9b03      	ldr	r3, [sp, #12]
 8011320:	2b00      	cmp	r3, #0
 8011322:	dc37      	bgt.n	8011394 <_dtoa_r+0x984>
 8011324:	9b06      	ldr	r3, [sp, #24]
 8011326:	2b02      	cmp	r3, #2
 8011328:	dd34      	ble.n	8011394 <_dtoa_r+0x984>
 801132a:	9b03      	ldr	r3, [sp, #12]
 801132c:	9302      	str	r3, [sp, #8]
 801132e:	9b02      	ldr	r3, [sp, #8]
 8011330:	b96b      	cbnz	r3, 801134e <_dtoa_r+0x93e>
 8011332:	4631      	mov	r1, r6
 8011334:	2205      	movs	r2, #5
 8011336:	4620      	mov	r0, r4
 8011338:	f000 fac0 	bl	80118bc <__multadd>
 801133c:	4601      	mov	r1, r0
 801133e:	4606      	mov	r6, r0
 8011340:	ee18 0a10 	vmov	r0, s16
 8011344:	f000 fcda 	bl	8011cfc <__mcmp>
 8011348:	2800      	cmp	r0, #0
 801134a:	f73f adbb 	bgt.w	8010ec4 <_dtoa_r+0x4b4>
 801134e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011350:	9d01      	ldr	r5, [sp, #4]
 8011352:	43db      	mvns	r3, r3
 8011354:	9300      	str	r3, [sp, #0]
 8011356:	f04f 0800 	mov.w	r8, #0
 801135a:	4631      	mov	r1, r6
 801135c:	4620      	mov	r0, r4
 801135e:	f000 fa8b 	bl	8011878 <_Bfree>
 8011362:	2f00      	cmp	r7, #0
 8011364:	f43f aea4 	beq.w	80110b0 <_dtoa_r+0x6a0>
 8011368:	f1b8 0f00 	cmp.w	r8, #0
 801136c:	d005      	beq.n	801137a <_dtoa_r+0x96a>
 801136e:	45b8      	cmp	r8, r7
 8011370:	d003      	beq.n	801137a <_dtoa_r+0x96a>
 8011372:	4641      	mov	r1, r8
 8011374:	4620      	mov	r0, r4
 8011376:	f000 fa7f 	bl	8011878 <_Bfree>
 801137a:	4639      	mov	r1, r7
 801137c:	4620      	mov	r0, r4
 801137e:	f000 fa7b 	bl	8011878 <_Bfree>
 8011382:	e695      	b.n	80110b0 <_dtoa_r+0x6a0>
 8011384:	2600      	movs	r6, #0
 8011386:	4637      	mov	r7, r6
 8011388:	e7e1      	b.n	801134e <_dtoa_r+0x93e>
 801138a:	9700      	str	r7, [sp, #0]
 801138c:	4637      	mov	r7, r6
 801138e:	e599      	b.n	8010ec4 <_dtoa_r+0x4b4>
 8011390:	40240000 	.word	0x40240000
 8011394:	9b08      	ldr	r3, [sp, #32]
 8011396:	2b00      	cmp	r3, #0
 8011398:	f000 80ca 	beq.w	8011530 <_dtoa_r+0xb20>
 801139c:	9b03      	ldr	r3, [sp, #12]
 801139e:	9302      	str	r3, [sp, #8]
 80113a0:	2d00      	cmp	r5, #0
 80113a2:	dd05      	ble.n	80113b0 <_dtoa_r+0x9a0>
 80113a4:	4639      	mov	r1, r7
 80113a6:	462a      	mov	r2, r5
 80113a8:	4620      	mov	r0, r4
 80113aa:	f000 fc37 	bl	8011c1c <__lshift>
 80113ae:	4607      	mov	r7, r0
 80113b0:	f1b8 0f00 	cmp.w	r8, #0
 80113b4:	d05b      	beq.n	801146e <_dtoa_r+0xa5e>
 80113b6:	6879      	ldr	r1, [r7, #4]
 80113b8:	4620      	mov	r0, r4
 80113ba:	f000 fa1d 	bl	80117f8 <_Balloc>
 80113be:	4605      	mov	r5, r0
 80113c0:	b928      	cbnz	r0, 80113ce <_dtoa_r+0x9be>
 80113c2:	4b87      	ldr	r3, [pc, #540]	; (80115e0 <_dtoa_r+0xbd0>)
 80113c4:	4602      	mov	r2, r0
 80113c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80113ca:	f7ff bb3b 	b.w	8010a44 <_dtoa_r+0x34>
 80113ce:	693a      	ldr	r2, [r7, #16]
 80113d0:	3202      	adds	r2, #2
 80113d2:	0092      	lsls	r2, r2, #2
 80113d4:	f107 010c 	add.w	r1, r7, #12
 80113d8:	300c      	adds	r0, #12
 80113da:	f7fe fdcf 	bl	800ff7c <memcpy>
 80113de:	2201      	movs	r2, #1
 80113e0:	4629      	mov	r1, r5
 80113e2:	4620      	mov	r0, r4
 80113e4:	f000 fc1a 	bl	8011c1c <__lshift>
 80113e8:	9b01      	ldr	r3, [sp, #4]
 80113ea:	f103 0901 	add.w	r9, r3, #1
 80113ee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80113f2:	4413      	add	r3, r2
 80113f4:	9305      	str	r3, [sp, #20]
 80113f6:	f00a 0301 	and.w	r3, sl, #1
 80113fa:	46b8      	mov	r8, r7
 80113fc:	9304      	str	r3, [sp, #16]
 80113fe:	4607      	mov	r7, r0
 8011400:	4631      	mov	r1, r6
 8011402:	ee18 0a10 	vmov	r0, s16
 8011406:	f7ff fa75 	bl	80108f4 <quorem>
 801140a:	4641      	mov	r1, r8
 801140c:	9002      	str	r0, [sp, #8]
 801140e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011412:	ee18 0a10 	vmov	r0, s16
 8011416:	f000 fc71 	bl	8011cfc <__mcmp>
 801141a:	463a      	mov	r2, r7
 801141c:	9003      	str	r0, [sp, #12]
 801141e:	4631      	mov	r1, r6
 8011420:	4620      	mov	r0, r4
 8011422:	f000 fc87 	bl	8011d34 <__mdiff>
 8011426:	68c2      	ldr	r2, [r0, #12]
 8011428:	f109 3bff 	add.w	fp, r9, #4294967295
 801142c:	4605      	mov	r5, r0
 801142e:	bb02      	cbnz	r2, 8011472 <_dtoa_r+0xa62>
 8011430:	4601      	mov	r1, r0
 8011432:	ee18 0a10 	vmov	r0, s16
 8011436:	f000 fc61 	bl	8011cfc <__mcmp>
 801143a:	4602      	mov	r2, r0
 801143c:	4629      	mov	r1, r5
 801143e:	4620      	mov	r0, r4
 8011440:	9207      	str	r2, [sp, #28]
 8011442:	f000 fa19 	bl	8011878 <_Bfree>
 8011446:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801144a:	ea43 0102 	orr.w	r1, r3, r2
 801144e:	9b04      	ldr	r3, [sp, #16]
 8011450:	430b      	orrs	r3, r1
 8011452:	464d      	mov	r5, r9
 8011454:	d10f      	bne.n	8011476 <_dtoa_r+0xa66>
 8011456:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801145a:	d02a      	beq.n	80114b2 <_dtoa_r+0xaa2>
 801145c:	9b03      	ldr	r3, [sp, #12]
 801145e:	2b00      	cmp	r3, #0
 8011460:	dd02      	ble.n	8011468 <_dtoa_r+0xa58>
 8011462:	9b02      	ldr	r3, [sp, #8]
 8011464:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011468:	f88b a000 	strb.w	sl, [fp]
 801146c:	e775      	b.n	801135a <_dtoa_r+0x94a>
 801146e:	4638      	mov	r0, r7
 8011470:	e7ba      	b.n	80113e8 <_dtoa_r+0x9d8>
 8011472:	2201      	movs	r2, #1
 8011474:	e7e2      	b.n	801143c <_dtoa_r+0xa2c>
 8011476:	9b03      	ldr	r3, [sp, #12]
 8011478:	2b00      	cmp	r3, #0
 801147a:	db04      	blt.n	8011486 <_dtoa_r+0xa76>
 801147c:	9906      	ldr	r1, [sp, #24]
 801147e:	430b      	orrs	r3, r1
 8011480:	9904      	ldr	r1, [sp, #16]
 8011482:	430b      	orrs	r3, r1
 8011484:	d122      	bne.n	80114cc <_dtoa_r+0xabc>
 8011486:	2a00      	cmp	r2, #0
 8011488:	ddee      	ble.n	8011468 <_dtoa_r+0xa58>
 801148a:	ee18 1a10 	vmov	r1, s16
 801148e:	2201      	movs	r2, #1
 8011490:	4620      	mov	r0, r4
 8011492:	f000 fbc3 	bl	8011c1c <__lshift>
 8011496:	4631      	mov	r1, r6
 8011498:	ee08 0a10 	vmov	s16, r0
 801149c:	f000 fc2e 	bl	8011cfc <__mcmp>
 80114a0:	2800      	cmp	r0, #0
 80114a2:	dc03      	bgt.n	80114ac <_dtoa_r+0xa9c>
 80114a4:	d1e0      	bne.n	8011468 <_dtoa_r+0xa58>
 80114a6:	f01a 0f01 	tst.w	sl, #1
 80114aa:	d0dd      	beq.n	8011468 <_dtoa_r+0xa58>
 80114ac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80114b0:	d1d7      	bne.n	8011462 <_dtoa_r+0xa52>
 80114b2:	2339      	movs	r3, #57	; 0x39
 80114b4:	f88b 3000 	strb.w	r3, [fp]
 80114b8:	462b      	mov	r3, r5
 80114ba:	461d      	mov	r5, r3
 80114bc:	3b01      	subs	r3, #1
 80114be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80114c2:	2a39      	cmp	r2, #57	; 0x39
 80114c4:	d071      	beq.n	80115aa <_dtoa_r+0xb9a>
 80114c6:	3201      	adds	r2, #1
 80114c8:	701a      	strb	r2, [r3, #0]
 80114ca:	e746      	b.n	801135a <_dtoa_r+0x94a>
 80114cc:	2a00      	cmp	r2, #0
 80114ce:	dd07      	ble.n	80114e0 <_dtoa_r+0xad0>
 80114d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80114d4:	d0ed      	beq.n	80114b2 <_dtoa_r+0xaa2>
 80114d6:	f10a 0301 	add.w	r3, sl, #1
 80114da:	f88b 3000 	strb.w	r3, [fp]
 80114de:	e73c      	b.n	801135a <_dtoa_r+0x94a>
 80114e0:	9b05      	ldr	r3, [sp, #20]
 80114e2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80114e6:	4599      	cmp	r9, r3
 80114e8:	d047      	beq.n	801157a <_dtoa_r+0xb6a>
 80114ea:	ee18 1a10 	vmov	r1, s16
 80114ee:	2300      	movs	r3, #0
 80114f0:	220a      	movs	r2, #10
 80114f2:	4620      	mov	r0, r4
 80114f4:	f000 f9e2 	bl	80118bc <__multadd>
 80114f8:	45b8      	cmp	r8, r7
 80114fa:	ee08 0a10 	vmov	s16, r0
 80114fe:	f04f 0300 	mov.w	r3, #0
 8011502:	f04f 020a 	mov.w	r2, #10
 8011506:	4641      	mov	r1, r8
 8011508:	4620      	mov	r0, r4
 801150a:	d106      	bne.n	801151a <_dtoa_r+0xb0a>
 801150c:	f000 f9d6 	bl	80118bc <__multadd>
 8011510:	4680      	mov	r8, r0
 8011512:	4607      	mov	r7, r0
 8011514:	f109 0901 	add.w	r9, r9, #1
 8011518:	e772      	b.n	8011400 <_dtoa_r+0x9f0>
 801151a:	f000 f9cf 	bl	80118bc <__multadd>
 801151e:	4639      	mov	r1, r7
 8011520:	4680      	mov	r8, r0
 8011522:	2300      	movs	r3, #0
 8011524:	220a      	movs	r2, #10
 8011526:	4620      	mov	r0, r4
 8011528:	f000 f9c8 	bl	80118bc <__multadd>
 801152c:	4607      	mov	r7, r0
 801152e:	e7f1      	b.n	8011514 <_dtoa_r+0xb04>
 8011530:	9b03      	ldr	r3, [sp, #12]
 8011532:	9302      	str	r3, [sp, #8]
 8011534:	9d01      	ldr	r5, [sp, #4]
 8011536:	ee18 0a10 	vmov	r0, s16
 801153a:	4631      	mov	r1, r6
 801153c:	f7ff f9da 	bl	80108f4 <quorem>
 8011540:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011544:	9b01      	ldr	r3, [sp, #4]
 8011546:	f805 ab01 	strb.w	sl, [r5], #1
 801154a:	1aea      	subs	r2, r5, r3
 801154c:	9b02      	ldr	r3, [sp, #8]
 801154e:	4293      	cmp	r3, r2
 8011550:	dd09      	ble.n	8011566 <_dtoa_r+0xb56>
 8011552:	ee18 1a10 	vmov	r1, s16
 8011556:	2300      	movs	r3, #0
 8011558:	220a      	movs	r2, #10
 801155a:	4620      	mov	r0, r4
 801155c:	f000 f9ae 	bl	80118bc <__multadd>
 8011560:	ee08 0a10 	vmov	s16, r0
 8011564:	e7e7      	b.n	8011536 <_dtoa_r+0xb26>
 8011566:	9b02      	ldr	r3, [sp, #8]
 8011568:	2b00      	cmp	r3, #0
 801156a:	bfc8      	it	gt
 801156c:	461d      	movgt	r5, r3
 801156e:	9b01      	ldr	r3, [sp, #4]
 8011570:	bfd8      	it	le
 8011572:	2501      	movle	r5, #1
 8011574:	441d      	add	r5, r3
 8011576:	f04f 0800 	mov.w	r8, #0
 801157a:	ee18 1a10 	vmov	r1, s16
 801157e:	2201      	movs	r2, #1
 8011580:	4620      	mov	r0, r4
 8011582:	f000 fb4b 	bl	8011c1c <__lshift>
 8011586:	4631      	mov	r1, r6
 8011588:	ee08 0a10 	vmov	s16, r0
 801158c:	f000 fbb6 	bl	8011cfc <__mcmp>
 8011590:	2800      	cmp	r0, #0
 8011592:	dc91      	bgt.n	80114b8 <_dtoa_r+0xaa8>
 8011594:	d102      	bne.n	801159c <_dtoa_r+0xb8c>
 8011596:	f01a 0f01 	tst.w	sl, #1
 801159a:	d18d      	bne.n	80114b8 <_dtoa_r+0xaa8>
 801159c:	462b      	mov	r3, r5
 801159e:	461d      	mov	r5, r3
 80115a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80115a4:	2a30      	cmp	r2, #48	; 0x30
 80115a6:	d0fa      	beq.n	801159e <_dtoa_r+0xb8e>
 80115a8:	e6d7      	b.n	801135a <_dtoa_r+0x94a>
 80115aa:	9a01      	ldr	r2, [sp, #4]
 80115ac:	429a      	cmp	r2, r3
 80115ae:	d184      	bne.n	80114ba <_dtoa_r+0xaaa>
 80115b0:	9b00      	ldr	r3, [sp, #0]
 80115b2:	3301      	adds	r3, #1
 80115b4:	9300      	str	r3, [sp, #0]
 80115b6:	2331      	movs	r3, #49	; 0x31
 80115b8:	7013      	strb	r3, [r2, #0]
 80115ba:	e6ce      	b.n	801135a <_dtoa_r+0x94a>
 80115bc:	4b09      	ldr	r3, [pc, #36]	; (80115e4 <_dtoa_r+0xbd4>)
 80115be:	f7ff ba95 	b.w	8010aec <_dtoa_r+0xdc>
 80115c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	f47f aa6e 	bne.w	8010aa6 <_dtoa_r+0x96>
 80115ca:	4b07      	ldr	r3, [pc, #28]	; (80115e8 <_dtoa_r+0xbd8>)
 80115cc:	f7ff ba8e 	b.w	8010aec <_dtoa_r+0xdc>
 80115d0:	9b02      	ldr	r3, [sp, #8]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	dcae      	bgt.n	8011534 <_dtoa_r+0xb24>
 80115d6:	9b06      	ldr	r3, [sp, #24]
 80115d8:	2b02      	cmp	r3, #2
 80115da:	f73f aea8 	bgt.w	801132e <_dtoa_r+0x91e>
 80115de:	e7a9      	b.n	8011534 <_dtoa_r+0xb24>
 80115e0:	08013c13 	.word	0x08013c13
 80115e4:	08013b70 	.word	0x08013b70
 80115e8:	08013b94 	.word	0x08013b94

080115ec <std>:
 80115ec:	2300      	movs	r3, #0
 80115ee:	b510      	push	{r4, lr}
 80115f0:	4604      	mov	r4, r0
 80115f2:	e9c0 3300 	strd	r3, r3, [r0]
 80115f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80115fa:	6083      	str	r3, [r0, #8]
 80115fc:	8181      	strh	r1, [r0, #12]
 80115fe:	6643      	str	r3, [r0, #100]	; 0x64
 8011600:	81c2      	strh	r2, [r0, #14]
 8011602:	6183      	str	r3, [r0, #24]
 8011604:	4619      	mov	r1, r3
 8011606:	2208      	movs	r2, #8
 8011608:	305c      	adds	r0, #92	; 0x5c
 801160a:	f7fe fcdf 	bl	800ffcc <memset>
 801160e:	4b05      	ldr	r3, [pc, #20]	; (8011624 <std+0x38>)
 8011610:	6263      	str	r3, [r4, #36]	; 0x24
 8011612:	4b05      	ldr	r3, [pc, #20]	; (8011628 <std+0x3c>)
 8011614:	62a3      	str	r3, [r4, #40]	; 0x28
 8011616:	4b05      	ldr	r3, [pc, #20]	; (801162c <std+0x40>)
 8011618:	62e3      	str	r3, [r4, #44]	; 0x2c
 801161a:	4b05      	ldr	r3, [pc, #20]	; (8011630 <std+0x44>)
 801161c:	6224      	str	r4, [r4, #32]
 801161e:	6323      	str	r3, [r4, #48]	; 0x30
 8011620:	bd10      	pop	{r4, pc}
 8011622:	bf00      	nop
 8011624:	080123c1 	.word	0x080123c1
 8011628:	080123e3 	.word	0x080123e3
 801162c:	0801241b 	.word	0x0801241b
 8011630:	0801243f 	.word	0x0801243f

08011634 <_cleanup_r>:
 8011634:	4901      	ldr	r1, [pc, #4]	; (801163c <_cleanup_r+0x8>)
 8011636:	f000 b8af 	b.w	8011798 <_fwalk_reent>
 801163a:	bf00      	nop
 801163c:	08012755 	.word	0x08012755

08011640 <__sfmoreglue>:
 8011640:	b570      	push	{r4, r5, r6, lr}
 8011642:	2268      	movs	r2, #104	; 0x68
 8011644:	1e4d      	subs	r5, r1, #1
 8011646:	4355      	muls	r5, r2
 8011648:	460e      	mov	r6, r1
 801164a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801164e:	f000 fcd9 	bl	8012004 <_malloc_r>
 8011652:	4604      	mov	r4, r0
 8011654:	b140      	cbz	r0, 8011668 <__sfmoreglue+0x28>
 8011656:	2100      	movs	r1, #0
 8011658:	e9c0 1600 	strd	r1, r6, [r0]
 801165c:	300c      	adds	r0, #12
 801165e:	60a0      	str	r0, [r4, #8]
 8011660:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011664:	f7fe fcb2 	bl	800ffcc <memset>
 8011668:	4620      	mov	r0, r4
 801166a:	bd70      	pop	{r4, r5, r6, pc}

0801166c <__sfp_lock_acquire>:
 801166c:	4801      	ldr	r0, [pc, #4]	; (8011674 <__sfp_lock_acquire+0x8>)
 801166e:	f000 b8b8 	b.w	80117e2 <__retarget_lock_acquire_recursive>
 8011672:	bf00      	nop
 8011674:	200059ad 	.word	0x200059ad

08011678 <__sfp_lock_release>:
 8011678:	4801      	ldr	r0, [pc, #4]	; (8011680 <__sfp_lock_release+0x8>)
 801167a:	f000 b8b3 	b.w	80117e4 <__retarget_lock_release_recursive>
 801167e:	bf00      	nop
 8011680:	200059ad 	.word	0x200059ad

08011684 <__sinit_lock_acquire>:
 8011684:	4801      	ldr	r0, [pc, #4]	; (801168c <__sinit_lock_acquire+0x8>)
 8011686:	f000 b8ac 	b.w	80117e2 <__retarget_lock_acquire_recursive>
 801168a:	bf00      	nop
 801168c:	200059ae 	.word	0x200059ae

08011690 <__sinit_lock_release>:
 8011690:	4801      	ldr	r0, [pc, #4]	; (8011698 <__sinit_lock_release+0x8>)
 8011692:	f000 b8a7 	b.w	80117e4 <__retarget_lock_release_recursive>
 8011696:	bf00      	nop
 8011698:	200059ae 	.word	0x200059ae

0801169c <__sinit>:
 801169c:	b510      	push	{r4, lr}
 801169e:	4604      	mov	r4, r0
 80116a0:	f7ff fff0 	bl	8011684 <__sinit_lock_acquire>
 80116a4:	69a3      	ldr	r3, [r4, #24]
 80116a6:	b11b      	cbz	r3, 80116b0 <__sinit+0x14>
 80116a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116ac:	f7ff bff0 	b.w	8011690 <__sinit_lock_release>
 80116b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80116b4:	6523      	str	r3, [r4, #80]	; 0x50
 80116b6:	4b13      	ldr	r3, [pc, #76]	; (8011704 <__sinit+0x68>)
 80116b8:	4a13      	ldr	r2, [pc, #76]	; (8011708 <__sinit+0x6c>)
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80116be:	42a3      	cmp	r3, r4
 80116c0:	bf04      	itt	eq
 80116c2:	2301      	moveq	r3, #1
 80116c4:	61a3      	streq	r3, [r4, #24]
 80116c6:	4620      	mov	r0, r4
 80116c8:	f000 f820 	bl	801170c <__sfp>
 80116cc:	6060      	str	r0, [r4, #4]
 80116ce:	4620      	mov	r0, r4
 80116d0:	f000 f81c 	bl	801170c <__sfp>
 80116d4:	60a0      	str	r0, [r4, #8]
 80116d6:	4620      	mov	r0, r4
 80116d8:	f000 f818 	bl	801170c <__sfp>
 80116dc:	2200      	movs	r2, #0
 80116de:	60e0      	str	r0, [r4, #12]
 80116e0:	2104      	movs	r1, #4
 80116e2:	6860      	ldr	r0, [r4, #4]
 80116e4:	f7ff ff82 	bl	80115ec <std>
 80116e8:	68a0      	ldr	r0, [r4, #8]
 80116ea:	2201      	movs	r2, #1
 80116ec:	2109      	movs	r1, #9
 80116ee:	f7ff ff7d 	bl	80115ec <std>
 80116f2:	68e0      	ldr	r0, [r4, #12]
 80116f4:	2202      	movs	r2, #2
 80116f6:	2112      	movs	r1, #18
 80116f8:	f7ff ff78 	bl	80115ec <std>
 80116fc:	2301      	movs	r3, #1
 80116fe:	61a3      	str	r3, [r4, #24]
 8011700:	e7d2      	b.n	80116a8 <__sinit+0xc>
 8011702:	bf00      	nop
 8011704:	08013b5c 	.word	0x08013b5c
 8011708:	08011635 	.word	0x08011635

0801170c <__sfp>:
 801170c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801170e:	4607      	mov	r7, r0
 8011710:	f7ff ffac 	bl	801166c <__sfp_lock_acquire>
 8011714:	4b1e      	ldr	r3, [pc, #120]	; (8011790 <__sfp+0x84>)
 8011716:	681e      	ldr	r6, [r3, #0]
 8011718:	69b3      	ldr	r3, [r6, #24]
 801171a:	b913      	cbnz	r3, 8011722 <__sfp+0x16>
 801171c:	4630      	mov	r0, r6
 801171e:	f7ff ffbd 	bl	801169c <__sinit>
 8011722:	3648      	adds	r6, #72	; 0x48
 8011724:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011728:	3b01      	subs	r3, #1
 801172a:	d503      	bpl.n	8011734 <__sfp+0x28>
 801172c:	6833      	ldr	r3, [r6, #0]
 801172e:	b30b      	cbz	r3, 8011774 <__sfp+0x68>
 8011730:	6836      	ldr	r6, [r6, #0]
 8011732:	e7f7      	b.n	8011724 <__sfp+0x18>
 8011734:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011738:	b9d5      	cbnz	r5, 8011770 <__sfp+0x64>
 801173a:	4b16      	ldr	r3, [pc, #88]	; (8011794 <__sfp+0x88>)
 801173c:	60e3      	str	r3, [r4, #12]
 801173e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011742:	6665      	str	r5, [r4, #100]	; 0x64
 8011744:	f000 f84c 	bl	80117e0 <__retarget_lock_init_recursive>
 8011748:	f7ff ff96 	bl	8011678 <__sfp_lock_release>
 801174c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011750:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011754:	6025      	str	r5, [r4, #0]
 8011756:	61a5      	str	r5, [r4, #24]
 8011758:	2208      	movs	r2, #8
 801175a:	4629      	mov	r1, r5
 801175c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011760:	f7fe fc34 	bl	800ffcc <memset>
 8011764:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011768:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801176c:	4620      	mov	r0, r4
 801176e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011770:	3468      	adds	r4, #104	; 0x68
 8011772:	e7d9      	b.n	8011728 <__sfp+0x1c>
 8011774:	2104      	movs	r1, #4
 8011776:	4638      	mov	r0, r7
 8011778:	f7ff ff62 	bl	8011640 <__sfmoreglue>
 801177c:	4604      	mov	r4, r0
 801177e:	6030      	str	r0, [r6, #0]
 8011780:	2800      	cmp	r0, #0
 8011782:	d1d5      	bne.n	8011730 <__sfp+0x24>
 8011784:	f7ff ff78 	bl	8011678 <__sfp_lock_release>
 8011788:	230c      	movs	r3, #12
 801178a:	603b      	str	r3, [r7, #0]
 801178c:	e7ee      	b.n	801176c <__sfp+0x60>
 801178e:	bf00      	nop
 8011790:	08013b5c 	.word	0x08013b5c
 8011794:	ffff0001 	.word	0xffff0001

08011798 <_fwalk_reent>:
 8011798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801179c:	4606      	mov	r6, r0
 801179e:	4688      	mov	r8, r1
 80117a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80117a4:	2700      	movs	r7, #0
 80117a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80117aa:	f1b9 0901 	subs.w	r9, r9, #1
 80117ae:	d505      	bpl.n	80117bc <_fwalk_reent+0x24>
 80117b0:	6824      	ldr	r4, [r4, #0]
 80117b2:	2c00      	cmp	r4, #0
 80117b4:	d1f7      	bne.n	80117a6 <_fwalk_reent+0xe>
 80117b6:	4638      	mov	r0, r7
 80117b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117bc:	89ab      	ldrh	r3, [r5, #12]
 80117be:	2b01      	cmp	r3, #1
 80117c0:	d907      	bls.n	80117d2 <_fwalk_reent+0x3a>
 80117c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80117c6:	3301      	adds	r3, #1
 80117c8:	d003      	beq.n	80117d2 <_fwalk_reent+0x3a>
 80117ca:	4629      	mov	r1, r5
 80117cc:	4630      	mov	r0, r6
 80117ce:	47c0      	blx	r8
 80117d0:	4307      	orrs	r7, r0
 80117d2:	3568      	adds	r5, #104	; 0x68
 80117d4:	e7e9      	b.n	80117aa <_fwalk_reent+0x12>
	...

080117d8 <_localeconv_r>:
 80117d8:	4800      	ldr	r0, [pc, #0]	; (80117dc <_localeconv_r+0x4>)
 80117da:	4770      	bx	lr
 80117dc:	2000059c 	.word	0x2000059c

080117e0 <__retarget_lock_init_recursive>:
 80117e0:	4770      	bx	lr

080117e2 <__retarget_lock_acquire_recursive>:
 80117e2:	4770      	bx	lr

080117e4 <__retarget_lock_release_recursive>:
 80117e4:	4770      	bx	lr
	...

080117e8 <malloc>:
 80117e8:	4b02      	ldr	r3, [pc, #8]	; (80117f4 <malloc+0xc>)
 80117ea:	4601      	mov	r1, r0
 80117ec:	6818      	ldr	r0, [r3, #0]
 80117ee:	f000 bc09 	b.w	8012004 <_malloc_r>
 80117f2:	bf00      	nop
 80117f4:	20000448 	.word	0x20000448

080117f8 <_Balloc>:
 80117f8:	b570      	push	{r4, r5, r6, lr}
 80117fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80117fc:	4604      	mov	r4, r0
 80117fe:	460d      	mov	r5, r1
 8011800:	b976      	cbnz	r6, 8011820 <_Balloc+0x28>
 8011802:	2010      	movs	r0, #16
 8011804:	f7ff fff0 	bl	80117e8 <malloc>
 8011808:	4602      	mov	r2, r0
 801180a:	6260      	str	r0, [r4, #36]	; 0x24
 801180c:	b920      	cbnz	r0, 8011818 <_Balloc+0x20>
 801180e:	4b18      	ldr	r3, [pc, #96]	; (8011870 <_Balloc+0x78>)
 8011810:	4818      	ldr	r0, [pc, #96]	; (8011874 <_Balloc+0x7c>)
 8011812:	2166      	movs	r1, #102	; 0x66
 8011814:	f000 feea 	bl	80125ec <__assert_func>
 8011818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801181c:	6006      	str	r6, [r0, #0]
 801181e:	60c6      	str	r6, [r0, #12]
 8011820:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011822:	68f3      	ldr	r3, [r6, #12]
 8011824:	b183      	cbz	r3, 8011848 <_Balloc+0x50>
 8011826:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011828:	68db      	ldr	r3, [r3, #12]
 801182a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801182e:	b9b8      	cbnz	r0, 8011860 <_Balloc+0x68>
 8011830:	2101      	movs	r1, #1
 8011832:	fa01 f605 	lsl.w	r6, r1, r5
 8011836:	1d72      	adds	r2, r6, #5
 8011838:	0092      	lsls	r2, r2, #2
 801183a:	4620      	mov	r0, r4
 801183c:	f000 fb60 	bl	8011f00 <_calloc_r>
 8011840:	b160      	cbz	r0, 801185c <_Balloc+0x64>
 8011842:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011846:	e00e      	b.n	8011866 <_Balloc+0x6e>
 8011848:	2221      	movs	r2, #33	; 0x21
 801184a:	2104      	movs	r1, #4
 801184c:	4620      	mov	r0, r4
 801184e:	f000 fb57 	bl	8011f00 <_calloc_r>
 8011852:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011854:	60f0      	str	r0, [r6, #12]
 8011856:	68db      	ldr	r3, [r3, #12]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d1e4      	bne.n	8011826 <_Balloc+0x2e>
 801185c:	2000      	movs	r0, #0
 801185e:	bd70      	pop	{r4, r5, r6, pc}
 8011860:	6802      	ldr	r2, [r0, #0]
 8011862:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011866:	2300      	movs	r3, #0
 8011868:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801186c:	e7f7      	b.n	801185e <_Balloc+0x66>
 801186e:	bf00      	nop
 8011870:	08013ba1 	.word	0x08013ba1
 8011874:	08013c84 	.word	0x08013c84

08011878 <_Bfree>:
 8011878:	b570      	push	{r4, r5, r6, lr}
 801187a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801187c:	4605      	mov	r5, r0
 801187e:	460c      	mov	r4, r1
 8011880:	b976      	cbnz	r6, 80118a0 <_Bfree+0x28>
 8011882:	2010      	movs	r0, #16
 8011884:	f7ff ffb0 	bl	80117e8 <malloc>
 8011888:	4602      	mov	r2, r0
 801188a:	6268      	str	r0, [r5, #36]	; 0x24
 801188c:	b920      	cbnz	r0, 8011898 <_Bfree+0x20>
 801188e:	4b09      	ldr	r3, [pc, #36]	; (80118b4 <_Bfree+0x3c>)
 8011890:	4809      	ldr	r0, [pc, #36]	; (80118b8 <_Bfree+0x40>)
 8011892:	218a      	movs	r1, #138	; 0x8a
 8011894:	f000 feaa 	bl	80125ec <__assert_func>
 8011898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801189c:	6006      	str	r6, [r0, #0]
 801189e:	60c6      	str	r6, [r0, #12]
 80118a0:	b13c      	cbz	r4, 80118b2 <_Bfree+0x3a>
 80118a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80118a4:	6862      	ldr	r2, [r4, #4]
 80118a6:	68db      	ldr	r3, [r3, #12]
 80118a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80118ac:	6021      	str	r1, [r4, #0]
 80118ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80118b2:	bd70      	pop	{r4, r5, r6, pc}
 80118b4:	08013ba1 	.word	0x08013ba1
 80118b8:	08013c84 	.word	0x08013c84

080118bc <__multadd>:
 80118bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118c0:	690d      	ldr	r5, [r1, #16]
 80118c2:	4607      	mov	r7, r0
 80118c4:	460c      	mov	r4, r1
 80118c6:	461e      	mov	r6, r3
 80118c8:	f101 0c14 	add.w	ip, r1, #20
 80118cc:	2000      	movs	r0, #0
 80118ce:	f8dc 3000 	ldr.w	r3, [ip]
 80118d2:	b299      	uxth	r1, r3
 80118d4:	fb02 6101 	mla	r1, r2, r1, r6
 80118d8:	0c1e      	lsrs	r6, r3, #16
 80118da:	0c0b      	lsrs	r3, r1, #16
 80118dc:	fb02 3306 	mla	r3, r2, r6, r3
 80118e0:	b289      	uxth	r1, r1
 80118e2:	3001      	adds	r0, #1
 80118e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80118e8:	4285      	cmp	r5, r0
 80118ea:	f84c 1b04 	str.w	r1, [ip], #4
 80118ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80118f2:	dcec      	bgt.n	80118ce <__multadd+0x12>
 80118f4:	b30e      	cbz	r6, 801193a <__multadd+0x7e>
 80118f6:	68a3      	ldr	r3, [r4, #8]
 80118f8:	42ab      	cmp	r3, r5
 80118fa:	dc19      	bgt.n	8011930 <__multadd+0x74>
 80118fc:	6861      	ldr	r1, [r4, #4]
 80118fe:	4638      	mov	r0, r7
 8011900:	3101      	adds	r1, #1
 8011902:	f7ff ff79 	bl	80117f8 <_Balloc>
 8011906:	4680      	mov	r8, r0
 8011908:	b928      	cbnz	r0, 8011916 <__multadd+0x5a>
 801190a:	4602      	mov	r2, r0
 801190c:	4b0c      	ldr	r3, [pc, #48]	; (8011940 <__multadd+0x84>)
 801190e:	480d      	ldr	r0, [pc, #52]	; (8011944 <__multadd+0x88>)
 8011910:	21b5      	movs	r1, #181	; 0xb5
 8011912:	f000 fe6b 	bl	80125ec <__assert_func>
 8011916:	6922      	ldr	r2, [r4, #16]
 8011918:	3202      	adds	r2, #2
 801191a:	f104 010c 	add.w	r1, r4, #12
 801191e:	0092      	lsls	r2, r2, #2
 8011920:	300c      	adds	r0, #12
 8011922:	f7fe fb2b 	bl	800ff7c <memcpy>
 8011926:	4621      	mov	r1, r4
 8011928:	4638      	mov	r0, r7
 801192a:	f7ff ffa5 	bl	8011878 <_Bfree>
 801192e:	4644      	mov	r4, r8
 8011930:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011934:	3501      	adds	r5, #1
 8011936:	615e      	str	r6, [r3, #20]
 8011938:	6125      	str	r5, [r4, #16]
 801193a:	4620      	mov	r0, r4
 801193c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011940:	08013c13 	.word	0x08013c13
 8011944:	08013c84 	.word	0x08013c84

08011948 <__hi0bits>:
 8011948:	0c03      	lsrs	r3, r0, #16
 801194a:	041b      	lsls	r3, r3, #16
 801194c:	b9d3      	cbnz	r3, 8011984 <__hi0bits+0x3c>
 801194e:	0400      	lsls	r0, r0, #16
 8011950:	2310      	movs	r3, #16
 8011952:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011956:	bf04      	itt	eq
 8011958:	0200      	lsleq	r0, r0, #8
 801195a:	3308      	addeq	r3, #8
 801195c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011960:	bf04      	itt	eq
 8011962:	0100      	lsleq	r0, r0, #4
 8011964:	3304      	addeq	r3, #4
 8011966:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801196a:	bf04      	itt	eq
 801196c:	0080      	lsleq	r0, r0, #2
 801196e:	3302      	addeq	r3, #2
 8011970:	2800      	cmp	r0, #0
 8011972:	db05      	blt.n	8011980 <__hi0bits+0x38>
 8011974:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011978:	f103 0301 	add.w	r3, r3, #1
 801197c:	bf08      	it	eq
 801197e:	2320      	moveq	r3, #32
 8011980:	4618      	mov	r0, r3
 8011982:	4770      	bx	lr
 8011984:	2300      	movs	r3, #0
 8011986:	e7e4      	b.n	8011952 <__hi0bits+0xa>

08011988 <__lo0bits>:
 8011988:	6803      	ldr	r3, [r0, #0]
 801198a:	f013 0207 	ands.w	r2, r3, #7
 801198e:	4601      	mov	r1, r0
 8011990:	d00b      	beq.n	80119aa <__lo0bits+0x22>
 8011992:	07da      	lsls	r2, r3, #31
 8011994:	d423      	bmi.n	80119de <__lo0bits+0x56>
 8011996:	0798      	lsls	r0, r3, #30
 8011998:	bf49      	itett	mi
 801199a:	085b      	lsrmi	r3, r3, #1
 801199c:	089b      	lsrpl	r3, r3, #2
 801199e:	2001      	movmi	r0, #1
 80119a0:	600b      	strmi	r3, [r1, #0]
 80119a2:	bf5c      	itt	pl
 80119a4:	600b      	strpl	r3, [r1, #0]
 80119a6:	2002      	movpl	r0, #2
 80119a8:	4770      	bx	lr
 80119aa:	b298      	uxth	r0, r3
 80119ac:	b9a8      	cbnz	r0, 80119da <__lo0bits+0x52>
 80119ae:	0c1b      	lsrs	r3, r3, #16
 80119b0:	2010      	movs	r0, #16
 80119b2:	b2da      	uxtb	r2, r3
 80119b4:	b90a      	cbnz	r2, 80119ba <__lo0bits+0x32>
 80119b6:	3008      	adds	r0, #8
 80119b8:	0a1b      	lsrs	r3, r3, #8
 80119ba:	071a      	lsls	r2, r3, #28
 80119bc:	bf04      	itt	eq
 80119be:	091b      	lsreq	r3, r3, #4
 80119c0:	3004      	addeq	r0, #4
 80119c2:	079a      	lsls	r2, r3, #30
 80119c4:	bf04      	itt	eq
 80119c6:	089b      	lsreq	r3, r3, #2
 80119c8:	3002      	addeq	r0, #2
 80119ca:	07da      	lsls	r2, r3, #31
 80119cc:	d403      	bmi.n	80119d6 <__lo0bits+0x4e>
 80119ce:	085b      	lsrs	r3, r3, #1
 80119d0:	f100 0001 	add.w	r0, r0, #1
 80119d4:	d005      	beq.n	80119e2 <__lo0bits+0x5a>
 80119d6:	600b      	str	r3, [r1, #0]
 80119d8:	4770      	bx	lr
 80119da:	4610      	mov	r0, r2
 80119dc:	e7e9      	b.n	80119b2 <__lo0bits+0x2a>
 80119de:	2000      	movs	r0, #0
 80119e0:	4770      	bx	lr
 80119e2:	2020      	movs	r0, #32
 80119e4:	4770      	bx	lr
	...

080119e8 <__i2b>:
 80119e8:	b510      	push	{r4, lr}
 80119ea:	460c      	mov	r4, r1
 80119ec:	2101      	movs	r1, #1
 80119ee:	f7ff ff03 	bl	80117f8 <_Balloc>
 80119f2:	4602      	mov	r2, r0
 80119f4:	b928      	cbnz	r0, 8011a02 <__i2b+0x1a>
 80119f6:	4b05      	ldr	r3, [pc, #20]	; (8011a0c <__i2b+0x24>)
 80119f8:	4805      	ldr	r0, [pc, #20]	; (8011a10 <__i2b+0x28>)
 80119fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80119fe:	f000 fdf5 	bl	80125ec <__assert_func>
 8011a02:	2301      	movs	r3, #1
 8011a04:	6144      	str	r4, [r0, #20]
 8011a06:	6103      	str	r3, [r0, #16]
 8011a08:	bd10      	pop	{r4, pc}
 8011a0a:	bf00      	nop
 8011a0c:	08013c13 	.word	0x08013c13
 8011a10:	08013c84 	.word	0x08013c84

08011a14 <__multiply>:
 8011a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a18:	4691      	mov	r9, r2
 8011a1a:	690a      	ldr	r2, [r1, #16]
 8011a1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011a20:	429a      	cmp	r2, r3
 8011a22:	bfb8      	it	lt
 8011a24:	460b      	movlt	r3, r1
 8011a26:	460c      	mov	r4, r1
 8011a28:	bfbc      	itt	lt
 8011a2a:	464c      	movlt	r4, r9
 8011a2c:	4699      	movlt	r9, r3
 8011a2e:	6927      	ldr	r7, [r4, #16]
 8011a30:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011a34:	68a3      	ldr	r3, [r4, #8]
 8011a36:	6861      	ldr	r1, [r4, #4]
 8011a38:	eb07 060a 	add.w	r6, r7, sl
 8011a3c:	42b3      	cmp	r3, r6
 8011a3e:	b085      	sub	sp, #20
 8011a40:	bfb8      	it	lt
 8011a42:	3101      	addlt	r1, #1
 8011a44:	f7ff fed8 	bl	80117f8 <_Balloc>
 8011a48:	b930      	cbnz	r0, 8011a58 <__multiply+0x44>
 8011a4a:	4602      	mov	r2, r0
 8011a4c:	4b44      	ldr	r3, [pc, #272]	; (8011b60 <__multiply+0x14c>)
 8011a4e:	4845      	ldr	r0, [pc, #276]	; (8011b64 <__multiply+0x150>)
 8011a50:	f240 115d 	movw	r1, #349	; 0x15d
 8011a54:	f000 fdca 	bl	80125ec <__assert_func>
 8011a58:	f100 0514 	add.w	r5, r0, #20
 8011a5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011a60:	462b      	mov	r3, r5
 8011a62:	2200      	movs	r2, #0
 8011a64:	4543      	cmp	r3, r8
 8011a66:	d321      	bcc.n	8011aac <__multiply+0x98>
 8011a68:	f104 0314 	add.w	r3, r4, #20
 8011a6c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011a70:	f109 0314 	add.w	r3, r9, #20
 8011a74:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011a78:	9202      	str	r2, [sp, #8]
 8011a7a:	1b3a      	subs	r2, r7, r4
 8011a7c:	3a15      	subs	r2, #21
 8011a7e:	f022 0203 	bic.w	r2, r2, #3
 8011a82:	3204      	adds	r2, #4
 8011a84:	f104 0115 	add.w	r1, r4, #21
 8011a88:	428f      	cmp	r7, r1
 8011a8a:	bf38      	it	cc
 8011a8c:	2204      	movcc	r2, #4
 8011a8e:	9201      	str	r2, [sp, #4]
 8011a90:	9a02      	ldr	r2, [sp, #8]
 8011a92:	9303      	str	r3, [sp, #12]
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d80c      	bhi.n	8011ab2 <__multiply+0x9e>
 8011a98:	2e00      	cmp	r6, #0
 8011a9a:	dd03      	ble.n	8011aa4 <__multiply+0x90>
 8011a9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d05a      	beq.n	8011b5a <__multiply+0x146>
 8011aa4:	6106      	str	r6, [r0, #16]
 8011aa6:	b005      	add	sp, #20
 8011aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aac:	f843 2b04 	str.w	r2, [r3], #4
 8011ab0:	e7d8      	b.n	8011a64 <__multiply+0x50>
 8011ab2:	f8b3 a000 	ldrh.w	sl, [r3]
 8011ab6:	f1ba 0f00 	cmp.w	sl, #0
 8011aba:	d024      	beq.n	8011b06 <__multiply+0xf2>
 8011abc:	f104 0e14 	add.w	lr, r4, #20
 8011ac0:	46a9      	mov	r9, r5
 8011ac2:	f04f 0c00 	mov.w	ip, #0
 8011ac6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011aca:	f8d9 1000 	ldr.w	r1, [r9]
 8011ace:	fa1f fb82 	uxth.w	fp, r2
 8011ad2:	b289      	uxth	r1, r1
 8011ad4:	fb0a 110b 	mla	r1, sl, fp, r1
 8011ad8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011adc:	f8d9 2000 	ldr.w	r2, [r9]
 8011ae0:	4461      	add	r1, ip
 8011ae2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011ae6:	fb0a c20b 	mla	r2, sl, fp, ip
 8011aea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011aee:	b289      	uxth	r1, r1
 8011af0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011af4:	4577      	cmp	r7, lr
 8011af6:	f849 1b04 	str.w	r1, [r9], #4
 8011afa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011afe:	d8e2      	bhi.n	8011ac6 <__multiply+0xb2>
 8011b00:	9a01      	ldr	r2, [sp, #4]
 8011b02:	f845 c002 	str.w	ip, [r5, r2]
 8011b06:	9a03      	ldr	r2, [sp, #12]
 8011b08:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011b0c:	3304      	adds	r3, #4
 8011b0e:	f1b9 0f00 	cmp.w	r9, #0
 8011b12:	d020      	beq.n	8011b56 <__multiply+0x142>
 8011b14:	6829      	ldr	r1, [r5, #0]
 8011b16:	f104 0c14 	add.w	ip, r4, #20
 8011b1a:	46ae      	mov	lr, r5
 8011b1c:	f04f 0a00 	mov.w	sl, #0
 8011b20:	f8bc b000 	ldrh.w	fp, [ip]
 8011b24:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011b28:	fb09 220b 	mla	r2, r9, fp, r2
 8011b2c:	4492      	add	sl, r2
 8011b2e:	b289      	uxth	r1, r1
 8011b30:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011b34:	f84e 1b04 	str.w	r1, [lr], #4
 8011b38:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011b3c:	f8be 1000 	ldrh.w	r1, [lr]
 8011b40:	0c12      	lsrs	r2, r2, #16
 8011b42:	fb09 1102 	mla	r1, r9, r2, r1
 8011b46:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011b4a:	4567      	cmp	r7, ip
 8011b4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011b50:	d8e6      	bhi.n	8011b20 <__multiply+0x10c>
 8011b52:	9a01      	ldr	r2, [sp, #4]
 8011b54:	50a9      	str	r1, [r5, r2]
 8011b56:	3504      	adds	r5, #4
 8011b58:	e79a      	b.n	8011a90 <__multiply+0x7c>
 8011b5a:	3e01      	subs	r6, #1
 8011b5c:	e79c      	b.n	8011a98 <__multiply+0x84>
 8011b5e:	bf00      	nop
 8011b60:	08013c13 	.word	0x08013c13
 8011b64:	08013c84 	.word	0x08013c84

08011b68 <__pow5mult>:
 8011b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b6c:	4615      	mov	r5, r2
 8011b6e:	f012 0203 	ands.w	r2, r2, #3
 8011b72:	4606      	mov	r6, r0
 8011b74:	460f      	mov	r7, r1
 8011b76:	d007      	beq.n	8011b88 <__pow5mult+0x20>
 8011b78:	4c25      	ldr	r4, [pc, #148]	; (8011c10 <__pow5mult+0xa8>)
 8011b7a:	3a01      	subs	r2, #1
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011b82:	f7ff fe9b 	bl	80118bc <__multadd>
 8011b86:	4607      	mov	r7, r0
 8011b88:	10ad      	asrs	r5, r5, #2
 8011b8a:	d03d      	beq.n	8011c08 <__pow5mult+0xa0>
 8011b8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011b8e:	b97c      	cbnz	r4, 8011bb0 <__pow5mult+0x48>
 8011b90:	2010      	movs	r0, #16
 8011b92:	f7ff fe29 	bl	80117e8 <malloc>
 8011b96:	4602      	mov	r2, r0
 8011b98:	6270      	str	r0, [r6, #36]	; 0x24
 8011b9a:	b928      	cbnz	r0, 8011ba8 <__pow5mult+0x40>
 8011b9c:	4b1d      	ldr	r3, [pc, #116]	; (8011c14 <__pow5mult+0xac>)
 8011b9e:	481e      	ldr	r0, [pc, #120]	; (8011c18 <__pow5mult+0xb0>)
 8011ba0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011ba4:	f000 fd22 	bl	80125ec <__assert_func>
 8011ba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011bac:	6004      	str	r4, [r0, #0]
 8011bae:	60c4      	str	r4, [r0, #12]
 8011bb0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011bb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011bb8:	b94c      	cbnz	r4, 8011bce <__pow5mult+0x66>
 8011bba:	f240 2171 	movw	r1, #625	; 0x271
 8011bbe:	4630      	mov	r0, r6
 8011bc0:	f7ff ff12 	bl	80119e8 <__i2b>
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8011bca:	4604      	mov	r4, r0
 8011bcc:	6003      	str	r3, [r0, #0]
 8011bce:	f04f 0900 	mov.w	r9, #0
 8011bd2:	07eb      	lsls	r3, r5, #31
 8011bd4:	d50a      	bpl.n	8011bec <__pow5mult+0x84>
 8011bd6:	4639      	mov	r1, r7
 8011bd8:	4622      	mov	r2, r4
 8011bda:	4630      	mov	r0, r6
 8011bdc:	f7ff ff1a 	bl	8011a14 <__multiply>
 8011be0:	4639      	mov	r1, r7
 8011be2:	4680      	mov	r8, r0
 8011be4:	4630      	mov	r0, r6
 8011be6:	f7ff fe47 	bl	8011878 <_Bfree>
 8011bea:	4647      	mov	r7, r8
 8011bec:	106d      	asrs	r5, r5, #1
 8011bee:	d00b      	beq.n	8011c08 <__pow5mult+0xa0>
 8011bf0:	6820      	ldr	r0, [r4, #0]
 8011bf2:	b938      	cbnz	r0, 8011c04 <__pow5mult+0x9c>
 8011bf4:	4622      	mov	r2, r4
 8011bf6:	4621      	mov	r1, r4
 8011bf8:	4630      	mov	r0, r6
 8011bfa:	f7ff ff0b 	bl	8011a14 <__multiply>
 8011bfe:	6020      	str	r0, [r4, #0]
 8011c00:	f8c0 9000 	str.w	r9, [r0]
 8011c04:	4604      	mov	r4, r0
 8011c06:	e7e4      	b.n	8011bd2 <__pow5mult+0x6a>
 8011c08:	4638      	mov	r0, r7
 8011c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c0e:	bf00      	nop
 8011c10:	08013dd0 	.word	0x08013dd0
 8011c14:	08013ba1 	.word	0x08013ba1
 8011c18:	08013c84 	.word	0x08013c84

08011c1c <__lshift>:
 8011c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c20:	460c      	mov	r4, r1
 8011c22:	6849      	ldr	r1, [r1, #4]
 8011c24:	6923      	ldr	r3, [r4, #16]
 8011c26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011c2a:	68a3      	ldr	r3, [r4, #8]
 8011c2c:	4607      	mov	r7, r0
 8011c2e:	4691      	mov	r9, r2
 8011c30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011c34:	f108 0601 	add.w	r6, r8, #1
 8011c38:	42b3      	cmp	r3, r6
 8011c3a:	db0b      	blt.n	8011c54 <__lshift+0x38>
 8011c3c:	4638      	mov	r0, r7
 8011c3e:	f7ff fddb 	bl	80117f8 <_Balloc>
 8011c42:	4605      	mov	r5, r0
 8011c44:	b948      	cbnz	r0, 8011c5a <__lshift+0x3e>
 8011c46:	4602      	mov	r2, r0
 8011c48:	4b2a      	ldr	r3, [pc, #168]	; (8011cf4 <__lshift+0xd8>)
 8011c4a:	482b      	ldr	r0, [pc, #172]	; (8011cf8 <__lshift+0xdc>)
 8011c4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011c50:	f000 fccc 	bl	80125ec <__assert_func>
 8011c54:	3101      	adds	r1, #1
 8011c56:	005b      	lsls	r3, r3, #1
 8011c58:	e7ee      	b.n	8011c38 <__lshift+0x1c>
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	f100 0114 	add.w	r1, r0, #20
 8011c60:	f100 0210 	add.w	r2, r0, #16
 8011c64:	4618      	mov	r0, r3
 8011c66:	4553      	cmp	r3, sl
 8011c68:	db37      	blt.n	8011cda <__lshift+0xbe>
 8011c6a:	6920      	ldr	r0, [r4, #16]
 8011c6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011c70:	f104 0314 	add.w	r3, r4, #20
 8011c74:	f019 091f 	ands.w	r9, r9, #31
 8011c78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011c7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011c80:	d02f      	beq.n	8011ce2 <__lshift+0xc6>
 8011c82:	f1c9 0e20 	rsb	lr, r9, #32
 8011c86:	468a      	mov	sl, r1
 8011c88:	f04f 0c00 	mov.w	ip, #0
 8011c8c:	681a      	ldr	r2, [r3, #0]
 8011c8e:	fa02 f209 	lsl.w	r2, r2, r9
 8011c92:	ea42 020c 	orr.w	r2, r2, ip
 8011c96:	f84a 2b04 	str.w	r2, [sl], #4
 8011c9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c9e:	4298      	cmp	r0, r3
 8011ca0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011ca4:	d8f2      	bhi.n	8011c8c <__lshift+0x70>
 8011ca6:	1b03      	subs	r3, r0, r4
 8011ca8:	3b15      	subs	r3, #21
 8011caa:	f023 0303 	bic.w	r3, r3, #3
 8011cae:	3304      	adds	r3, #4
 8011cb0:	f104 0215 	add.w	r2, r4, #21
 8011cb4:	4290      	cmp	r0, r2
 8011cb6:	bf38      	it	cc
 8011cb8:	2304      	movcc	r3, #4
 8011cba:	f841 c003 	str.w	ip, [r1, r3]
 8011cbe:	f1bc 0f00 	cmp.w	ip, #0
 8011cc2:	d001      	beq.n	8011cc8 <__lshift+0xac>
 8011cc4:	f108 0602 	add.w	r6, r8, #2
 8011cc8:	3e01      	subs	r6, #1
 8011cca:	4638      	mov	r0, r7
 8011ccc:	612e      	str	r6, [r5, #16]
 8011cce:	4621      	mov	r1, r4
 8011cd0:	f7ff fdd2 	bl	8011878 <_Bfree>
 8011cd4:	4628      	mov	r0, r5
 8011cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cda:	f842 0f04 	str.w	r0, [r2, #4]!
 8011cde:	3301      	adds	r3, #1
 8011ce0:	e7c1      	b.n	8011c66 <__lshift+0x4a>
 8011ce2:	3904      	subs	r1, #4
 8011ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ce8:	f841 2f04 	str.w	r2, [r1, #4]!
 8011cec:	4298      	cmp	r0, r3
 8011cee:	d8f9      	bhi.n	8011ce4 <__lshift+0xc8>
 8011cf0:	e7ea      	b.n	8011cc8 <__lshift+0xac>
 8011cf2:	bf00      	nop
 8011cf4:	08013c13 	.word	0x08013c13
 8011cf8:	08013c84 	.word	0x08013c84

08011cfc <__mcmp>:
 8011cfc:	b530      	push	{r4, r5, lr}
 8011cfe:	6902      	ldr	r2, [r0, #16]
 8011d00:	690c      	ldr	r4, [r1, #16]
 8011d02:	1b12      	subs	r2, r2, r4
 8011d04:	d10e      	bne.n	8011d24 <__mcmp+0x28>
 8011d06:	f100 0314 	add.w	r3, r0, #20
 8011d0a:	3114      	adds	r1, #20
 8011d0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011d10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011d14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011d18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011d1c:	42a5      	cmp	r5, r4
 8011d1e:	d003      	beq.n	8011d28 <__mcmp+0x2c>
 8011d20:	d305      	bcc.n	8011d2e <__mcmp+0x32>
 8011d22:	2201      	movs	r2, #1
 8011d24:	4610      	mov	r0, r2
 8011d26:	bd30      	pop	{r4, r5, pc}
 8011d28:	4283      	cmp	r3, r0
 8011d2a:	d3f3      	bcc.n	8011d14 <__mcmp+0x18>
 8011d2c:	e7fa      	b.n	8011d24 <__mcmp+0x28>
 8011d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8011d32:	e7f7      	b.n	8011d24 <__mcmp+0x28>

08011d34 <__mdiff>:
 8011d34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d38:	460c      	mov	r4, r1
 8011d3a:	4606      	mov	r6, r0
 8011d3c:	4611      	mov	r1, r2
 8011d3e:	4620      	mov	r0, r4
 8011d40:	4690      	mov	r8, r2
 8011d42:	f7ff ffdb 	bl	8011cfc <__mcmp>
 8011d46:	1e05      	subs	r5, r0, #0
 8011d48:	d110      	bne.n	8011d6c <__mdiff+0x38>
 8011d4a:	4629      	mov	r1, r5
 8011d4c:	4630      	mov	r0, r6
 8011d4e:	f7ff fd53 	bl	80117f8 <_Balloc>
 8011d52:	b930      	cbnz	r0, 8011d62 <__mdiff+0x2e>
 8011d54:	4b3a      	ldr	r3, [pc, #232]	; (8011e40 <__mdiff+0x10c>)
 8011d56:	4602      	mov	r2, r0
 8011d58:	f240 2132 	movw	r1, #562	; 0x232
 8011d5c:	4839      	ldr	r0, [pc, #228]	; (8011e44 <__mdiff+0x110>)
 8011d5e:	f000 fc45 	bl	80125ec <__assert_func>
 8011d62:	2301      	movs	r3, #1
 8011d64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011d68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d6c:	bfa4      	itt	ge
 8011d6e:	4643      	movge	r3, r8
 8011d70:	46a0      	movge	r8, r4
 8011d72:	4630      	mov	r0, r6
 8011d74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011d78:	bfa6      	itte	ge
 8011d7a:	461c      	movge	r4, r3
 8011d7c:	2500      	movge	r5, #0
 8011d7e:	2501      	movlt	r5, #1
 8011d80:	f7ff fd3a 	bl	80117f8 <_Balloc>
 8011d84:	b920      	cbnz	r0, 8011d90 <__mdiff+0x5c>
 8011d86:	4b2e      	ldr	r3, [pc, #184]	; (8011e40 <__mdiff+0x10c>)
 8011d88:	4602      	mov	r2, r0
 8011d8a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011d8e:	e7e5      	b.n	8011d5c <__mdiff+0x28>
 8011d90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011d94:	6926      	ldr	r6, [r4, #16]
 8011d96:	60c5      	str	r5, [r0, #12]
 8011d98:	f104 0914 	add.w	r9, r4, #20
 8011d9c:	f108 0514 	add.w	r5, r8, #20
 8011da0:	f100 0e14 	add.w	lr, r0, #20
 8011da4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011da8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011dac:	f108 0210 	add.w	r2, r8, #16
 8011db0:	46f2      	mov	sl, lr
 8011db2:	2100      	movs	r1, #0
 8011db4:	f859 3b04 	ldr.w	r3, [r9], #4
 8011db8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011dbc:	fa1f f883 	uxth.w	r8, r3
 8011dc0:	fa11 f18b 	uxtah	r1, r1, fp
 8011dc4:	0c1b      	lsrs	r3, r3, #16
 8011dc6:	eba1 0808 	sub.w	r8, r1, r8
 8011dca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011dce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011dd2:	fa1f f888 	uxth.w	r8, r8
 8011dd6:	1419      	asrs	r1, r3, #16
 8011dd8:	454e      	cmp	r6, r9
 8011dda:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011dde:	f84a 3b04 	str.w	r3, [sl], #4
 8011de2:	d8e7      	bhi.n	8011db4 <__mdiff+0x80>
 8011de4:	1b33      	subs	r3, r6, r4
 8011de6:	3b15      	subs	r3, #21
 8011de8:	f023 0303 	bic.w	r3, r3, #3
 8011dec:	3304      	adds	r3, #4
 8011dee:	3415      	adds	r4, #21
 8011df0:	42a6      	cmp	r6, r4
 8011df2:	bf38      	it	cc
 8011df4:	2304      	movcc	r3, #4
 8011df6:	441d      	add	r5, r3
 8011df8:	4473      	add	r3, lr
 8011dfa:	469e      	mov	lr, r3
 8011dfc:	462e      	mov	r6, r5
 8011dfe:	4566      	cmp	r6, ip
 8011e00:	d30e      	bcc.n	8011e20 <__mdiff+0xec>
 8011e02:	f10c 0203 	add.w	r2, ip, #3
 8011e06:	1b52      	subs	r2, r2, r5
 8011e08:	f022 0203 	bic.w	r2, r2, #3
 8011e0c:	3d03      	subs	r5, #3
 8011e0e:	45ac      	cmp	ip, r5
 8011e10:	bf38      	it	cc
 8011e12:	2200      	movcc	r2, #0
 8011e14:	441a      	add	r2, r3
 8011e16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011e1a:	b17b      	cbz	r3, 8011e3c <__mdiff+0x108>
 8011e1c:	6107      	str	r7, [r0, #16]
 8011e1e:	e7a3      	b.n	8011d68 <__mdiff+0x34>
 8011e20:	f856 8b04 	ldr.w	r8, [r6], #4
 8011e24:	fa11 f288 	uxtah	r2, r1, r8
 8011e28:	1414      	asrs	r4, r2, #16
 8011e2a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011e2e:	b292      	uxth	r2, r2
 8011e30:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011e34:	f84e 2b04 	str.w	r2, [lr], #4
 8011e38:	1421      	asrs	r1, r4, #16
 8011e3a:	e7e0      	b.n	8011dfe <__mdiff+0xca>
 8011e3c:	3f01      	subs	r7, #1
 8011e3e:	e7ea      	b.n	8011e16 <__mdiff+0xe2>
 8011e40:	08013c13 	.word	0x08013c13
 8011e44:	08013c84 	.word	0x08013c84

08011e48 <__d2b>:
 8011e48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011e4c:	4689      	mov	r9, r1
 8011e4e:	2101      	movs	r1, #1
 8011e50:	ec57 6b10 	vmov	r6, r7, d0
 8011e54:	4690      	mov	r8, r2
 8011e56:	f7ff fccf 	bl	80117f8 <_Balloc>
 8011e5a:	4604      	mov	r4, r0
 8011e5c:	b930      	cbnz	r0, 8011e6c <__d2b+0x24>
 8011e5e:	4602      	mov	r2, r0
 8011e60:	4b25      	ldr	r3, [pc, #148]	; (8011ef8 <__d2b+0xb0>)
 8011e62:	4826      	ldr	r0, [pc, #152]	; (8011efc <__d2b+0xb4>)
 8011e64:	f240 310a 	movw	r1, #778	; 0x30a
 8011e68:	f000 fbc0 	bl	80125ec <__assert_func>
 8011e6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011e70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011e74:	bb35      	cbnz	r5, 8011ec4 <__d2b+0x7c>
 8011e76:	2e00      	cmp	r6, #0
 8011e78:	9301      	str	r3, [sp, #4]
 8011e7a:	d028      	beq.n	8011ece <__d2b+0x86>
 8011e7c:	4668      	mov	r0, sp
 8011e7e:	9600      	str	r6, [sp, #0]
 8011e80:	f7ff fd82 	bl	8011988 <__lo0bits>
 8011e84:	9900      	ldr	r1, [sp, #0]
 8011e86:	b300      	cbz	r0, 8011eca <__d2b+0x82>
 8011e88:	9a01      	ldr	r2, [sp, #4]
 8011e8a:	f1c0 0320 	rsb	r3, r0, #32
 8011e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8011e92:	430b      	orrs	r3, r1
 8011e94:	40c2      	lsrs	r2, r0
 8011e96:	6163      	str	r3, [r4, #20]
 8011e98:	9201      	str	r2, [sp, #4]
 8011e9a:	9b01      	ldr	r3, [sp, #4]
 8011e9c:	61a3      	str	r3, [r4, #24]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	bf14      	ite	ne
 8011ea2:	2202      	movne	r2, #2
 8011ea4:	2201      	moveq	r2, #1
 8011ea6:	6122      	str	r2, [r4, #16]
 8011ea8:	b1d5      	cbz	r5, 8011ee0 <__d2b+0x98>
 8011eaa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011eae:	4405      	add	r5, r0
 8011eb0:	f8c9 5000 	str.w	r5, [r9]
 8011eb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011eb8:	f8c8 0000 	str.w	r0, [r8]
 8011ebc:	4620      	mov	r0, r4
 8011ebe:	b003      	add	sp, #12
 8011ec0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ec4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011ec8:	e7d5      	b.n	8011e76 <__d2b+0x2e>
 8011eca:	6161      	str	r1, [r4, #20]
 8011ecc:	e7e5      	b.n	8011e9a <__d2b+0x52>
 8011ece:	a801      	add	r0, sp, #4
 8011ed0:	f7ff fd5a 	bl	8011988 <__lo0bits>
 8011ed4:	9b01      	ldr	r3, [sp, #4]
 8011ed6:	6163      	str	r3, [r4, #20]
 8011ed8:	2201      	movs	r2, #1
 8011eda:	6122      	str	r2, [r4, #16]
 8011edc:	3020      	adds	r0, #32
 8011ede:	e7e3      	b.n	8011ea8 <__d2b+0x60>
 8011ee0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011ee4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011ee8:	f8c9 0000 	str.w	r0, [r9]
 8011eec:	6918      	ldr	r0, [r3, #16]
 8011eee:	f7ff fd2b 	bl	8011948 <__hi0bits>
 8011ef2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011ef6:	e7df      	b.n	8011eb8 <__d2b+0x70>
 8011ef8:	08013c13 	.word	0x08013c13
 8011efc:	08013c84 	.word	0x08013c84

08011f00 <_calloc_r>:
 8011f00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011f02:	fba1 2402 	umull	r2, r4, r1, r2
 8011f06:	b94c      	cbnz	r4, 8011f1c <_calloc_r+0x1c>
 8011f08:	4611      	mov	r1, r2
 8011f0a:	9201      	str	r2, [sp, #4]
 8011f0c:	f000 f87a 	bl	8012004 <_malloc_r>
 8011f10:	9a01      	ldr	r2, [sp, #4]
 8011f12:	4605      	mov	r5, r0
 8011f14:	b930      	cbnz	r0, 8011f24 <_calloc_r+0x24>
 8011f16:	4628      	mov	r0, r5
 8011f18:	b003      	add	sp, #12
 8011f1a:	bd30      	pop	{r4, r5, pc}
 8011f1c:	220c      	movs	r2, #12
 8011f1e:	6002      	str	r2, [r0, #0]
 8011f20:	2500      	movs	r5, #0
 8011f22:	e7f8      	b.n	8011f16 <_calloc_r+0x16>
 8011f24:	4621      	mov	r1, r4
 8011f26:	f7fe f851 	bl	800ffcc <memset>
 8011f2a:	e7f4      	b.n	8011f16 <_calloc_r+0x16>

08011f2c <_free_r>:
 8011f2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011f2e:	2900      	cmp	r1, #0
 8011f30:	d044      	beq.n	8011fbc <_free_r+0x90>
 8011f32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011f36:	9001      	str	r0, [sp, #4]
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	f1a1 0404 	sub.w	r4, r1, #4
 8011f3e:	bfb8      	it	lt
 8011f40:	18e4      	addlt	r4, r4, r3
 8011f42:	f000 fcdf 	bl	8012904 <__malloc_lock>
 8011f46:	4a1e      	ldr	r2, [pc, #120]	; (8011fc0 <_free_r+0x94>)
 8011f48:	9801      	ldr	r0, [sp, #4]
 8011f4a:	6813      	ldr	r3, [r2, #0]
 8011f4c:	b933      	cbnz	r3, 8011f5c <_free_r+0x30>
 8011f4e:	6063      	str	r3, [r4, #4]
 8011f50:	6014      	str	r4, [r2, #0]
 8011f52:	b003      	add	sp, #12
 8011f54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011f58:	f000 bcda 	b.w	8012910 <__malloc_unlock>
 8011f5c:	42a3      	cmp	r3, r4
 8011f5e:	d908      	bls.n	8011f72 <_free_r+0x46>
 8011f60:	6825      	ldr	r5, [r4, #0]
 8011f62:	1961      	adds	r1, r4, r5
 8011f64:	428b      	cmp	r3, r1
 8011f66:	bf01      	itttt	eq
 8011f68:	6819      	ldreq	r1, [r3, #0]
 8011f6a:	685b      	ldreq	r3, [r3, #4]
 8011f6c:	1949      	addeq	r1, r1, r5
 8011f6e:	6021      	streq	r1, [r4, #0]
 8011f70:	e7ed      	b.n	8011f4e <_free_r+0x22>
 8011f72:	461a      	mov	r2, r3
 8011f74:	685b      	ldr	r3, [r3, #4]
 8011f76:	b10b      	cbz	r3, 8011f7c <_free_r+0x50>
 8011f78:	42a3      	cmp	r3, r4
 8011f7a:	d9fa      	bls.n	8011f72 <_free_r+0x46>
 8011f7c:	6811      	ldr	r1, [r2, #0]
 8011f7e:	1855      	adds	r5, r2, r1
 8011f80:	42a5      	cmp	r5, r4
 8011f82:	d10b      	bne.n	8011f9c <_free_r+0x70>
 8011f84:	6824      	ldr	r4, [r4, #0]
 8011f86:	4421      	add	r1, r4
 8011f88:	1854      	adds	r4, r2, r1
 8011f8a:	42a3      	cmp	r3, r4
 8011f8c:	6011      	str	r1, [r2, #0]
 8011f8e:	d1e0      	bne.n	8011f52 <_free_r+0x26>
 8011f90:	681c      	ldr	r4, [r3, #0]
 8011f92:	685b      	ldr	r3, [r3, #4]
 8011f94:	6053      	str	r3, [r2, #4]
 8011f96:	4421      	add	r1, r4
 8011f98:	6011      	str	r1, [r2, #0]
 8011f9a:	e7da      	b.n	8011f52 <_free_r+0x26>
 8011f9c:	d902      	bls.n	8011fa4 <_free_r+0x78>
 8011f9e:	230c      	movs	r3, #12
 8011fa0:	6003      	str	r3, [r0, #0]
 8011fa2:	e7d6      	b.n	8011f52 <_free_r+0x26>
 8011fa4:	6825      	ldr	r5, [r4, #0]
 8011fa6:	1961      	adds	r1, r4, r5
 8011fa8:	428b      	cmp	r3, r1
 8011faa:	bf04      	itt	eq
 8011fac:	6819      	ldreq	r1, [r3, #0]
 8011fae:	685b      	ldreq	r3, [r3, #4]
 8011fb0:	6063      	str	r3, [r4, #4]
 8011fb2:	bf04      	itt	eq
 8011fb4:	1949      	addeq	r1, r1, r5
 8011fb6:	6021      	streq	r1, [r4, #0]
 8011fb8:	6054      	str	r4, [r2, #4]
 8011fba:	e7ca      	b.n	8011f52 <_free_r+0x26>
 8011fbc:	b003      	add	sp, #12
 8011fbe:	bd30      	pop	{r4, r5, pc}
 8011fc0:	200059b0 	.word	0x200059b0

08011fc4 <sbrk_aligned>:
 8011fc4:	b570      	push	{r4, r5, r6, lr}
 8011fc6:	4e0e      	ldr	r6, [pc, #56]	; (8012000 <sbrk_aligned+0x3c>)
 8011fc8:	460c      	mov	r4, r1
 8011fca:	6831      	ldr	r1, [r6, #0]
 8011fcc:	4605      	mov	r5, r0
 8011fce:	b911      	cbnz	r1, 8011fd6 <sbrk_aligned+0x12>
 8011fd0:	f000 f9e6 	bl	80123a0 <_sbrk_r>
 8011fd4:	6030      	str	r0, [r6, #0]
 8011fd6:	4621      	mov	r1, r4
 8011fd8:	4628      	mov	r0, r5
 8011fda:	f000 f9e1 	bl	80123a0 <_sbrk_r>
 8011fde:	1c43      	adds	r3, r0, #1
 8011fe0:	d00a      	beq.n	8011ff8 <sbrk_aligned+0x34>
 8011fe2:	1cc4      	adds	r4, r0, #3
 8011fe4:	f024 0403 	bic.w	r4, r4, #3
 8011fe8:	42a0      	cmp	r0, r4
 8011fea:	d007      	beq.n	8011ffc <sbrk_aligned+0x38>
 8011fec:	1a21      	subs	r1, r4, r0
 8011fee:	4628      	mov	r0, r5
 8011ff0:	f000 f9d6 	bl	80123a0 <_sbrk_r>
 8011ff4:	3001      	adds	r0, #1
 8011ff6:	d101      	bne.n	8011ffc <sbrk_aligned+0x38>
 8011ff8:	f04f 34ff 	mov.w	r4, #4294967295
 8011ffc:	4620      	mov	r0, r4
 8011ffe:	bd70      	pop	{r4, r5, r6, pc}
 8012000:	200059b4 	.word	0x200059b4

08012004 <_malloc_r>:
 8012004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012008:	1ccd      	adds	r5, r1, #3
 801200a:	f025 0503 	bic.w	r5, r5, #3
 801200e:	3508      	adds	r5, #8
 8012010:	2d0c      	cmp	r5, #12
 8012012:	bf38      	it	cc
 8012014:	250c      	movcc	r5, #12
 8012016:	2d00      	cmp	r5, #0
 8012018:	4607      	mov	r7, r0
 801201a:	db01      	blt.n	8012020 <_malloc_r+0x1c>
 801201c:	42a9      	cmp	r1, r5
 801201e:	d905      	bls.n	801202c <_malloc_r+0x28>
 8012020:	230c      	movs	r3, #12
 8012022:	603b      	str	r3, [r7, #0]
 8012024:	2600      	movs	r6, #0
 8012026:	4630      	mov	r0, r6
 8012028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801202c:	4e2e      	ldr	r6, [pc, #184]	; (80120e8 <_malloc_r+0xe4>)
 801202e:	f000 fc69 	bl	8012904 <__malloc_lock>
 8012032:	6833      	ldr	r3, [r6, #0]
 8012034:	461c      	mov	r4, r3
 8012036:	bb34      	cbnz	r4, 8012086 <_malloc_r+0x82>
 8012038:	4629      	mov	r1, r5
 801203a:	4638      	mov	r0, r7
 801203c:	f7ff ffc2 	bl	8011fc4 <sbrk_aligned>
 8012040:	1c43      	adds	r3, r0, #1
 8012042:	4604      	mov	r4, r0
 8012044:	d14d      	bne.n	80120e2 <_malloc_r+0xde>
 8012046:	6834      	ldr	r4, [r6, #0]
 8012048:	4626      	mov	r6, r4
 801204a:	2e00      	cmp	r6, #0
 801204c:	d140      	bne.n	80120d0 <_malloc_r+0xcc>
 801204e:	6823      	ldr	r3, [r4, #0]
 8012050:	4631      	mov	r1, r6
 8012052:	4638      	mov	r0, r7
 8012054:	eb04 0803 	add.w	r8, r4, r3
 8012058:	f000 f9a2 	bl	80123a0 <_sbrk_r>
 801205c:	4580      	cmp	r8, r0
 801205e:	d13a      	bne.n	80120d6 <_malloc_r+0xd2>
 8012060:	6821      	ldr	r1, [r4, #0]
 8012062:	3503      	adds	r5, #3
 8012064:	1a6d      	subs	r5, r5, r1
 8012066:	f025 0503 	bic.w	r5, r5, #3
 801206a:	3508      	adds	r5, #8
 801206c:	2d0c      	cmp	r5, #12
 801206e:	bf38      	it	cc
 8012070:	250c      	movcc	r5, #12
 8012072:	4629      	mov	r1, r5
 8012074:	4638      	mov	r0, r7
 8012076:	f7ff ffa5 	bl	8011fc4 <sbrk_aligned>
 801207a:	3001      	adds	r0, #1
 801207c:	d02b      	beq.n	80120d6 <_malloc_r+0xd2>
 801207e:	6823      	ldr	r3, [r4, #0]
 8012080:	442b      	add	r3, r5
 8012082:	6023      	str	r3, [r4, #0]
 8012084:	e00e      	b.n	80120a4 <_malloc_r+0xa0>
 8012086:	6822      	ldr	r2, [r4, #0]
 8012088:	1b52      	subs	r2, r2, r5
 801208a:	d41e      	bmi.n	80120ca <_malloc_r+0xc6>
 801208c:	2a0b      	cmp	r2, #11
 801208e:	d916      	bls.n	80120be <_malloc_r+0xba>
 8012090:	1961      	adds	r1, r4, r5
 8012092:	42a3      	cmp	r3, r4
 8012094:	6025      	str	r5, [r4, #0]
 8012096:	bf18      	it	ne
 8012098:	6059      	strne	r1, [r3, #4]
 801209a:	6863      	ldr	r3, [r4, #4]
 801209c:	bf08      	it	eq
 801209e:	6031      	streq	r1, [r6, #0]
 80120a0:	5162      	str	r2, [r4, r5]
 80120a2:	604b      	str	r3, [r1, #4]
 80120a4:	4638      	mov	r0, r7
 80120a6:	f104 060b 	add.w	r6, r4, #11
 80120aa:	f000 fc31 	bl	8012910 <__malloc_unlock>
 80120ae:	f026 0607 	bic.w	r6, r6, #7
 80120b2:	1d23      	adds	r3, r4, #4
 80120b4:	1af2      	subs	r2, r6, r3
 80120b6:	d0b6      	beq.n	8012026 <_malloc_r+0x22>
 80120b8:	1b9b      	subs	r3, r3, r6
 80120ba:	50a3      	str	r3, [r4, r2]
 80120bc:	e7b3      	b.n	8012026 <_malloc_r+0x22>
 80120be:	6862      	ldr	r2, [r4, #4]
 80120c0:	42a3      	cmp	r3, r4
 80120c2:	bf0c      	ite	eq
 80120c4:	6032      	streq	r2, [r6, #0]
 80120c6:	605a      	strne	r2, [r3, #4]
 80120c8:	e7ec      	b.n	80120a4 <_malloc_r+0xa0>
 80120ca:	4623      	mov	r3, r4
 80120cc:	6864      	ldr	r4, [r4, #4]
 80120ce:	e7b2      	b.n	8012036 <_malloc_r+0x32>
 80120d0:	4634      	mov	r4, r6
 80120d2:	6876      	ldr	r6, [r6, #4]
 80120d4:	e7b9      	b.n	801204a <_malloc_r+0x46>
 80120d6:	230c      	movs	r3, #12
 80120d8:	603b      	str	r3, [r7, #0]
 80120da:	4638      	mov	r0, r7
 80120dc:	f000 fc18 	bl	8012910 <__malloc_unlock>
 80120e0:	e7a1      	b.n	8012026 <_malloc_r+0x22>
 80120e2:	6025      	str	r5, [r4, #0]
 80120e4:	e7de      	b.n	80120a4 <_malloc_r+0xa0>
 80120e6:	bf00      	nop
 80120e8:	200059b0 	.word	0x200059b0

080120ec <__sfputc_r>:
 80120ec:	6893      	ldr	r3, [r2, #8]
 80120ee:	3b01      	subs	r3, #1
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	b410      	push	{r4}
 80120f4:	6093      	str	r3, [r2, #8]
 80120f6:	da08      	bge.n	801210a <__sfputc_r+0x1e>
 80120f8:	6994      	ldr	r4, [r2, #24]
 80120fa:	42a3      	cmp	r3, r4
 80120fc:	db01      	blt.n	8012102 <__sfputc_r+0x16>
 80120fe:	290a      	cmp	r1, #10
 8012100:	d103      	bne.n	801210a <__sfputc_r+0x1e>
 8012102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012106:	f000 b99f 	b.w	8012448 <__swbuf_r>
 801210a:	6813      	ldr	r3, [r2, #0]
 801210c:	1c58      	adds	r0, r3, #1
 801210e:	6010      	str	r0, [r2, #0]
 8012110:	7019      	strb	r1, [r3, #0]
 8012112:	4608      	mov	r0, r1
 8012114:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012118:	4770      	bx	lr

0801211a <__sfputs_r>:
 801211a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801211c:	4606      	mov	r6, r0
 801211e:	460f      	mov	r7, r1
 8012120:	4614      	mov	r4, r2
 8012122:	18d5      	adds	r5, r2, r3
 8012124:	42ac      	cmp	r4, r5
 8012126:	d101      	bne.n	801212c <__sfputs_r+0x12>
 8012128:	2000      	movs	r0, #0
 801212a:	e007      	b.n	801213c <__sfputs_r+0x22>
 801212c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012130:	463a      	mov	r2, r7
 8012132:	4630      	mov	r0, r6
 8012134:	f7ff ffda 	bl	80120ec <__sfputc_r>
 8012138:	1c43      	adds	r3, r0, #1
 801213a:	d1f3      	bne.n	8012124 <__sfputs_r+0xa>
 801213c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012140 <_vfiprintf_r>:
 8012140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012144:	460d      	mov	r5, r1
 8012146:	b09d      	sub	sp, #116	; 0x74
 8012148:	4614      	mov	r4, r2
 801214a:	4698      	mov	r8, r3
 801214c:	4606      	mov	r6, r0
 801214e:	b118      	cbz	r0, 8012158 <_vfiprintf_r+0x18>
 8012150:	6983      	ldr	r3, [r0, #24]
 8012152:	b90b      	cbnz	r3, 8012158 <_vfiprintf_r+0x18>
 8012154:	f7ff faa2 	bl	801169c <__sinit>
 8012158:	4b89      	ldr	r3, [pc, #548]	; (8012380 <_vfiprintf_r+0x240>)
 801215a:	429d      	cmp	r5, r3
 801215c:	d11b      	bne.n	8012196 <_vfiprintf_r+0x56>
 801215e:	6875      	ldr	r5, [r6, #4]
 8012160:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012162:	07d9      	lsls	r1, r3, #31
 8012164:	d405      	bmi.n	8012172 <_vfiprintf_r+0x32>
 8012166:	89ab      	ldrh	r3, [r5, #12]
 8012168:	059a      	lsls	r2, r3, #22
 801216a:	d402      	bmi.n	8012172 <_vfiprintf_r+0x32>
 801216c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801216e:	f7ff fb38 	bl	80117e2 <__retarget_lock_acquire_recursive>
 8012172:	89ab      	ldrh	r3, [r5, #12]
 8012174:	071b      	lsls	r3, r3, #28
 8012176:	d501      	bpl.n	801217c <_vfiprintf_r+0x3c>
 8012178:	692b      	ldr	r3, [r5, #16]
 801217a:	b9eb      	cbnz	r3, 80121b8 <_vfiprintf_r+0x78>
 801217c:	4629      	mov	r1, r5
 801217e:	4630      	mov	r0, r6
 8012180:	f000 f9c6 	bl	8012510 <__swsetup_r>
 8012184:	b1c0      	cbz	r0, 80121b8 <_vfiprintf_r+0x78>
 8012186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012188:	07dc      	lsls	r4, r3, #31
 801218a:	d50e      	bpl.n	80121aa <_vfiprintf_r+0x6a>
 801218c:	f04f 30ff 	mov.w	r0, #4294967295
 8012190:	b01d      	add	sp, #116	; 0x74
 8012192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012196:	4b7b      	ldr	r3, [pc, #492]	; (8012384 <_vfiprintf_r+0x244>)
 8012198:	429d      	cmp	r5, r3
 801219a:	d101      	bne.n	80121a0 <_vfiprintf_r+0x60>
 801219c:	68b5      	ldr	r5, [r6, #8]
 801219e:	e7df      	b.n	8012160 <_vfiprintf_r+0x20>
 80121a0:	4b79      	ldr	r3, [pc, #484]	; (8012388 <_vfiprintf_r+0x248>)
 80121a2:	429d      	cmp	r5, r3
 80121a4:	bf08      	it	eq
 80121a6:	68f5      	ldreq	r5, [r6, #12]
 80121a8:	e7da      	b.n	8012160 <_vfiprintf_r+0x20>
 80121aa:	89ab      	ldrh	r3, [r5, #12]
 80121ac:	0598      	lsls	r0, r3, #22
 80121ae:	d4ed      	bmi.n	801218c <_vfiprintf_r+0x4c>
 80121b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80121b2:	f7ff fb17 	bl	80117e4 <__retarget_lock_release_recursive>
 80121b6:	e7e9      	b.n	801218c <_vfiprintf_r+0x4c>
 80121b8:	2300      	movs	r3, #0
 80121ba:	9309      	str	r3, [sp, #36]	; 0x24
 80121bc:	2320      	movs	r3, #32
 80121be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80121c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80121c6:	2330      	movs	r3, #48	; 0x30
 80121c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801238c <_vfiprintf_r+0x24c>
 80121cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80121d0:	f04f 0901 	mov.w	r9, #1
 80121d4:	4623      	mov	r3, r4
 80121d6:	469a      	mov	sl, r3
 80121d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121dc:	b10a      	cbz	r2, 80121e2 <_vfiprintf_r+0xa2>
 80121de:	2a25      	cmp	r2, #37	; 0x25
 80121e0:	d1f9      	bne.n	80121d6 <_vfiprintf_r+0x96>
 80121e2:	ebba 0b04 	subs.w	fp, sl, r4
 80121e6:	d00b      	beq.n	8012200 <_vfiprintf_r+0xc0>
 80121e8:	465b      	mov	r3, fp
 80121ea:	4622      	mov	r2, r4
 80121ec:	4629      	mov	r1, r5
 80121ee:	4630      	mov	r0, r6
 80121f0:	f7ff ff93 	bl	801211a <__sfputs_r>
 80121f4:	3001      	adds	r0, #1
 80121f6:	f000 80aa 	beq.w	801234e <_vfiprintf_r+0x20e>
 80121fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80121fc:	445a      	add	r2, fp
 80121fe:	9209      	str	r2, [sp, #36]	; 0x24
 8012200:	f89a 3000 	ldrb.w	r3, [sl]
 8012204:	2b00      	cmp	r3, #0
 8012206:	f000 80a2 	beq.w	801234e <_vfiprintf_r+0x20e>
 801220a:	2300      	movs	r3, #0
 801220c:	f04f 32ff 	mov.w	r2, #4294967295
 8012210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012214:	f10a 0a01 	add.w	sl, sl, #1
 8012218:	9304      	str	r3, [sp, #16]
 801221a:	9307      	str	r3, [sp, #28]
 801221c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012220:	931a      	str	r3, [sp, #104]	; 0x68
 8012222:	4654      	mov	r4, sl
 8012224:	2205      	movs	r2, #5
 8012226:	f814 1b01 	ldrb.w	r1, [r4], #1
 801222a:	4858      	ldr	r0, [pc, #352]	; (801238c <_vfiprintf_r+0x24c>)
 801222c:	f7ed fff8 	bl	8000220 <memchr>
 8012230:	9a04      	ldr	r2, [sp, #16]
 8012232:	b9d8      	cbnz	r0, 801226c <_vfiprintf_r+0x12c>
 8012234:	06d1      	lsls	r1, r2, #27
 8012236:	bf44      	itt	mi
 8012238:	2320      	movmi	r3, #32
 801223a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801223e:	0713      	lsls	r3, r2, #28
 8012240:	bf44      	itt	mi
 8012242:	232b      	movmi	r3, #43	; 0x2b
 8012244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012248:	f89a 3000 	ldrb.w	r3, [sl]
 801224c:	2b2a      	cmp	r3, #42	; 0x2a
 801224e:	d015      	beq.n	801227c <_vfiprintf_r+0x13c>
 8012250:	9a07      	ldr	r2, [sp, #28]
 8012252:	4654      	mov	r4, sl
 8012254:	2000      	movs	r0, #0
 8012256:	f04f 0c0a 	mov.w	ip, #10
 801225a:	4621      	mov	r1, r4
 801225c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012260:	3b30      	subs	r3, #48	; 0x30
 8012262:	2b09      	cmp	r3, #9
 8012264:	d94e      	bls.n	8012304 <_vfiprintf_r+0x1c4>
 8012266:	b1b0      	cbz	r0, 8012296 <_vfiprintf_r+0x156>
 8012268:	9207      	str	r2, [sp, #28]
 801226a:	e014      	b.n	8012296 <_vfiprintf_r+0x156>
 801226c:	eba0 0308 	sub.w	r3, r0, r8
 8012270:	fa09 f303 	lsl.w	r3, r9, r3
 8012274:	4313      	orrs	r3, r2
 8012276:	9304      	str	r3, [sp, #16]
 8012278:	46a2      	mov	sl, r4
 801227a:	e7d2      	b.n	8012222 <_vfiprintf_r+0xe2>
 801227c:	9b03      	ldr	r3, [sp, #12]
 801227e:	1d19      	adds	r1, r3, #4
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	9103      	str	r1, [sp, #12]
 8012284:	2b00      	cmp	r3, #0
 8012286:	bfbb      	ittet	lt
 8012288:	425b      	neglt	r3, r3
 801228a:	f042 0202 	orrlt.w	r2, r2, #2
 801228e:	9307      	strge	r3, [sp, #28]
 8012290:	9307      	strlt	r3, [sp, #28]
 8012292:	bfb8      	it	lt
 8012294:	9204      	strlt	r2, [sp, #16]
 8012296:	7823      	ldrb	r3, [r4, #0]
 8012298:	2b2e      	cmp	r3, #46	; 0x2e
 801229a:	d10c      	bne.n	80122b6 <_vfiprintf_r+0x176>
 801229c:	7863      	ldrb	r3, [r4, #1]
 801229e:	2b2a      	cmp	r3, #42	; 0x2a
 80122a0:	d135      	bne.n	801230e <_vfiprintf_r+0x1ce>
 80122a2:	9b03      	ldr	r3, [sp, #12]
 80122a4:	1d1a      	adds	r2, r3, #4
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	9203      	str	r2, [sp, #12]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	bfb8      	it	lt
 80122ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80122b2:	3402      	adds	r4, #2
 80122b4:	9305      	str	r3, [sp, #20]
 80122b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801239c <_vfiprintf_r+0x25c>
 80122ba:	7821      	ldrb	r1, [r4, #0]
 80122bc:	2203      	movs	r2, #3
 80122be:	4650      	mov	r0, sl
 80122c0:	f7ed ffae 	bl	8000220 <memchr>
 80122c4:	b140      	cbz	r0, 80122d8 <_vfiprintf_r+0x198>
 80122c6:	2340      	movs	r3, #64	; 0x40
 80122c8:	eba0 000a 	sub.w	r0, r0, sl
 80122cc:	fa03 f000 	lsl.w	r0, r3, r0
 80122d0:	9b04      	ldr	r3, [sp, #16]
 80122d2:	4303      	orrs	r3, r0
 80122d4:	3401      	adds	r4, #1
 80122d6:	9304      	str	r3, [sp, #16]
 80122d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122dc:	482c      	ldr	r0, [pc, #176]	; (8012390 <_vfiprintf_r+0x250>)
 80122de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80122e2:	2206      	movs	r2, #6
 80122e4:	f7ed ff9c 	bl	8000220 <memchr>
 80122e8:	2800      	cmp	r0, #0
 80122ea:	d03f      	beq.n	801236c <_vfiprintf_r+0x22c>
 80122ec:	4b29      	ldr	r3, [pc, #164]	; (8012394 <_vfiprintf_r+0x254>)
 80122ee:	bb1b      	cbnz	r3, 8012338 <_vfiprintf_r+0x1f8>
 80122f0:	9b03      	ldr	r3, [sp, #12]
 80122f2:	3307      	adds	r3, #7
 80122f4:	f023 0307 	bic.w	r3, r3, #7
 80122f8:	3308      	adds	r3, #8
 80122fa:	9303      	str	r3, [sp, #12]
 80122fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122fe:	443b      	add	r3, r7
 8012300:	9309      	str	r3, [sp, #36]	; 0x24
 8012302:	e767      	b.n	80121d4 <_vfiprintf_r+0x94>
 8012304:	fb0c 3202 	mla	r2, ip, r2, r3
 8012308:	460c      	mov	r4, r1
 801230a:	2001      	movs	r0, #1
 801230c:	e7a5      	b.n	801225a <_vfiprintf_r+0x11a>
 801230e:	2300      	movs	r3, #0
 8012310:	3401      	adds	r4, #1
 8012312:	9305      	str	r3, [sp, #20]
 8012314:	4619      	mov	r1, r3
 8012316:	f04f 0c0a 	mov.w	ip, #10
 801231a:	4620      	mov	r0, r4
 801231c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012320:	3a30      	subs	r2, #48	; 0x30
 8012322:	2a09      	cmp	r2, #9
 8012324:	d903      	bls.n	801232e <_vfiprintf_r+0x1ee>
 8012326:	2b00      	cmp	r3, #0
 8012328:	d0c5      	beq.n	80122b6 <_vfiprintf_r+0x176>
 801232a:	9105      	str	r1, [sp, #20]
 801232c:	e7c3      	b.n	80122b6 <_vfiprintf_r+0x176>
 801232e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012332:	4604      	mov	r4, r0
 8012334:	2301      	movs	r3, #1
 8012336:	e7f0      	b.n	801231a <_vfiprintf_r+0x1da>
 8012338:	ab03      	add	r3, sp, #12
 801233a:	9300      	str	r3, [sp, #0]
 801233c:	462a      	mov	r2, r5
 801233e:	4b16      	ldr	r3, [pc, #88]	; (8012398 <_vfiprintf_r+0x258>)
 8012340:	a904      	add	r1, sp, #16
 8012342:	4630      	mov	r0, r6
 8012344:	f7fd feea 	bl	801011c <_printf_float>
 8012348:	4607      	mov	r7, r0
 801234a:	1c78      	adds	r0, r7, #1
 801234c:	d1d6      	bne.n	80122fc <_vfiprintf_r+0x1bc>
 801234e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012350:	07d9      	lsls	r1, r3, #31
 8012352:	d405      	bmi.n	8012360 <_vfiprintf_r+0x220>
 8012354:	89ab      	ldrh	r3, [r5, #12]
 8012356:	059a      	lsls	r2, r3, #22
 8012358:	d402      	bmi.n	8012360 <_vfiprintf_r+0x220>
 801235a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801235c:	f7ff fa42 	bl	80117e4 <__retarget_lock_release_recursive>
 8012360:	89ab      	ldrh	r3, [r5, #12]
 8012362:	065b      	lsls	r3, r3, #25
 8012364:	f53f af12 	bmi.w	801218c <_vfiprintf_r+0x4c>
 8012368:	9809      	ldr	r0, [sp, #36]	; 0x24
 801236a:	e711      	b.n	8012190 <_vfiprintf_r+0x50>
 801236c:	ab03      	add	r3, sp, #12
 801236e:	9300      	str	r3, [sp, #0]
 8012370:	462a      	mov	r2, r5
 8012372:	4b09      	ldr	r3, [pc, #36]	; (8012398 <_vfiprintf_r+0x258>)
 8012374:	a904      	add	r1, sp, #16
 8012376:	4630      	mov	r0, r6
 8012378:	f7fe f974 	bl	8010664 <_printf_i>
 801237c:	e7e4      	b.n	8012348 <_vfiprintf_r+0x208>
 801237e:	bf00      	nop
 8012380:	08013c44 	.word	0x08013c44
 8012384:	08013c64 	.word	0x08013c64
 8012388:	08013c24 	.word	0x08013c24
 801238c:	08013ddc 	.word	0x08013ddc
 8012390:	08013de6 	.word	0x08013de6
 8012394:	0801011d 	.word	0x0801011d
 8012398:	0801211b 	.word	0x0801211b
 801239c:	08013de2 	.word	0x08013de2

080123a0 <_sbrk_r>:
 80123a0:	b538      	push	{r3, r4, r5, lr}
 80123a2:	4d06      	ldr	r5, [pc, #24]	; (80123bc <_sbrk_r+0x1c>)
 80123a4:	2300      	movs	r3, #0
 80123a6:	4604      	mov	r4, r0
 80123a8:	4608      	mov	r0, r1
 80123aa:	602b      	str	r3, [r5, #0]
 80123ac:	f7f2 fd78 	bl	8004ea0 <_sbrk>
 80123b0:	1c43      	adds	r3, r0, #1
 80123b2:	d102      	bne.n	80123ba <_sbrk_r+0x1a>
 80123b4:	682b      	ldr	r3, [r5, #0]
 80123b6:	b103      	cbz	r3, 80123ba <_sbrk_r+0x1a>
 80123b8:	6023      	str	r3, [r4, #0]
 80123ba:	bd38      	pop	{r3, r4, r5, pc}
 80123bc:	200059b8 	.word	0x200059b8

080123c0 <__sread>:
 80123c0:	b510      	push	{r4, lr}
 80123c2:	460c      	mov	r4, r1
 80123c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123c8:	f000 faa8 	bl	801291c <_read_r>
 80123cc:	2800      	cmp	r0, #0
 80123ce:	bfab      	itete	ge
 80123d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80123d2:	89a3      	ldrhlt	r3, [r4, #12]
 80123d4:	181b      	addge	r3, r3, r0
 80123d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80123da:	bfac      	ite	ge
 80123dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80123de:	81a3      	strhlt	r3, [r4, #12]
 80123e0:	bd10      	pop	{r4, pc}

080123e2 <__swrite>:
 80123e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123e6:	461f      	mov	r7, r3
 80123e8:	898b      	ldrh	r3, [r1, #12]
 80123ea:	05db      	lsls	r3, r3, #23
 80123ec:	4605      	mov	r5, r0
 80123ee:	460c      	mov	r4, r1
 80123f0:	4616      	mov	r6, r2
 80123f2:	d505      	bpl.n	8012400 <__swrite+0x1e>
 80123f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123f8:	2302      	movs	r3, #2
 80123fa:	2200      	movs	r2, #0
 80123fc:	f000 f9f8 	bl	80127f0 <_lseek_r>
 8012400:	89a3      	ldrh	r3, [r4, #12]
 8012402:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012406:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801240a:	81a3      	strh	r3, [r4, #12]
 801240c:	4632      	mov	r2, r6
 801240e:	463b      	mov	r3, r7
 8012410:	4628      	mov	r0, r5
 8012412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012416:	f000 b869 	b.w	80124ec <_write_r>

0801241a <__sseek>:
 801241a:	b510      	push	{r4, lr}
 801241c:	460c      	mov	r4, r1
 801241e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012422:	f000 f9e5 	bl	80127f0 <_lseek_r>
 8012426:	1c43      	adds	r3, r0, #1
 8012428:	89a3      	ldrh	r3, [r4, #12]
 801242a:	bf15      	itete	ne
 801242c:	6560      	strne	r0, [r4, #84]	; 0x54
 801242e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012432:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012436:	81a3      	strheq	r3, [r4, #12]
 8012438:	bf18      	it	ne
 801243a:	81a3      	strhne	r3, [r4, #12]
 801243c:	bd10      	pop	{r4, pc}

0801243e <__sclose>:
 801243e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012442:	f000 b8f1 	b.w	8012628 <_close_r>
	...

08012448 <__swbuf_r>:
 8012448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801244a:	460e      	mov	r6, r1
 801244c:	4614      	mov	r4, r2
 801244e:	4605      	mov	r5, r0
 8012450:	b118      	cbz	r0, 801245a <__swbuf_r+0x12>
 8012452:	6983      	ldr	r3, [r0, #24]
 8012454:	b90b      	cbnz	r3, 801245a <__swbuf_r+0x12>
 8012456:	f7ff f921 	bl	801169c <__sinit>
 801245a:	4b21      	ldr	r3, [pc, #132]	; (80124e0 <__swbuf_r+0x98>)
 801245c:	429c      	cmp	r4, r3
 801245e:	d12b      	bne.n	80124b8 <__swbuf_r+0x70>
 8012460:	686c      	ldr	r4, [r5, #4]
 8012462:	69a3      	ldr	r3, [r4, #24]
 8012464:	60a3      	str	r3, [r4, #8]
 8012466:	89a3      	ldrh	r3, [r4, #12]
 8012468:	071a      	lsls	r2, r3, #28
 801246a:	d52f      	bpl.n	80124cc <__swbuf_r+0x84>
 801246c:	6923      	ldr	r3, [r4, #16]
 801246e:	b36b      	cbz	r3, 80124cc <__swbuf_r+0x84>
 8012470:	6923      	ldr	r3, [r4, #16]
 8012472:	6820      	ldr	r0, [r4, #0]
 8012474:	1ac0      	subs	r0, r0, r3
 8012476:	6963      	ldr	r3, [r4, #20]
 8012478:	b2f6      	uxtb	r6, r6
 801247a:	4283      	cmp	r3, r0
 801247c:	4637      	mov	r7, r6
 801247e:	dc04      	bgt.n	801248a <__swbuf_r+0x42>
 8012480:	4621      	mov	r1, r4
 8012482:	4628      	mov	r0, r5
 8012484:	f000 f966 	bl	8012754 <_fflush_r>
 8012488:	bb30      	cbnz	r0, 80124d8 <__swbuf_r+0x90>
 801248a:	68a3      	ldr	r3, [r4, #8]
 801248c:	3b01      	subs	r3, #1
 801248e:	60a3      	str	r3, [r4, #8]
 8012490:	6823      	ldr	r3, [r4, #0]
 8012492:	1c5a      	adds	r2, r3, #1
 8012494:	6022      	str	r2, [r4, #0]
 8012496:	701e      	strb	r6, [r3, #0]
 8012498:	6963      	ldr	r3, [r4, #20]
 801249a:	3001      	adds	r0, #1
 801249c:	4283      	cmp	r3, r0
 801249e:	d004      	beq.n	80124aa <__swbuf_r+0x62>
 80124a0:	89a3      	ldrh	r3, [r4, #12]
 80124a2:	07db      	lsls	r3, r3, #31
 80124a4:	d506      	bpl.n	80124b4 <__swbuf_r+0x6c>
 80124a6:	2e0a      	cmp	r6, #10
 80124a8:	d104      	bne.n	80124b4 <__swbuf_r+0x6c>
 80124aa:	4621      	mov	r1, r4
 80124ac:	4628      	mov	r0, r5
 80124ae:	f000 f951 	bl	8012754 <_fflush_r>
 80124b2:	b988      	cbnz	r0, 80124d8 <__swbuf_r+0x90>
 80124b4:	4638      	mov	r0, r7
 80124b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80124b8:	4b0a      	ldr	r3, [pc, #40]	; (80124e4 <__swbuf_r+0x9c>)
 80124ba:	429c      	cmp	r4, r3
 80124bc:	d101      	bne.n	80124c2 <__swbuf_r+0x7a>
 80124be:	68ac      	ldr	r4, [r5, #8]
 80124c0:	e7cf      	b.n	8012462 <__swbuf_r+0x1a>
 80124c2:	4b09      	ldr	r3, [pc, #36]	; (80124e8 <__swbuf_r+0xa0>)
 80124c4:	429c      	cmp	r4, r3
 80124c6:	bf08      	it	eq
 80124c8:	68ec      	ldreq	r4, [r5, #12]
 80124ca:	e7ca      	b.n	8012462 <__swbuf_r+0x1a>
 80124cc:	4621      	mov	r1, r4
 80124ce:	4628      	mov	r0, r5
 80124d0:	f000 f81e 	bl	8012510 <__swsetup_r>
 80124d4:	2800      	cmp	r0, #0
 80124d6:	d0cb      	beq.n	8012470 <__swbuf_r+0x28>
 80124d8:	f04f 37ff 	mov.w	r7, #4294967295
 80124dc:	e7ea      	b.n	80124b4 <__swbuf_r+0x6c>
 80124de:	bf00      	nop
 80124e0:	08013c44 	.word	0x08013c44
 80124e4:	08013c64 	.word	0x08013c64
 80124e8:	08013c24 	.word	0x08013c24

080124ec <_write_r>:
 80124ec:	b538      	push	{r3, r4, r5, lr}
 80124ee:	4d07      	ldr	r5, [pc, #28]	; (801250c <_write_r+0x20>)
 80124f0:	4604      	mov	r4, r0
 80124f2:	4608      	mov	r0, r1
 80124f4:	4611      	mov	r1, r2
 80124f6:	2200      	movs	r2, #0
 80124f8:	602a      	str	r2, [r5, #0]
 80124fa:	461a      	mov	r2, r3
 80124fc:	f7f2 fc80 	bl	8004e00 <_write>
 8012500:	1c43      	adds	r3, r0, #1
 8012502:	d102      	bne.n	801250a <_write_r+0x1e>
 8012504:	682b      	ldr	r3, [r5, #0]
 8012506:	b103      	cbz	r3, 801250a <_write_r+0x1e>
 8012508:	6023      	str	r3, [r4, #0]
 801250a:	bd38      	pop	{r3, r4, r5, pc}
 801250c:	200059b8 	.word	0x200059b8

08012510 <__swsetup_r>:
 8012510:	4b32      	ldr	r3, [pc, #200]	; (80125dc <__swsetup_r+0xcc>)
 8012512:	b570      	push	{r4, r5, r6, lr}
 8012514:	681d      	ldr	r5, [r3, #0]
 8012516:	4606      	mov	r6, r0
 8012518:	460c      	mov	r4, r1
 801251a:	b125      	cbz	r5, 8012526 <__swsetup_r+0x16>
 801251c:	69ab      	ldr	r3, [r5, #24]
 801251e:	b913      	cbnz	r3, 8012526 <__swsetup_r+0x16>
 8012520:	4628      	mov	r0, r5
 8012522:	f7ff f8bb 	bl	801169c <__sinit>
 8012526:	4b2e      	ldr	r3, [pc, #184]	; (80125e0 <__swsetup_r+0xd0>)
 8012528:	429c      	cmp	r4, r3
 801252a:	d10f      	bne.n	801254c <__swsetup_r+0x3c>
 801252c:	686c      	ldr	r4, [r5, #4]
 801252e:	89a3      	ldrh	r3, [r4, #12]
 8012530:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012534:	0719      	lsls	r1, r3, #28
 8012536:	d42c      	bmi.n	8012592 <__swsetup_r+0x82>
 8012538:	06dd      	lsls	r5, r3, #27
 801253a:	d411      	bmi.n	8012560 <__swsetup_r+0x50>
 801253c:	2309      	movs	r3, #9
 801253e:	6033      	str	r3, [r6, #0]
 8012540:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012544:	81a3      	strh	r3, [r4, #12]
 8012546:	f04f 30ff 	mov.w	r0, #4294967295
 801254a:	e03e      	b.n	80125ca <__swsetup_r+0xba>
 801254c:	4b25      	ldr	r3, [pc, #148]	; (80125e4 <__swsetup_r+0xd4>)
 801254e:	429c      	cmp	r4, r3
 8012550:	d101      	bne.n	8012556 <__swsetup_r+0x46>
 8012552:	68ac      	ldr	r4, [r5, #8]
 8012554:	e7eb      	b.n	801252e <__swsetup_r+0x1e>
 8012556:	4b24      	ldr	r3, [pc, #144]	; (80125e8 <__swsetup_r+0xd8>)
 8012558:	429c      	cmp	r4, r3
 801255a:	bf08      	it	eq
 801255c:	68ec      	ldreq	r4, [r5, #12]
 801255e:	e7e6      	b.n	801252e <__swsetup_r+0x1e>
 8012560:	0758      	lsls	r0, r3, #29
 8012562:	d512      	bpl.n	801258a <__swsetup_r+0x7a>
 8012564:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012566:	b141      	cbz	r1, 801257a <__swsetup_r+0x6a>
 8012568:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801256c:	4299      	cmp	r1, r3
 801256e:	d002      	beq.n	8012576 <__swsetup_r+0x66>
 8012570:	4630      	mov	r0, r6
 8012572:	f7ff fcdb 	bl	8011f2c <_free_r>
 8012576:	2300      	movs	r3, #0
 8012578:	6363      	str	r3, [r4, #52]	; 0x34
 801257a:	89a3      	ldrh	r3, [r4, #12]
 801257c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012580:	81a3      	strh	r3, [r4, #12]
 8012582:	2300      	movs	r3, #0
 8012584:	6063      	str	r3, [r4, #4]
 8012586:	6923      	ldr	r3, [r4, #16]
 8012588:	6023      	str	r3, [r4, #0]
 801258a:	89a3      	ldrh	r3, [r4, #12]
 801258c:	f043 0308 	orr.w	r3, r3, #8
 8012590:	81a3      	strh	r3, [r4, #12]
 8012592:	6923      	ldr	r3, [r4, #16]
 8012594:	b94b      	cbnz	r3, 80125aa <__swsetup_r+0x9a>
 8012596:	89a3      	ldrh	r3, [r4, #12]
 8012598:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801259c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80125a0:	d003      	beq.n	80125aa <__swsetup_r+0x9a>
 80125a2:	4621      	mov	r1, r4
 80125a4:	4630      	mov	r0, r6
 80125a6:	f000 f95b 	bl	8012860 <__smakebuf_r>
 80125aa:	89a0      	ldrh	r0, [r4, #12]
 80125ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80125b0:	f010 0301 	ands.w	r3, r0, #1
 80125b4:	d00a      	beq.n	80125cc <__swsetup_r+0xbc>
 80125b6:	2300      	movs	r3, #0
 80125b8:	60a3      	str	r3, [r4, #8]
 80125ba:	6963      	ldr	r3, [r4, #20]
 80125bc:	425b      	negs	r3, r3
 80125be:	61a3      	str	r3, [r4, #24]
 80125c0:	6923      	ldr	r3, [r4, #16]
 80125c2:	b943      	cbnz	r3, 80125d6 <__swsetup_r+0xc6>
 80125c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80125c8:	d1ba      	bne.n	8012540 <__swsetup_r+0x30>
 80125ca:	bd70      	pop	{r4, r5, r6, pc}
 80125cc:	0781      	lsls	r1, r0, #30
 80125ce:	bf58      	it	pl
 80125d0:	6963      	ldrpl	r3, [r4, #20]
 80125d2:	60a3      	str	r3, [r4, #8]
 80125d4:	e7f4      	b.n	80125c0 <__swsetup_r+0xb0>
 80125d6:	2000      	movs	r0, #0
 80125d8:	e7f7      	b.n	80125ca <__swsetup_r+0xba>
 80125da:	bf00      	nop
 80125dc:	20000448 	.word	0x20000448
 80125e0:	08013c44 	.word	0x08013c44
 80125e4:	08013c64 	.word	0x08013c64
 80125e8:	08013c24 	.word	0x08013c24

080125ec <__assert_func>:
 80125ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80125ee:	4614      	mov	r4, r2
 80125f0:	461a      	mov	r2, r3
 80125f2:	4b09      	ldr	r3, [pc, #36]	; (8012618 <__assert_func+0x2c>)
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	4605      	mov	r5, r0
 80125f8:	68d8      	ldr	r0, [r3, #12]
 80125fa:	b14c      	cbz	r4, 8012610 <__assert_func+0x24>
 80125fc:	4b07      	ldr	r3, [pc, #28]	; (801261c <__assert_func+0x30>)
 80125fe:	9100      	str	r1, [sp, #0]
 8012600:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012604:	4906      	ldr	r1, [pc, #24]	; (8012620 <__assert_func+0x34>)
 8012606:	462b      	mov	r3, r5
 8012608:	f000 f8e0 	bl	80127cc <fiprintf>
 801260c:	f000 f9a5 	bl	801295a <abort>
 8012610:	4b04      	ldr	r3, [pc, #16]	; (8012624 <__assert_func+0x38>)
 8012612:	461c      	mov	r4, r3
 8012614:	e7f3      	b.n	80125fe <__assert_func+0x12>
 8012616:	bf00      	nop
 8012618:	20000448 	.word	0x20000448
 801261c:	08013ded 	.word	0x08013ded
 8012620:	08013dfa 	.word	0x08013dfa
 8012624:	08013e28 	.word	0x08013e28

08012628 <_close_r>:
 8012628:	b538      	push	{r3, r4, r5, lr}
 801262a:	4d06      	ldr	r5, [pc, #24]	; (8012644 <_close_r+0x1c>)
 801262c:	2300      	movs	r3, #0
 801262e:	4604      	mov	r4, r0
 8012630:	4608      	mov	r0, r1
 8012632:	602b      	str	r3, [r5, #0]
 8012634:	f7f2 fc00 	bl	8004e38 <_close>
 8012638:	1c43      	adds	r3, r0, #1
 801263a:	d102      	bne.n	8012642 <_close_r+0x1a>
 801263c:	682b      	ldr	r3, [r5, #0]
 801263e:	b103      	cbz	r3, 8012642 <_close_r+0x1a>
 8012640:	6023      	str	r3, [r4, #0]
 8012642:	bd38      	pop	{r3, r4, r5, pc}
 8012644:	200059b8 	.word	0x200059b8

08012648 <__sflush_r>:
 8012648:	898a      	ldrh	r2, [r1, #12]
 801264a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801264e:	4605      	mov	r5, r0
 8012650:	0710      	lsls	r0, r2, #28
 8012652:	460c      	mov	r4, r1
 8012654:	d458      	bmi.n	8012708 <__sflush_r+0xc0>
 8012656:	684b      	ldr	r3, [r1, #4]
 8012658:	2b00      	cmp	r3, #0
 801265a:	dc05      	bgt.n	8012668 <__sflush_r+0x20>
 801265c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801265e:	2b00      	cmp	r3, #0
 8012660:	dc02      	bgt.n	8012668 <__sflush_r+0x20>
 8012662:	2000      	movs	r0, #0
 8012664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012668:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801266a:	2e00      	cmp	r6, #0
 801266c:	d0f9      	beq.n	8012662 <__sflush_r+0x1a>
 801266e:	2300      	movs	r3, #0
 8012670:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012674:	682f      	ldr	r7, [r5, #0]
 8012676:	602b      	str	r3, [r5, #0]
 8012678:	d032      	beq.n	80126e0 <__sflush_r+0x98>
 801267a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801267c:	89a3      	ldrh	r3, [r4, #12]
 801267e:	075a      	lsls	r2, r3, #29
 8012680:	d505      	bpl.n	801268e <__sflush_r+0x46>
 8012682:	6863      	ldr	r3, [r4, #4]
 8012684:	1ac0      	subs	r0, r0, r3
 8012686:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012688:	b10b      	cbz	r3, 801268e <__sflush_r+0x46>
 801268a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801268c:	1ac0      	subs	r0, r0, r3
 801268e:	2300      	movs	r3, #0
 8012690:	4602      	mov	r2, r0
 8012692:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012694:	6a21      	ldr	r1, [r4, #32]
 8012696:	4628      	mov	r0, r5
 8012698:	47b0      	blx	r6
 801269a:	1c43      	adds	r3, r0, #1
 801269c:	89a3      	ldrh	r3, [r4, #12]
 801269e:	d106      	bne.n	80126ae <__sflush_r+0x66>
 80126a0:	6829      	ldr	r1, [r5, #0]
 80126a2:	291d      	cmp	r1, #29
 80126a4:	d82c      	bhi.n	8012700 <__sflush_r+0xb8>
 80126a6:	4a2a      	ldr	r2, [pc, #168]	; (8012750 <__sflush_r+0x108>)
 80126a8:	40ca      	lsrs	r2, r1
 80126aa:	07d6      	lsls	r6, r2, #31
 80126ac:	d528      	bpl.n	8012700 <__sflush_r+0xb8>
 80126ae:	2200      	movs	r2, #0
 80126b0:	6062      	str	r2, [r4, #4]
 80126b2:	04d9      	lsls	r1, r3, #19
 80126b4:	6922      	ldr	r2, [r4, #16]
 80126b6:	6022      	str	r2, [r4, #0]
 80126b8:	d504      	bpl.n	80126c4 <__sflush_r+0x7c>
 80126ba:	1c42      	adds	r2, r0, #1
 80126bc:	d101      	bne.n	80126c2 <__sflush_r+0x7a>
 80126be:	682b      	ldr	r3, [r5, #0]
 80126c0:	b903      	cbnz	r3, 80126c4 <__sflush_r+0x7c>
 80126c2:	6560      	str	r0, [r4, #84]	; 0x54
 80126c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80126c6:	602f      	str	r7, [r5, #0]
 80126c8:	2900      	cmp	r1, #0
 80126ca:	d0ca      	beq.n	8012662 <__sflush_r+0x1a>
 80126cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80126d0:	4299      	cmp	r1, r3
 80126d2:	d002      	beq.n	80126da <__sflush_r+0x92>
 80126d4:	4628      	mov	r0, r5
 80126d6:	f7ff fc29 	bl	8011f2c <_free_r>
 80126da:	2000      	movs	r0, #0
 80126dc:	6360      	str	r0, [r4, #52]	; 0x34
 80126de:	e7c1      	b.n	8012664 <__sflush_r+0x1c>
 80126e0:	6a21      	ldr	r1, [r4, #32]
 80126e2:	2301      	movs	r3, #1
 80126e4:	4628      	mov	r0, r5
 80126e6:	47b0      	blx	r6
 80126e8:	1c41      	adds	r1, r0, #1
 80126ea:	d1c7      	bne.n	801267c <__sflush_r+0x34>
 80126ec:	682b      	ldr	r3, [r5, #0]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d0c4      	beq.n	801267c <__sflush_r+0x34>
 80126f2:	2b1d      	cmp	r3, #29
 80126f4:	d001      	beq.n	80126fa <__sflush_r+0xb2>
 80126f6:	2b16      	cmp	r3, #22
 80126f8:	d101      	bne.n	80126fe <__sflush_r+0xb6>
 80126fa:	602f      	str	r7, [r5, #0]
 80126fc:	e7b1      	b.n	8012662 <__sflush_r+0x1a>
 80126fe:	89a3      	ldrh	r3, [r4, #12]
 8012700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012704:	81a3      	strh	r3, [r4, #12]
 8012706:	e7ad      	b.n	8012664 <__sflush_r+0x1c>
 8012708:	690f      	ldr	r7, [r1, #16]
 801270a:	2f00      	cmp	r7, #0
 801270c:	d0a9      	beq.n	8012662 <__sflush_r+0x1a>
 801270e:	0793      	lsls	r3, r2, #30
 8012710:	680e      	ldr	r6, [r1, #0]
 8012712:	bf08      	it	eq
 8012714:	694b      	ldreq	r3, [r1, #20]
 8012716:	600f      	str	r7, [r1, #0]
 8012718:	bf18      	it	ne
 801271a:	2300      	movne	r3, #0
 801271c:	eba6 0807 	sub.w	r8, r6, r7
 8012720:	608b      	str	r3, [r1, #8]
 8012722:	f1b8 0f00 	cmp.w	r8, #0
 8012726:	dd9c      	ble.n	8012662 <__sflush_r+0x1a>
 8012728:	6a21      	ldr	r1, [r4, #32]
 801272a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801272c:	4643      	mov	r3, r8
 801272e:	463a      	mov	r2, r7
 8012730:	4628      	mov	r0, r5
 8012732:	47b0      	blx	r6
 8012734:	2800      	cmp	r0, #0
 8012736:	dc06      	bgt.n	8012746 <__sflush_r+0xfe>
 8012738:	89a3      	ldrh	r3, [r4, #12]
 801273a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801273e:	81a3      	strh	r3, [r4, #12]
 8012740:	f04f 30ff 	mov.w	r0, #4294967295
 8012744:	e78e      	b.n	8012664 <__sflush_r+0x1c>
 8012746:	4407      	add	r7, r0
 8012748:	eba8 0800 	sub.w	r8, r8, r0
 801274c:	e7e9      	b.n	8012722 <__sflush_r+0xda>
 801274e:	bf00      	nop
 8012750:	20400001 	.word	0x20400001

08012754 <_fflush_r>:
 8012754:	b538      	push	{r3, r4, r5, lr}
 8012756:	690b      	ldr	r3, [r1, #16]
 8012758:	4605      	mov	r5, r0
 801275a:	460c      	mov	r4, r1
 801275c:	b913      	cbnz	r3, 8012764 <_fflush_r+0x10>
 801275e:	2500      	movs	r5, #0
 8012760:	4628      	mov	r0, r5
 8012762:	bd38      	pop	{r3, r4, r5, pc}
 8012764:	b118      	cbz	r0, 801276e <_fflush_r+0x1a>
 8012766:	6983      	ldr	r3, [r0, #24]
 8012768:	b90b      	cbnz	r3, 801276e <_fflush_r+0x1a>
 801276a:	f7fe ff97 	bl	801169c <__sinit>
 801276e:	4b14      	ldr	r3, [pc, #80]	; (80127c0 <_fflush_r+0x6c>)
 8012770:	429c      	cmp	r4, r3
 8012772:	d11b      	bne.n	80127ac <_fflush_r+0x58>
 8012774:	686c      	ldr	r4, [r5, #4]
 8012776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d0ef      	beq.n	801275e <_fflush_r+0xa>
 801277e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012780:	07d0      	lsls	r0, r2, #31
 8012782:	d404      	bmi.n	801278e <_fflush_r+0x3a>
 8012784:	0599      	lsls	r1, r3, #22
 8012786:	d402      	bmi.n	801278e <_fflush_r+0x3a>
 8012788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801278a:	f7ff f82a 	bl	80117e2 <__retarget_lock_acquire_recursive>
 801278e:	4628      	mov	r0, r5
 8012790:	4621      	mov	r1, r4
 8012792:	f7ff ff59 	bl	8012648 <__sflush_r>
 8012796:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012798:	07da      	lsls	r2, r3, #31
 801279a:	4605      	mov	r5, r0
 801279c:	d4e0      	bmi.n	8012760 <_fflush_r+0xc>
 801279e:	89a3      	ldrh	r3, [r4, #12]
 80127a0:	059b      	lsls	r3, r3, #22
 80127a2:	d4dd      	bmi.n	8012760 <_fflush_r+0xc>
 80127a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80127a6:	f7ff f81d 	bl	80117e4 <__retarget_lock_release_recursive>
 80127aa:	e7d9      	b.n	8012760 <_fflush_r+0xc>
 80127ac:	4b05      	ldr	r3, [pc, #20]	; (80127c4 <_fflush_r+0x70>)
 80127ae:	429c      	cmp	r4, r3
 80127b0:	d101      	bne.n	80127b6 <_fflush_r+0x62>
 80127b2:	68ac      	ldr	r4, [r5, #8]
 80127b4:	e7df      	b.n	8012776 <_fflush_r+0x22>
 80127b6:	4b04      	ldr	r3, [pc, #16]	; (80127c8 <_fflush_r+0x74>)
 80127b8:	429c      	cmp	r4, r3
 80127ba:	bf08      	it	eq
 80127bc:	68ec      	ldreq	r4, [r5, #12]
 80127be:	e7da      	b.n	8012776 <_fflush_r+0x22>
 80127c0:	08013c44 	.word	0x08013c44
 80127c4:	08013c64 	.word	0x08013c64
 80127c8:	08013c24 	.word	0x08013c24

080127cc <fiprintf>:
 80127cc:	b40e      	push	{r1, r2, r3}
 80127ce:	b503      	push	{r0, r1, lr}
 80127d0:	4601      	mov	r1, r0
 80127d2:	ab03      	add	r3, sp, #12
 80127d4:	4805      	ldr	r0, [pc, #20]	; (80127ec <fiprintf+0x20>)
 80127d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80127da:	6800      	ldr	r0, [r0, #0]
 80127dc:	9301      	str	r3, [sp, #4]
 80127de:	f7ff fcaf 	bl	8012140 <_vfiprintf_r>
 80127e2:	b002      	add	sp, #8
 80127e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80127e8:	b003      	add	sp, #12
 80127ea:	4770      	bx	lr
 80127ec:	20000448 	.word	0x20000448

080127f0 <_lseek_r>:
 80127f0:	b538      	push	{r3, r4, r5, lr}
 80127f2:	4d07      	ldr	r5, [pc, #28]	; (8012810 <_lseek_r+0x20>)
 80127f4:	4604      	mov	r4, r0
 80127f6:	4608      	mov	r0, r1
 80127f8:	4611      	mov	r1, r2
 80127fa:	2200      	movs	r2, #0
 80127fc:	602a      	str	r2, [r5, #0]
 80127fe:	461a      	mov	r2, r3
 8012800:	f7f2 fb41 	bl	8004e86 <_lseek>
 8012804:	1c43      	adds	r3, r0, #1
 8012806:	d102      	bne.n	801280e <_lseek_r+0x1e>
 8012808:	682b      	ldr	r3, [r5, #0]
 801280a:	b103      	cbz	r3, 801280e <_lseek_r+0x1e>
 801280c:	6023      	str	r3, [r4, #0]
 801280e:	bd38      	pop	{r3, r4, r5, pc}
 8012810:	200059b8 	.word	0x200059b8

08012814 <__swhatbuf_r>:
 8012814:	b570      	push	{r4, r5, r6, lr}
 8012816:	460e      	mov	r6, r1
 8012818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801281c:	2900      	cmp	r1, #0
 801281e:	b096      	sub	sp, #88	; 0x58
 8012820:	4614      	mov	r4, r2
 8012822:	461d      	mov	r5, r3
 8012824:	da08      	bge.n	8012838 <__swhatbuf_r+0x24>
 8012826:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801282a:	2200      	movs	r2, #0
 801282c:	602a      	str	r2, [r5, #0]
 801282e:	061a      	lsls	r2, r3, #24
 8012830:	d410      	bmi.n	8012854 <__swhatbuf_r+0x40>
 8012832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012836:	e00e      	b.n	8012856 <__swhatbuf_r+0x42>
 8012838:	466a      	mov	r2, sp
 801283a:	f000 f895 	bl	8012968 <_fstat_r>
 801283e:	2800      	cmp	r0, #0
 8012840:	dbf1      	blt.n	8012826 <__swhatbuf_r+0x12>
 8012842:	9a01      	ldr	r2, [sp, #4]
 8012844:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012848:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801284c:	425a      	negs	r2, r3
 801284e:	415a      	adcs	r2, r3
 8012850:	602a      	str	r2, [r5, #0]
 8012852:	e7ee      	b.n	8012832 <__swhatbuf_r+0x1e>
 8012854:	2340      	movs	r3, #64	; 0x40
 8012856:	2000      	movs	r0, #0
 8012858:	6023      	str	r3, [r4, #0]
 801285a:	b016      	add	sp, #88	; 0x58
 801285c:	bd70      	pop	{r4, r5, r6, pc}
	...

08012860 <__smakebuf_r>:
 8012860:	898b      	ldrh	r3, [r1, #12]
 8012862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012864:	079d      	lsls	r5, r3, #30
 8012866:	4606      	mov	r6, r0
 8012868:	460c      	mov	r4, r1
 801286a:	d507      	bpl.n	801287c <__smakebuf_r+0x1c>
 801286c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012870:	6023      	str	r3, [r4, #0]
 8012872:	6123      	str	r3, [r4, #16]
 8012874:	2301      	movs	r3, #1
 8012876:	6163      	str	r3, [r4, #20]
 8012878:	b002      	add	sp, #8
 801287a:	bd70      	pop	{r4, r5, r6, pc}
 801287c:	ab01      	add	r3, sp, #4
 801287e:	466a      	mov	r2, sp
 8012880:	f7ff ffc8 	bl	8012814 <__swhatbuf_r>
 8012884:	9900      	ldr	r1, [sp, #0]
 8012886:	4605      	mov	r5, r0
 8012888:	4630      	mov	r0, r6
 801288a:	f7ff fbbb 	bl	8012004 <_malloc_r>
 801288e:	b948      	cbnz	r0, 80128a4 <__smakebuf_r+0x44>
 8012890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012894:	059a      	lsls	r2, r3, #22
 8012896:	d4ef      	bmi.n	8012878 <__smakebuf_r+0x18>
 8012898:	f023 0303 	bic.w	r3, r3, #3
 801289c:	f043 0302 	orr.w	r3, r3, #2
 80128a0:	81a3      	strh	r3, [r4, #12]
 80128a2:	e7e3      	b.n	801286c <__smakebuf_r+0xc>
 80128a4:	4b0d      	ldr	r3, [pc, #52]	; (80128dc <__smakebuf_r+0x7c>)
 80128a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80128a8:	89a3      	ldrh	r3, [r4, #12]
 80128aa:	6020      	str	r0, [r4, #0]
 80128ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80128b0:	81a3      	strh	r3, [r4, #12]
 80128b2:	9b00      	ldr	r3, [sp, #0]
 80128b4:	6163      	str	r3, [r4, #20]
 80128b6:	9b01      	ldr	r3, [sp, #4]
 80128b8:	6120      	str	r0, [r4, #16]
 80128ba:	b15b      	cbz	r3, 80128d4 <__smakebuf_r+0x74>
 80128bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80128c0:	4630      	mov	r0, r6
 80128c2:	f000 f863 	bl	801298c <_isatty_r>
 80128c6:	b128      	cbz	r0, 80128d4 <__smakebuf_r+0x74>
 80128c8:	89a3      	ldrh	r3, [r4, #12]
 80128ca:	f023 0303 	bic.w	r3, r3, #3
 80128ce:	f043 0301 	orr.w	r3, r3, #1
 80128d2:	81a3      	strh	r3, [r4, #12]
 80128d4:	89a0      	ldrh	r0, [r4, #12]
 80128d6:	4305      	orrs	r5, r0
 80128d8:	81a5      	strh	r5, [r4, #12]
 80128da:	e7cd      	b.n	8012878 <__smakebuf_r+0x18>
 80128dc:	08011635 	.word	0x08011635

080128e0 <__ascii_mbtowc>:
 80128e0:	b082      	sub	sp, #8
 80128e2:	b901      	cbnz	r1, 80128e6 <__ascii_mbtowc+0x6>
 80128e4:	a901      	add	r1, sp, #4
 80128e6:	b142      	cbz	r2, 80128fa <__ascii_mbtowc+0x1a>
 80128e8:	b14b      	cbz	r3, 80128fe <__ascii_mbtowc+0x1e>
 80128ea:	7813      	ldrb	r3, [r2, #0]
 80128ec:	600b      	str	r3, [r1, #0]
 80128ee:	7812      	ldrb	r2, [r2, #0]
 80128f0:	1e10      	subs	r0, r2, #0
 80128f2:	bf18      	it	ne
 80128f4:	2001      	movne	r0, #1
 80128f6:	b002      	add	sp, #8
 80128f8:	4770      	bx	lr
 80128fa:	4610      	mov	r0, r2
 80128fc:	e7fb      	b.n	80128f6 <__ascii_mbtowc+0x16>
 80128fe:	f06f 0001 	mvn.w	r0, #1
 8012902:	e7f8      	b.n	80128f6 <__ascii_mbtowc+0x16>

08012904 <__malloc_lock>:
 8012904:	4801      	ldr	r0, [pc, #4]	; (801290c <__malloc_lock+0x8>)
 8012906:	f7fe bf6c 	b.w	80117e2 <__retarget_lock_acquire_recursive>
 801290a:	bf00      	nop
 801290c:	200059ac 	.word	0x200059ac

08012910 <__malloc_unlock>:
 8012910:	4801      	ldr	r0, [pc, #4]	; (8012918 <__malloc_unlock+0x8>)
 8012912:	f7fe bf67 	b.w	80117e4 <__retarget_lock_release_recursive>
 8012916:	bf00      	nop
 8012918:	200059ac 	.word	0x200059ac

0801291c <_read_r>:
 801291c:	b538      	push	{r3, r4, r5, lr}
 801291e:	4d07      	ldr	r5, [pc, #28]	; (801293c <_read_r+0x20>)
 8012920:	4604      	mov	r4, r0
 8012922:	4608      	mov	r0, r1
 8012924:	4611      	mov	r1, r2
 8012926:	2200      	movs	r2, #0
 8012928:	602a      	str	r2, [r5, #0]
 801292a:	461a      	mov	r2, r3
 801292c:	f7f2 fa4b 	bl	8004dc6 <_read>
 8012930:	1c43      	adds	r3, r0, #1
 8012932:	d102      	bne.n	801293a <_read_r+0x1e>
 8012934:	682b      	ldr	r3, [r5, #0]
 8012936:	b103      	cbz	r3, 801293a <_read_r+0x1e>
 8012938:	6023      	str	r3, [r4, #0]
 801293a:	bd38      	pop	{r3, r4, r5, pc}
 801293c:	200059b8 	.word	0x200059b8

08012940 <__ascii_wctomb>:
 8012940:	b149      	cbz	r1, 8012956 <__ascii_wctomb+0x16>
 8012942:	2aff      	cmp	r2, #255	; 0xff
 8012944:	bf85      	ittet	hi
 8012946:	238a      	movhi	r3, #138	; 0x8a
 8012948:	6003      	strhi	r3, [r0, #0]
 801294a:	700a      	strbls	r2, [r1, #0]
 801294c:	f04f 30ff 	movhi.w	r0, #4294967295
 8012950:	bf98      	it	ls
 8012952:	2001      	movls	r0, #1
 8012954:	4770      	bx	lr
 8012956:	4608      	mov	r0, r1
 8012958:	4770      	bx	lr

0801295a <abort>:
 801295a:	b508      	push	{r3, lr}
 801295c:	2006      	movs	r0, #6
 801295e:	f000 f84d 	bl	80129fc <raise>
 8012962:	2001      	movs	r0, #1
 8012964:	f7f2 fa25 	bl	8004db2 <_exit>

08012968 <_fstat_r>:
 8012968:	b538      	push	{r3, r4, r5, lr}
 801296a:	4d07      	ldr	r5, [pc, #28]	; (8012988 <_fstat_r+0x20>)
 801296c:	2300      	movs	r3, #0
 801296e:	4604      	mov	r4, r0
 8012970:	4608      	mov	r0, r1
 8012972:	4611      	mov	r1, r2
 8012974:	602b      	str	r3, [r5, #0]
 8012976:	f7f2 fa6b 	bl	8004e50 <_fstat>
 801297a:	1c43      	adds	r3, r0, #1
 801297c:	d102      	bne.n	8012984 <_fstat_r+0x1c>
 801297e:	682b      	ldr	r3, [r5, #0]
 8012980:	b103      	cbz	r3, 8012984 <_fstat_r+0x1c>
 8012982:	6023      	str	r3, [r4, #0]
 8012984:	bd38      	pop	{r3, r4, r5, pc}
 8012986:	bf00      	nop
 8012988:	200059b8 	.word	0x200059b8

0801298c <_isatty_r>:
 801298c:	b538      	push	{r3, r4, r5, lr}
 801298e:	4d06      	ldr	r5, [pc, #24]	; (80129a8 <_isatty_r+0x1c>)
 8012990:	2300      	movs	r3, #0
 8012992:	4604      	mov	r4, r0
 8012994:	4608      	mov	r0, r1
 8012996:	602b      	str	r3, [r5, #0]
 8012998:	f7f2 fa6a 	bl	8004e70 <_isatty>
 801299c:	1c43      	adds	r3, r0, #1
 801299e:	d102      	bne.n	80129a6 <_isatty_r+0x1a>
 80129a0:	682b      	ldr	r3, [r5, #0]
 80129a2:	b103      	cbz	r3, 80129a6 <_isatty_r+0x1a>
 80129a4:	6023      	str	r3, [r4, #0]
 80129a6:	bd38      	pop	{r3, r4, r5, pc}
 80129a8:	200059b8 	.word	0x200059b8

080129ac <_raise_r>:
 80129ac:	291f      	cmp	r1, #31
 80129ae:	b538      	push	{r3, r4, r5, lr}
 80129b0:	4604      	mov	r4, r0
 80129b2:	460d      	mov	r5, r1
 80129b4:	d904      	bls.n	80129c0 <_raise_r+0x14>
 80129b6:	2316      	movs	r3, #22
 80129b8:	6003      	str	r3, [r0, #0]
 80129ba:	f04f 30ff 	mov.w	r0, #4294967295
 80129be:	bd38      	pop	{r3, r4, r5, pc}
 80129c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80129c2:	b112      	cbz	r2, 80129ca <_raise_r+0x1e>
 80129c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80129c8:	b94b      	cbnz	r3, 80129de <_raise_r+0x32>
 80129ca:	4620      	mov	r0, r4
 80129cc:	f000 f830 	bl	8012a30 <_getpid_r>
 80129d0:	462a      	mov	r2, r5
 80129d2:	4601      	mov	r1, r0
 80129d4:	4620      	mov	r0, r4
 80129d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129da:	f000 b817 	b.w	8012a0c <_kill_r>
 80129de:	2b01      	cmp	r3, #1
 80129e0:	d00a      	beq.n	80129f8 <_raise_r+0x4c>
 80129e2:	1c59      	adds	r1, r3, #1
 80129e4:	d103      	bne.n	80129ee <_raise_r+0x42>
 80129e6:	2316      	movs	r3, #22
 80129e8:	6003      	str	r3, [r0, #0]
 80129ea:	2001      	movs	r0, #1
 80129ec:	e7e7      	b.n	80129be <_raise_r+0x12>
 80129ee:	2400      	movs	r4, #0
 80129f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80129f4:	4628      	mov	r0, r5
 80129f6:	4798      	blx	r3
 80129f8:	2000      	movs	r0, #0
 80129fa:	e7e0      	b.n	80129be <_raise_r+0x12>

080129fc <raise>:
 80129fc:	4b02      	ldr	r3, [pc, #8]	; (8012a08 <raise+0xc>)
 80129fe:	4601      	mov	r1, r0
 8012a00:	6818      	ldr	r0, [r3, #0]
 8012a02:	f7ff bfd3 	b.w	80129ac <_raise_r>
 8012a06:	bf00      	nop
 8012a08:	20000448 	.word	0x20000448

08012a0c <_kill_r>:
 8012a0c:	b538      	push	{r3, r4, r5, lr}
 8012a0e:	4d07      	ldr	r5, [pc, #28]	; (8012a2c <_kill_r+0x20>)
 8012a10:	2300      	movs	r3, #0
 8012a12:	4604      	mov	r4, r0
 8012a14:	4608      	mov	r0, r1
 8012a16:	4611      	mov	r1, r2
 8012a18:	602b      	str	r3, [r5, #0]
 8012a1a:	f7f2 f9ba 	bl	8004d92 <_kill>
 8012a1e:	1c43      	adds	r3, r0, #1
 8012a20:	d102      	bne.n	8012a28 <_kill_r+0x1c>
 8012a22:	682b      	ldr	r3, [r5, #0]
 8012a24:	b103      	cbz	r3, 8012a28 <_kill_r+0x1c>
 8012a26:	6023      	str	r3, [r4, #0]
 8012a28:	bd38      	pop	{r3, r4, r5, pc}
 8012a2a:	bf00      	nop
 8012a2c:	200059b8 	.word	0x200059b8

08012a30 <_getpid_r>:
 8012a30:	f7f2 b9a7 	b.w	8004d82 <_getpid>

08012a34 <roundf>:
 8012a34:	ee10 0a10 	vmov	r0, s0
 8012a38:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8012a3c:	3a7f      	subs	r2, #127	; 0x7f
 8012a3e:	2a16      	cmp	r2, #22
 8012a40:	dc15      	bgt.n	8012a6e <roundf+0x3a>
 8012a42:	2a00      	cmp	r2, #0
 8012a44:	da08      	bge.n	8012a58 <roundf+0x24>
 8012a46:	3201      	adds	r2, #1
 8012a48:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8012a4c:	d101      	bne.n	8012a52 <roundf+0x1e>
 8012a4e:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8012a52:	ee00 3a10 	vmov	s0, r3
 8012a56:	4770      	bx	lr
 8012a58:	4907      	ldr	r1, [pc, #28]	; (8012a78 <roundf+0x44>)
 8012a5a:	4111      	asrs	r1, r2
 8012a5c:	4208      	tst	r0, r1
 8012a5e:	d0fa      	beq.n	8012a56 <roundf+0x22>
 8012a60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8012a64:	4113      	asrs	r3, r2
 8012a66:	4403      	add	r3, r0
 8012a68:	ea23 0301 	bic.w	r3, r3, r1
 8012a6c:	e7f1      	b.n	8012a52 <roundf+0x1e>
 8012a6e:	2a80      	cmp	r2, #128	; 0x80
 8012a70:	d1f1      	bne.n	8012a56 <roundf+0x22>
 8012a72:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012a76:	4770      	bx	lr
 8012a78:	007fffff 	.word	0x007fffff

08012a7c <powf>:
 8012a7c:	b508      	push	{r3, lr}
 8012a7e:	ed2d 8b04 	vpush	{d8-d9}
 8012a82:	eeb0 8a60 	vmov.f32	s16, s1
 8012a86:	eeb0 9a40 	vmov.f32	s18, s0
 8012a8a:	f000 f84f 	bl	8012b2c <__ieee754_powf>
 8012a8e:	eeb4 8a48 	vcmp.f32	s16, s16
 8012a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a96:	eef0 8a40 	vmov.f32	s17, s0
 8012a9a:	d63e      	bvs.n	8012b1a <powf+0x9e>
 8012a9c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8012aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aa4:	d112      	bne.n	8012acc <powf+0x50>
 8012aa6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aae:	d039      	beq.n	8012b24 <powf+0xa8>
 8012ab0:	eeb0 0a48 	vmov.f32	s0, s16
 8012ab4:	f000 fb35 	bl	8013122 <finitef>
 8012ab8:	b378      	cbz	r0, 8012b1a <powf+0x9e>
 8012aba:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ac2:	d52a      	bpl.n	8012b1a <powf+0x9e>
 8012ac4:	f7fd fa30 	bl	800ff28 <__errno>
 8012ac8:	2322      	movs	r3, #34	; 0x22
 8012aca:	e014      	b.n	8012af6 <powf+0x7a>
 8012acc:	f000 fb29 	bl	8013122 <finitef>
 8012ad0:	b998      	cbnz	r0, 8012afa <powf+0x7e>
 8012ad2:	eeb0 0a49 	vmov.f32	s0, s18
 8012ad6:	f000 fb24 	bl	8013122 <finitef>
 8012ada:	b170      	cbz	r0, 8012afa <powf+0x7e>
 8012adc:	eeb0 0a48 	vmov.f32	s0, s16
 8012ae0:	f000 fb1f 	bl	8013122 <finitef>
 8012ae4:	b148      	cbz	r0, 8012afa <powf+0x7e>
 8012ae6:	eef4 8a68 	vcmp.f32	s17, s17
 8012aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aee:	d7e9      	bvc.n	8012ac4 <powf+0x48>
 8012af0:	f7fd fa1a 	bl	800ff28 <__errno>
 8012af4:	2321      	movs	r3, #33	; 0x21
 8012af6:	6003      	str	r3, [r0, #0]
 8012af8:	e00f      	b.n	8012b1a <powf+0x9e>
 8012afa:	eef5 8a40 	vcmp.f32	s17, #0.0
 8012afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b02:	d10a      	bne.n	8012b1a <powf+0x9e>
 8012b04:	eeb0 0a49 	vmov.f32	s0, s18
 8012b08:	f000 fb0b 	bl	8013122 <finitef>
 8012b0c:	b128      	cbz	r0, 8012b1a <powf+0x9e>
 8012b0e:	eeb0 0a48 	vmov.f32	s0, s16
 8012b12:	f000 fb06 	bl	8013122 <finitef>
 8012b16:	2800      	cmp	r0, #0
 8012b18:	d1d4      	bne.n	8012ac4 <powf+0x48>
 8012b1a:	eeb0 0a68 	vmov.f32	s0, s17
 8012b1e:	ecbd 8b04 	vpop	{d8-d9}
 8012b22:	bd08      	pop	{r3, pc}
 8012b24:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8012b28:	e7f7      	b.n	8012b1a <powf+0x9e>
	...

08012b2c <__ieee754_powf>:
 8012b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b30:	ee10 4a90 	vmov	r4, s1
 8012b34:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8012b38:	ed2d 8b02 	vpush	{d8}
 8012b3c:	ee10 6a10 	vmov	r6, s0
 8012b40:	eeb0 8a40 	vmov.f32	s16, s0
 8012b44:	eef0 8a60 	vmov.f32	s17, s1
 8012b48:	d10c      	bne.n	8012b64 <__ieee754_powf+0x38>
 8012b4a:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8012b4e:	0076      	lsls	r6, r6, #1
 8012b50:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8012b54:	f240 8296 	bls.w	8013084 <__ieee754_powf+0x558>
 8012b58:	ee38 0a28 	vadd.f32	s0, s16, s17
 8012b5c:	ecbd 8b02 	vpop	{d8}
 8012b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b64:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8012b68:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012b6c:	dcf4      	bgt.n	8012b58 <__ieee754_powf+0x2c>
 8012b6e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8012b72:	dd08      	ble.n	8012b86 <__ieee754_powf+0x5a>
 8012b74:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8012b78:	d1ee      	bne.n	8012b58 <__ieee754_powf+0x2c>
 8012b7a:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8012b7e:	0064      	lsls	r4, r4, #1
 8012b80:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8012b84:	e7e6      	b.n	8012b54 <__ieee754_powf+0x28>
 8012b86:	2e00      	cmp	r6, #0
 8012b88:	da20      	bge.n	8012bcc <__ieee754_powf+0xa0>
 8012b8a:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8012b8e:	da2d      	bge.n	8012bec <__ieee754_powf+0xc0>
 8012b90:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8012b94:	f2c0 827f 	blt.w	8013096 <__ieee754_powf+0x56a>
 8012b98:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8012b9c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8012ba0:	fa48 f703 	asr.w	r7, r8, r3
 8012ba4:	fa07 f303 	lsl.w	r3, r7, r3
 8012ba8:	4543      	cmp	r3, r8
 8012baa:	f040 8274 	bne.w	8013096 <__ieee754_powf+0x56a>
 8012bae:	f007 0701 	and.w	r7, r7, #1
 8012bb2:	f1c7 0702 	rsb	r7, r7, #2
 8012bb6:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8012bba:	d11f      	bne.n	8012bfc <__ieee754_powf+0xd0>
 8012bbc:	2c00      	cmp	r4, #0
 8012bbe:	f280 8267 	bge.w	8013090 <__ieee754_powf+0x564>
 8012bc2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012bc6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8012bca:	e7c7      	b.n	8012b5c <__ieee754_powf+0x30>
 8012bcc:	2700      	movs	r7, #0
 8012bce:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8012bd2:	d1f0      	bne.n	8012bb6 <__ieee754_powf+0x8a>
 8012bd4:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8012bd8:	f000 8254 	beq.w	8013084 <__ieee754_powf+0x558>
 8012bdc:	dd08      	ble.n	8012bf0 <__ieee754_powf+0xc4>
 8012bde:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8012ee8 <__ieee754_powf+0x3bc>
 8012be2:	2c00      	cmp	r4, #0
 8012be4:	bfa8      	it	ge
 8012be6:	eeb0 0a68 	vmovge.f32	s0, s17
 8012bea:	e7b7      	b.n	8012b5c <__ieee754_powf+0x30>
 8012bec:	2702      	movs	r7, #2
 8012bee:	e7ee      	b.n	8012bce <__ieee754_powf+0xa2>
 8012bf0:	2c00      	cmp	r4, #0
 8012bf2:	f280 824a 	bge.w	801308a <__ieee754_powf+0x55e>
 8012bf6:	eeb1 0a68 	vneg.f32	s0, s17
 8012bfa:	e7af      	b.n	8012b5c <__ieee754_powf+0x30>
 8012bfc:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8012c00:	d102      	bne.n	8012c08 <__ieee754_powf+0xdc>
 8012c02:	ee28 0a08 	vmul.f32	s0, s16, s16
 8012c06:	e7a9      	b.n	8012b5c <__ieee754_powf+0x30>
 8012c08:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8012c0c:	eeb0 0a48 	vmov.f32	s0, s16
 8012c10:	d107      	bne.n	8012c22 <__ieee754_powf+0xf6>
 8012c12:	2e00      	cmp	r6, #0
 8012c14:	db05      	blt.n	8012c22 <__ieee754_powf+0xf6>
 8012c16:	ecbd 8b02 	vpop	{d8}
 8012c1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c1e:	f000 ba53 	b.w	80130c8 <__ieee754_sqrtf>
 8012c22:	f000 fa77 	bl	8013114 <fabsf>
 8012c26:	b125      	cbz	r5, 8012c32 <__ieee754_powf+0x106>
 8012c28:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8012c2c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8012c30:	d116      	bne.n	8012c60 <__ieee754_powf+0x134>
 8012c32:	2c00      	cmp	r4, #0
 8012c34:	bfbc      	itt	lt
 8012c36:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8012c3a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8012c3e:	2e00      	cmp	r6, #0
 8012c40:	da8c      	bge.n	8012b5c <__ieee754_powf+0x30>
 8012c42:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8012c46:	ea55 0307 	orrs.w	r3, r5, r7
 8012c4a:	d104      	bne.n	8012c56 <__ieee754_powf+0x12a>
 8012c4c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012c50:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012c54:	e782      	b.n	8012b5c <__ieee754_powf+0x30>
 8012c56:	2f01      	cmp	r7, #1
 8012c58:	d180      	bne.n	8012b5c <__ieee754_powf+0x30>
 8012c5a:	eeb1 0a40 	vneg.f32	s0, s0
 8012c5e:	e77d      	b.n	8012b5c <__ieee754_powf+0x30>
 8012c60:	0ff0      	lsrs	r0, r6, #31
 8012c62:	3801      	subs	r0, #1
 8012c64:	ea57 0300 	orrs.w	r3, r7, r0
 8012c68:	d104      	bne.n	8012c74 <__ieee754_powf+0x148>
 8012c6a:	ee38 8a48 	vsub.f32	s16, s16, s16
 8012c6e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8012c72:	e773      	b.n	8012b5c <__ieee754_powf+0x30>
 8012c74:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8012c78:	dd74      	ble.n	8012d64 <__ieee754_powf+0x238>
 8012c7a:	4b9c      	ldr	r3, [pc, #624]	; (8012eec <__ieee754_powf+0x3c0>)
 8012c7c:	429d      	cmp	r5, r3
 8012c7e:	dc08      	bgt.n	8012c92 <__ieee754_powf+0x166>
 8012c80:	2c00      	cmp	r4, #0
 8012c82:	da0b      	bge.n	8012c9c <__ieee754_powf+0x170>
 8012c84:	2000      	movs	r0, #0
 8012c86:	ecbd 8b02 	vpop	{d8}
 8012c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c8e:	f000 ba3b 	b.w	8013108 <__math_oflowf>
 8012c92:	4b97      	ldr	r3, [pc, #604]	; (8012ef0 <__ieee754_powf+0x3c4>)
 8012c94:	429d      	cmp	r5, r3
 8012c96:	dd08      	ble.n	8012caa <__ieee754_powf+0x17e>
 8012c98:	2c00      	cmp	r4, #0
 8012c9a:	dcf3      	bgt.n	8012c84 <__ieee754_powf+0x158>
 8012c9c:	2000      	movs	r0, #0
 8012c9e:	ecbd 8b02 	vpop	{d8}
 8012ca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012ca6:	f000 ba29 	b.w	80130fc <__math_uflowf>
 8012caa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012cae:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012cb2:	eddf 6a90 	vldr	s13, [pc, #576]	; 8012ef4 <__ieee754_powf+0x3c8>
 8012cb6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8012cba:	eee0 6a67 	vfms.f32	s13, s0, s15
 8012cbe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012cc2:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8012cc6:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012cce:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8012ef8 <__ieee754_powf+0x3cc>
 8012cd2:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8012cd6:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8012efc <__ieee754_powf+0x3d0>
 8012cda:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012cde:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8012f00 <__ieee754_powf+0x3d4>
 8012ce2:	eef0 6a67 	vmov.f32	s13, s15
 8012ce6:	eee0 6a07 	vfma.f32	s13, s0, s14
 8012cea:	ee16 3a90 	vmov	r3, s13
 8012cee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012cf2:	f023 030f 	bic.w	r3, r3, #15
 8012cf6:	ee00 3a90 	vmov	s1, r3
 8012cfa:	eee0 0a47 	vfms.f32	s1, s0, s14
 8012cfe:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012d02:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8012d06:	f024 040f 	bic.w	r4, r4, #15
 8012d0a:	ee07 4a10 	vmov	s14, r4
 8012d0e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8012d12:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8012d16:	ee07 3a90 	vmov	s15, r3
 8012d1a:	eee7 0a27 	vfma.f32	s1, s14, s15
 8012d1e:	3f01      	subs	r7, #1
 8012d20:	ea57 0200 	orrs.w	r2, r7, r0
 8012d24:	ee07 4a10 	vmov	s14, r4
 8012d28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012d2c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8012d30:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8012d34:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8012d38:	ee17 4a10 	vmov	r4, s14
 8012d3c:	bf08      	it	eq
 8012d3e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8012d42:	2c00      	cmp	r4, #0
 8012d44:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012d48:	f340 817e 	ble.w	8013048 <__ieee754_powf+0x51c>
 8012d4c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8012d50:	f340 80f8 	ble.w	8012f44 <__ieee754_powf+0x418>
 8012d54:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d5c:	bf4c      	ite	mi
 8012d5e:	2001      	movmi	r0, #1
 8012d60:	2000      	movpl	r0, #0
 8012d62:	e790      	b.n	8012c86 <__ieee754_powf+0x15a>
 8012d64:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8012d68:	bf01      	itttt	eq
 8012d6a:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8012f04 <__ieee754_powf+0x3d8>
 8012d6e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8012d72:	f06f 0217 	mvneq.w	r2, #23
 8012d76:	ee17 5a90 	vmoveq	r5, s15
 8012d7a:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8012d7e:	bf18      	it	ne
 8012d80:	2200      	movne	r2, #0
 8012d82:	3b7f      	subs	r3, #127	; 0x7f
 8012d84:	4413      	add	r3, r2
 8012d86:	4a60      	ldr	r2, [pc, #384]	; (8012f08 <__ieee754_powf+0x3dc>)
 8012d88:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8012d8c:	4295      	cmp	r5, r2
 8012d8e:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8012d92:	dd06      	ble.n	8012da2 <__ieee754_powf+0x276>
 8012d94:	4a5d      	ldr	r2, [pc, #372]	; (8012f0c <__ieee754_powf+0x3e0>)
 8012d96:	4295      	cmp	r5, r2
 8012d98:	f340 80a4 	ble.w	8012ee4 <__ieee754_powf+0x3b8>
 8012d9c:	3301      	adds	r3, #1
 8012d9e:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8012da2:	2500      	movs	r5, #0
 8012da4:	4a5a      	ldr	r2, [pc, #360]	; (8012f10 <__ieee754_powf+0x3e4>)
 8012da6:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8012daa:	ee07 1a90 	vmov	s15, r1
 8012dae:	ed92 7a00 	vldr	s14, [r2]
 8012db2:	4a58      	ldr	r2, [pc, #352]	; (8012f14 <__ieee754_powf+0x3e8>)
 8012db4:	ee37 6a27 	vadd.f32	s12, s14, s15
 8012db8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8012dbc:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8012dc0:	1049      	asrs	r1, r1, #1
 8012dc2:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8012dc6:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8012dca:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8012dce:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8012dd2:	ee06 1a10 	vmov	s12, r1
 8012dd6:	ee65 4a26 	vmul.f32	s9, s10, s13
 8012dda:	ee36 7a47 	vsub.f32	s14, s12, s14
 8012dde:	ee14 6a90 	vmov	r6, s9
 8012de2:	4016      	ands	r6, r2
 8012de4:	ee05 6a90 	vmov	s11, r6
 8012de8:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8012dec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012df0:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8012f18 <__ieee754_powf+0x3ec>
 8012df4:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8012df8:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8012dfc:	ee25 6a26 	vmul.f32	s12, s10, s13
 8012e00:	eddf 6a46 	vldr	s13, [pc, #280]	; 8012f1c <__ieee754_powf+0x3f0>
 8012e04:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8012e08:	eddf 6a45 	vldr	s13, [pc, #276]	; 8012f20 <__ieee754_powf+0x3f4>
 8012e0c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012e10:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8012ef4 <__ieee754_powf+0x3c8>
 8012e14:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012e18:	eddf 6a42 	vldr	s13, [pc, #264]	; 8012f24 <__ieee754_powf+0x3f8>
 8012e1c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012e20:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8012f28 <__ieee754_powf+0x3fc>
 8012e24:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012e28:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8012e2c:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8012e30:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012e34:	eee5 6a07 	vfma.f32	s13, s10, s14
 8012e38:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8012e3c:	eef0 7a45 	vmov.f32	s15, s10
 8012e40:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8012e44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012e48:	ee17 1a90 	vmov	r1, s15
 8012e4c:	4011      	ands	r1, r2
 8012e4e:	ee07 1a90 	vmov	s15, r1
 8012e52:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8012e56:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8012e5a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8012e5e:	ee27 7a24 	vmul.f32	s14, s14, s9
 8012e62:	eea6 7a27 	vfma.f32	s14, s12, s15
 8012e66:	eeb0 6a47 	vmov.f32	s12, s14
 8012e6a:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8012e6e:	ee16 1a10 	vmov	r1, s12
 8012e72:	4011      	ands	r1, r2
 8012e74:	ee06 1a90 	vmov	s13, r1
 8012e78:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8012e7c:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8012f2c <__ieee754_powf+0x400>
 8012e80:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8012f30 <__ieee754_powf+0x404>
 8012e84:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012e88:	ee06 1a10 	vmov	s12, r1
 8012e8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012e90:	eddf 7a28 	vldr	s15, [pc, #160]	; 8012f34 <__ieee754_powf+0x408>
 8012e94:	4928      	ldr	r1, [pc, #160]	; (8012f38 <__ieee754_powf+0x40c>)
 8012e96:	eea6 7a27 	vfma.f32	s14, s12, s15
 8012e9a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8012e9e:	edd1 7a00 	vldr	s15, [r1]
 8012ea2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012ea6:	ee07 3a90 	vmov	s15, r3
 8012eaa:	4b24      	ldr	r3, [pc, #144]	; (8012f3c <__ieee754_powf+0x410>)
 8012eac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8012eb0:	eef0 7a47 	vmov.f32	s15, s14
 8012eb4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012eb8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8012ebc:	edd5 0a00 	vldr	s1, [r5]
 8012ec0:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8012ec4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012ec8:	ee17 3a90 	vmov	r3, s15
 8012ecc:	4013      	ands	r3, r2
 8012ece:	ee07 3a90 	vmov	s15, r3
 8012ed2:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8012ed6:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8012eda:	eee6 6a65 	vfms.f32	s13, s12, s11
 8012ede:	ee77 7a66 	vsub.f32	s15, s14, s13
 8012ee2:	e70e      	b.n	8012d02 <__ieee754_powf+0x1d6>
 8012ee4:	2501      	movs	r5, #1
 8012ee6:	e75d      	b.n	8012da4 <__ieee754_powf+0x278>
 8012ee8:	00000000 	.word	0x00000000
 8012eec:	3f7ffff3 	.word	0x3f7ffff3
 8012ef0:	3f800007 	.word	0x3f800007
 8012ef4:	3eaaaaab 	.word	0x3eaaaaab
 8012ef8:	3fb8aa3b 	.word	0x3fb8aa3b
 8012efc:	36eca570 	.word	0x36eca570
 8012f00:	3fb8aa00 	.word	0x3fb8aa00
 8012f04:	4b800000 	.word	0x4b800000
 8012f08:	001cc471 	.word	0x001cc471
 8012f0c:	005db3d6 	.word	0x005db3d6
 8012f10:	08013f34 	.word	0x08013f34
 8012f14:	fffff000 	.word	0xfffff000
 8012f18:	3e6c3255 	.word	0x3e6c3255
 8012f1c:	3e53f142 	.word	0x3e53f142
 8012f20:	3e8ba305 	.word	0x3e8ba305
 8012f24:	3edb6db7 	.word	0x3edb6db7
 8012f28:	3f19999a 	.word	0x3f19999a
 8012f2c:	3f76384f 	.word	0x3f76384f
 8012f30:	3f763800 	.word	0x3f763800
 8012f34:	369dc3a0 	.word	0x369dc3a0
 8012f38:	08013f44 	.word	0x08013f44
 8012f3c:	08013f3c 	.word	0x08013f3c
 8012f40:	3338aa3c 	.word	0x3338aa3c
 8012f44:	f040 8095 	bne.w	8013072 <__ieee754_powf+0x546>
 8012f48:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8012f40 <__ieee754_powf+0x414>
 8012f4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012f50:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8012f54:	eef4 6ac7 	vcmpe.f32	s13, s14
 8012f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f5c:	f73f aefa 	bgt.w	8012d54 <__ieee754_powf+0x228>
 8012f60:	15db      	asrs	r3, r3, #23
 8012f62:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8012f66:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8012f6a:	4103      	asrs	r3, r0
 8012f6c:	4423      	add	r3, r4
 8012f6e:	494b      	ldr	r1, [pc, #300]	; (801309c <__ieee754_powf+0x570>)
 8012f70:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012f74:	3a7f      	subs	r2, #127	; 0x7f
 8012f76:	4111      	asrs	r1, r2
 8012f78:	ea23 0101 	bic.w	r1, r3, r1
 8012f7c:	ee07 1a10 	vmov	s14, r1
 8012f80:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8012f84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8012f88:	f1c2 0217 	rsb	r2, r2, #23
 8012f8c:	4110      	asrs	r0, r2
 8012f8e:	2c00      	cmp	r4, #0
 8012f90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012f94:	bfb8      	it	lt
 8012f96:	4240      	neglt	r0, r0
 8012f98:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8012f9c:	ed9f 0a40 	vldr	s0, [pc, #256]	; 80130a0 <__ieee754_powf+0x574>
 8012fa0:	eddf 6a40 	vldr	s13, [pc, #256]	; 80130a4 <__ieee754_powf+0x578>
 8012fa4:	ee17 3a10 	vmov	r3, s14
 8012fa8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012fac:	f023 030f 	bic.w	r3, r3, #15
 8012fb0:	ee07 3a10 	vmov	s14, r3
 8012fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012fb8:	ee27 0a00 	vmul.f32	s0, s14, s0
 8012fbc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8012fc0:	eddf 7a39 	vldr	s15, [pc, #228]	; 80130a8 <__ieee754_powf+0x57c>
 8012fc4:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8012fc8:	eef0 7a40 	vmov.f32	s15, s0
 8012fcc:	eee7 7a26 	vfma.f32	s15, s14, s13
 8012fd0:	eeb0 6a67 	vmov.f32	s12, s15
 8012fd4:	eea7 6a66 	vfms.f32	s12, s14, s13
 8012fd8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8012fdc:	ee30 0a46 	vsub.f32	s0, s0, s12
 8012fe0:	eddf 6a32 	vldr	s13, [pc, #200]	; 80130ac <__ieee754_powf+0x580>
 8012fe4:	ed9f 6a32 	vldr	s12, [pc, #200]	; 80130b0 <__ieee754_powf+0x584>
 8012fe8:	eee7 6a06 	vfma.f32	s13, s14, s12
 8012fec:	ed9f 6a31 	vldr	s12, [pc, #196]	; 80130b4 <__ieee754_powf+0x588>
 8012ff0:	eea6 6a87 	vfma.f32	s12, s13, s14
 8012ff4:	eddf 6a30 	vldr	s13, [pc, #192]	; 80130b8 <__ieee754_powf+0x58c>
 8012ff8:	eee6 6a07 	vfma.f32	s13, s12, s14
 8012ffc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80130bc <__ieee754_powf+0x590>
 8013000:	eea6 6a87 	vfma.f32	s12, s13, s14
 8013004:	eef0 6a67 	vmov.f32	s13, s15
 8013008:	eee6 6a47 	vfms.f32	s13, s12, s14
 801300c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8013010:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8013014:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8013018:	eea7 0a80 	vfma.f32	s0, s15, s0
 801301c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8013020:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013024:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013028:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801302c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013030:	ee10 3a10 	vmov	r3, s0
 8013034:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8013038:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801303c:	da1f      	bge.n	801307e <__ieee754_powf+0x552>
 801303e:	f000 f87d 	bl	801313c <scalbnf>
 8013042:	ee20 0a08 	vmul.f32	s0, s0, s16
 8013046:	e589      	b.n	8012b5c <__ieee754_powf+0x30>
 8013048:	4a1d      	ldr	r2, [pc, #116]	; (80130c0 <__ieee754_powf+0x594>)
 801304a:	4293      	cmp	r3, r2
 801304c:	dd07      	ble.n	801305e <__ieee754_powf+0x532>
 801304e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8013052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013056:	bf4c      	ite	mi
 8013058:	2001      	movmi	r0, #1
 801305a:	2000      	movpl	r0, #0
 801305c:	e61f      	b.n	8012c9e <__ieee754_powf+0x172>
 801305e:	d108      	bne.n	8013072 <__ieee754_powf+0x546>
 8013060:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013064:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8013068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801306c:	f6ff af78 	blt.w	8012f60 <__ieee754_powf+0x434>
 8013070:	e7ed      	b.n	801304e <__ieee754_powf+0x522>
 8013072:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8013076:	f73f af73 	bgt.w	8012f60 <__ieee754_powf+0x434>
 801307a:	2000      	movs	r0, #0
 801307c:	e78c      	b.n	8012f98 <__ieee754_powf+0x46c>
 801307e:	ee00 3a10 	vmov	s0, r3
 8013082:	e7de      	b.n	8013042 <__ieee754_powf+0x516>
 8013084:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013088:	e568      	b.n	8012b5c <__ieee754_powf+0x30>
 801308a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80130c4 <__ieee754_powf+0x598>
 801308e:	e565      	b.n	8012b5c <__ieee754_powf+0x30>
 8013090:	eeb0 0a48 	vmov.f32	s0, s16
 8013094:	e562      	b.n	8012b5c <__ieee754_powf+0x30>
 8013096:	2700      	movs	r7, #0
 8013098:	e58d      	b.n	8012bb6 <__ieee754_powf+0x8a>
 801309a:	bf00      	nop
 801309c:	007fffff 	.word	0x007fffff
 80130a0:	35bfbe8c 	.word	0x35bfbe8c
 80130a4:	3f317200 	.word	0x3f317200
 80130a8:	3f317218 	.word	0x3f317218
 80130ac:	b5ddea0e 	.word	0xb5ddea0e
 80130b0:	3331bb4c 	.word	0x3331bb4c
 80130b4:	388ab355 	.word	0x388ab355
 80130b8:	bb360b61 	.word	0xbb360b61
 80130bc:	3e2aaaab 	.word	0x3e2aaaab
 80130c0:	43160000 	.word	0x43160000
 80130c4:	00000000 	.word	0x00000000

080130c8 <__ieee754_sqrtf>:
 80130c8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80130cc:	4770      	bx	lr

080130ce <with_errnof>:
 80130ce:	b513      	push	{r0, r1, r4, lr}
 80130d0:	4604      	mov	r4, r0
 80130d2:	ed8d 0a01 	vstr	s0, [sp, #4]
 80130d6:	f7fc ff27 	bl	800ff28 <__errno>
 80130da:	ed9d 0a01 	vldr	s0, [sp, #4]
 80130de:	6004      	str	r4, [r0, #0]
 80130e0:	b002      	add	sp, #8
 80130e2:	bd10      	pop	{r4, pc}

080130e4 <xflowf>:
 80130e4:	b130      	cbz	r0, 80130f4 <xflowf+0x10>
 80130e6:	eef1 7a40 	vneg.f32	s15, s0
 80130ea:	ee27 0a80 	vmul.f32	s0, s15, s0
 80130ee:	2022      	movs	r0, #34	; 0x22
 80130f0:	f7ff bfed 	b.w	80130ce <with_errnof>
 80130f4:	eef0 7a40 	vmov.f32	s15, s0
 80130f8:	e7f7      	b.n	80130ea <xflowf+0x6>
	...

080130fc <__math_uflowf>:
 80130fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013104 <__math_uflowf+0x8>
 8013100:	f7ff bff0 	b.w	80130e4 <xflowf>
 8013104:	10000000 	.word	0x10000000

08013108 <__math_oflowf>:
 8013108:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013110 <__math_oflowf+0x8>
 801310c:	f7ff bfea 	b.w	80130e4 <xflowf>
 8013110:	70000000 	.word	0x70000000

08013114 <fabsf>:
 8013114:	ee10 3a10 	vmov	r3, s0
 8013118:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801311c:	ee00 3a10 	vmov	s0, r3
 8013120:	4770      	bx	lr

08013122 <finitef>:
 8013122:	b082      	sub	sp, #8
 8013124:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013128:	9801      	ldr	r0, [sp, #4]
 801312a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801312e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8013132:	bfac      	ite	ge
 8013134:	2000      	movge	r0, #0
 8013136:	2001      	movlt	r0, #1
 8013138:	b002      	add	sp, #8
 801313a:	4770      	bx	lr

0801313c <scalbnf>:
 801313c:	ee10 3a10 	vmov	r3, s0
 8013140:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8013144:	d025      	beq.n	8013192 <scalbnf+0x56>
 8013146:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801314a:	d302      	bcc.n	8013152 <scalbnf+0x16>
 801314c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013150:	4770      	bx	lr
 8013152:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8013156:	d122      	bne.n	801319e <scalbnf+0x62>
 8013158:	4b2a      	ldr	r3, [pc, #168]	; (8013204 <scalbnf+0xc8>)
 801315a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8013208 <scalbnf+0xcc>
 801315e:	4298      	cmp	r0, r3
 8013160:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013164:	db16      	blt.n	8013194 <scalbnf+0x58>
 8013166:	ee10 3a10 	vmov	r3, s0
 801316a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801316e:	3a19      	subs	r2, #25
 8013170:	4402      	add	r2, r0
 8013172:	2afe      	cmp	r2, #254	; 0xfe
 8013174:	dd15      	ble.n	80131a2 <scalbnf+0x66>
 8013176:	ee10 3a10 	vmov	r3, s0
 801317a:	eddf 7a24 	vldr	s15, [pc, #144]	; 801320c <scalbnf+0xd0>
 801317e:	eddf 6a24 	vldr	s13, [pc, #144]	; 8013210 <scalbnf+0xd4>
 8013182:	2b00      	cmp	r3, #0
 8013184:	eeb0 7a67 	vmov.f32	s14, s15
 8013188:	bfb8      	it	lt
 801318a:	eef0 7a66 	vmovlt.f32	s15, s13
 801318e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8013192:	4770      	bx	lr
 8013194:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8013214 <scalbnf+0xd8>
 8013198:	ee20 0a27 	vmul.f32	s0, s0, s15
 801319c:	4770      	bx	lr
 801319e:	0dd2      	lsrs	r2, r2, #23
 80131a0:	e7e6      	b.n	8013170 <scalbnf+0x34>
 80131a2:	2a00      	cmp	r2, #0
 80131a4:	dd06      	ble.n	80131b4 <scalbnf+0x78>
 80131a6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80131aa:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80131ae:	ee00 3a10 	vmov	s0, r3
 80131b2:	4770      	bx	lr
 80131b4:	f112 0f16 	cmn.w	r2, #22
 80131b8:	da1a      	bge.n	80131f0 <scalbnf+0xb4>
 80131ba:	f24c 3350 	movw	r3, #50000	; 0xc350
 80131be:	4298      	cmp	r0, r3
 80131c0:	ee10 3a10 	vmov	r3, s0
 80131c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80131c8:	dd0a      	ble.n	80131e0 <scalbnf+0xa4>
 80131ca:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801320c <scalbnf+0xd0>
 80131ce:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8013210 <scalbnf+0xd4>
 80131d2:	eef0 7a40 	vmov.f32	s15, s0
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	bf18      	it	ne
 80131da:	eeb0 0a47 	vmovne.f32	s0, s14
 80131de:	e7db      	b.n	8013198 <scalbnf+0x5c>
 80131e0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8013214 <scalbnf+0xd8>
 80131e4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8013218 <scalbnf+0xdc>
 80131e8:	eef0 7a40 	vmov.f32	s15, s0
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	e7f3      	b.n	80131d8 <scalbnf+0x9c>
 80131f0:	3219      	adds	r2, #25
 80131f2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80131f6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80131fa:	eddf 7a08 	vldr	s15, [pc, #32]	; 801321c <scalbnf+0xe0>
 80131fe:	ee07 3a10 	vmov	s14, r3
 8013202:	e7c4      	b.n	801318e <scalbnf+0x52>
 8013204:	ffff3cb0 	.word	0xffff3cb0
 8013208:	4c000000 	.word	0x4c000000
 801320c:	7149f2ca 	.word	0x7149f2ca
 8013210:	f149f2ca 	.word	0xf149f2ca
 8013214:	0da24260 	.word	0x0da24260
 8013218:	8da24260 	.word	0x8da24260
 801321c:	33000000 	.word	0x33000000

08013220 <_init>:
 8013220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013222:	bf00      	nop
 8013224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013226:	bc08      	pop	{r3}
 8013228:	469e      	mov	lr, r3
 801322a:	4770      	bx	lr

0801322c <_fini>:
 801322c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801322e:	bf00      	nop
 8013230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013232:	bc08      	pop	{r3}
 8013234:	469e      	mov	lr, r3
 8013236:	4770      	bx	lr
