Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Aug 31 17:38:30 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                69          
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.698        0.000                      0                  764        0.056        0.000                      0                  764        3.000        0.000                       0                   474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        3.892        0.000                      0                  354        0.056        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         0.698        0.000                      0                  408        0.068        0.000                      0                  408       11.520        0.000                       0                   259  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         1.776        0.000                      0                    5        0.208        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.214ns (20.403%)  route 4.736ns (79.597%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.396     3.936    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124     4.060 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_3__0/O
                         net (fo=1, routed)           0.805     4.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_3__0_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124     4.989 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.989    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X44Y65         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y65         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X44Y65         FDPE (Setup_fdpe_C_D)        0.029     8.881    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.090ns (21.763%)  route 3.918ns (78.237%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.383     3.923    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     4.047 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     4.047    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X43Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X43Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X43Y64         FDCE (Setup_fdce_C_D)        0.029     8.881    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.090ns (22.389%)  route 3.778ns (77.611%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.243     3.784    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X41Y64         LUT5 (Prop_lut5_I1_O)        0.124     3.908 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     3.908    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X41Y64         FDCE (Setup_fdce_C_D)        0.029     8.881    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.090ns (22.380%)  route 3.780ns (77.620%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.245     3.786    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.910 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     3.910    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X41Y64         FDCE (Setup_fdce_C_D)        0.031     8.883    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.076ns (22.152%)  route 3.781ns (77.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.734    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[0]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.124     0.858 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.287     1.145    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.532    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.656 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.230    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.354 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.418     3.773    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.897 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     3.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X44Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X44Y65         FDCE (Setup_fdce_C_D)        0.031     8.883    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.090ns (22.221%)  route 3.815ns (77.779%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.280     3.820    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.944 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.944    u_top_vga/u_mouse_ctl/periodic_check_cnt[2]
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]/C
                         clock pessimism              0.602     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.029     8.994    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.090ns (22.212%)  route 3.817ns (77.788%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.282     3.822    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.946 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.946    u_top_vga/u_mouse_ctl/periodic_check_cnt[4]
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[4]/C
                         clock pessimism              0.602     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.031     8.996    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.090ns (22.561%)  route 3.741ns (77.439%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.206     3.747    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.871 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X42Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X42Y64         FDCE (Setup_fdce_C_D)        0.077     8.929    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.118ns (22.653%)  route 3.817ns (77.347%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.282     3.822    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.152     3.974 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.974    u_top_vga/u_mouse_ctl/periodic_check_cnt[5]
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[5]/C
                         clock pessimism              0.602     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.075     9.040    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.118ns (22.662%)  route 3.815ns (77.338%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/Q
                         net (fo=2, routed)           1.095     0.553    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[3]
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.852 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.643     1.495    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.797     2.417    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.541 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.280     3.820    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.152     3.972 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.972    u_top_vga/u_mouse_ctl/periodic_check_cnt[3]
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                         clock pessimism              0.602     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.075     9.040    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.315%)  route 0.237ns (62.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.237    -0.245    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.503    -0.361    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.060    -0.301    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.324%)  route 0.295ns (67.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.295    -0.186    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.503    -0.361    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.052    -0.309    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/haswheel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X43Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.099    -0.384    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[18]
    SLICE_X42Y65         LUT5 (Prop_lut5_I3_O)        0.048    -0.336 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000    -0.336    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_40
    SLICE_X42Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.865    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/haswheel_reg/C
                         clock pessimism              0.254    -0.611    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.131    -0.480    u_top_vga/u_mouse_ctl/haswheel_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X43Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.099    -0.384    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[18]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.339 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_20
    SLICE_X42Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.865    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[19]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.120    -0.491    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.111    -0.372    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[11]
    SLICE_X38Y65         LUT4 (Prop_lut4_I1_O)        0.045    -0.327 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[12]_i_1_n_0
    SLICE_X38Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.120    -0.491    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/Q
                         net (fo=8, routed)           0.062    -0.398    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[34]
    SLICE_X43Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.353 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.353    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_41
    SLICE_X43Y64         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X43Y64         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/C
                         clock pessimism              0.253    -0.611    
    SLICE_X43Y64         FDPE (Hold_fdpe_C_D)         0.092    -0.519    u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.786%)  route 0.088ns (32.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=34, routed)          0.088    -0.395    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.045    -0.350 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X41Y64         FDCE (Hold_fdce_C_D)         0.092    -0.519    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.540%)  route 0.089ns (32.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=34, routed)          0.089    -0.394    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.349 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X41Y64         FDCE (Hold_fdce_C_D)         0.091    -0.520    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.082    -0.378    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.048    -0.330 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X39Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X39Y63         FDCE (Hold_fdce_C_D)         0.107    -0.504    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.131ns  (logic 8.808ns (36.501%)  route 15.323ns (63.499%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.568    -0.944    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y48         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.743     1.255    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0_0
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.118     1.373 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_53__0/O
                         net (fo=9, routed)           0.540     1.913    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I1_O)        0.326     2.239 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3273/O
                         net (fo=12, routed)          0.831     3.070    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3273_n_0
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.194 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2578/O
                         net (fo=123, routed)         1.235     4.429    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]_25
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.150     4.579 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4571/O
                         net (fo=1, routed)           1.337     5.916    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4571_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.332     6.248 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4021/O
                         net (fo=1, routed)           0.000     6.248    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2610_1[1]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.888 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3292/O[3]
                         net (fo=2, routed)           0.826     7.714    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3292_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.331     8.045 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2639/O
                         net (fo=2, routed)           0.645     8.690    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2639_n_0
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.332     9.022 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2643/O
                         net (fo=1, routed)           0.000     9.022    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2643_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.554 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2061/CO[3]
                         net (fo=1, routed)           0.000     9.554    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2061_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.777 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2628/O[0]
                         net (fo=2, routed)           0.844    10.621    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2628_n_7
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.293    10.914 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2047/O
                         net (fo=2, routed)           0.469    11.383    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2047_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    11.709 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2051/O
                         net (fo=1, routed)           0.000    11.709    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2051_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.259 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1553/CO[3]
                         net (fo=1, routed)           0.000    12.259    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1553_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.482 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2029/O[0]
                         net (fo=1, routed)           0.908    13.390    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2029_n_7
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    14.233 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1531/O[2]
                         net (fo=2, routed)           0.418    14.652    u_top_vga/u_draw_bg/PCIN__3[26]
    SLICE_X13Y34         LUT2 (Prop_lut2_I0_O)        0.301    14.953 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1534/O
                         net (fo=1, routed)           0.000    14.953    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1534_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.533 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1083/O[2]
                         net (fo=4, routed)           0.960    16.492    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1083_n_5
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.327    16.819 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_791/O
                         net (fo=2, routed)           0.594    17.413    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_791_n_0
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.332    17.745 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_795/O
                         net (fo=1, routed)           0.000    17.745    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_795_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.292 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_318/O[2]
                         net (fo=1, routed)           0.480    18.772    u_top_vga/u_draw_bg/rgb_nxt434_out[30]
    SLICE_X8Y35          LUT4 (Prop_lut4_I1_O)        0.302    19.074 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_313/O
                         net (fo=1, routed)           0.708    19.782    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_313_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.906 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_116/O
                         net (fo=1, routed)           0.286    20.192    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_116_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.316 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_42/O
                         net (fo=1, routed)           1.071    21.387    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_42_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124    21.511 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           1.280    22.791    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124    22.915 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.149    23.064    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124    23.188 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    23.188    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X35Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.445    23.450    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X35Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.031    23.885    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.885    
                         arrival time                         -23.188    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.157ns  (logic 8.808ns (36.461%)  route 15.349ns (63.539%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.568    -0.944    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y48         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.743     1.255    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0_0
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.118     1.373 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_53__0/O
                         net (fo=9, routed)           0.540     1.913    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I1_O)        0.326     2.239 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3273/O
                         net (fo=12, routed)          0.831     3.070    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3273_n_0
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.194 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2578/O
                         net (fo=123, routed)         1.235     4.429    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]_25
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.150     4.579 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4571/O
                         net (fo=1, routed)           1.337     5.916    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4571_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.332     6.248 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4021/O
                         net (fo=1, routed)           0.000     6.248    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2610_1[1]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.888 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3292/O[3]
                         net (fo=2, routed)           0.826     7.714    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3292_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.331     8.045 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2639/O
                         net (fo=2, routed)           0.645     8.690    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2639_n_0
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.332     9.022 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2643/O
                         net (fo=1, routed)           0.000     9.022    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2643_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.554 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2061/CO[3]
                         net (fo=1, routed)           0.000     9.554    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2061_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.777 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2628/O[0]
                         net (fo=2, routed)           0.844    10.621    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2628_n_7
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.293    10.914 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2047/O
                         net (fo=2, routed)           0.469    11.383    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2047_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    11.709 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2051/O
                         net (fo=1, routed)           0.000    11.709    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2051_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.259 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1553/CO[3]
                         net (fo=1, routed)           0.000    12.259    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1553_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.482 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2029/O[0]
                         net (fo=1, routed)           0.908    13.390    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2029_n_7
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    14.233 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1531/O[2]
                         net (fo=2, routed)           0.418    14.652    u_top_vga/u_draw_bg/PCIN__3[26]
    SLICE_X13Y34         LUT2 (Prop_lut2_I0_O)        0.301    14.953 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1534/O
                         net (fo=1, routed)           0.000    14.953    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1534_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.533 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1083/O[2]
                         net (fo=4, routed)           0.960    16.492    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1083_n_5
    SLICE_X11Y36         LUT3 (Prop_lut3_I1_O)        0.327    16.819 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_791/O
                         net (fo=2, routed)           0.594    17.413    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_791_n_0
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.332    17.745 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_795/O
                         net (fo=1, routed)           0.000    17.745    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_795_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.292 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_318/O[2]
                         net (fo=1, routed)           0.480    18.772    u_top_vga/u_draw_bg/rgb_nxt434_out[30]
    SLICE_X8Y35          LUT4 (Prop_lut4_I1_O)        0.302    19.074 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_313/O
                         net (fo=1, routed)           0.708    19.782    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_313_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.906 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_116/O
                         net (fo=1, routed)           0.286    20.192    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_116_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.316 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_42/O
                         net (fo=1, routed)           1.071    21.387    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_42_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124    21.511 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           1.290    22.801    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124    22.925 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.165    23.090    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.214 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    23.214    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X34Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.445    23.450    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X34Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)        0.077    23.931    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.931    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.933ns  (logic 9.298ns (42.392%)  route 12.635ns (57.608%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 23.423 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.539    -0.973    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X36Y71         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/Q
                         net (fo=76, routed)          0.811     0.294    u_top_vga/u_draw_rect/Q[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.931 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.048 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.048    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.165 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0/CO[3]
                         net (fo=1, routed)           0.000     1.165    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.384 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_638/O[0]
                         net (fo=72, routed)          1.330     2.714    u_top_vga/u_draw_player1/rgb_nxt5_0[12]
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.323     3.037 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822/O
                         net (fo=2, routed)           0.553     3.590    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.332     3.922 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826/O
                         net (fo=1, routed)           0.000     3.922    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688/O[2]
                         net (fo=2, routed)           0.800     5.269    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688_n_5
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.331     5.600 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566/O
                         net (fo=2, routed)           0.819     6.419    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.331     6.750 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570/O
                         net (fo=1, routed)           0.000     6.750    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.126 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.345 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558/O[0]
                         net (fo=2, routed)           0.977     8.322    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558_n_7
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.317     8.639 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458/O
                         net (fo=2, routed)           0.490     9.129    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458_n_0
    SLICE_X30Y83         LUT4 (Prop_lut4_I3_O)        0.328     9.457 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462/O
                         net (fo=1, routed)           0.000     9.457    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.990 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     9.990    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.209 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551/O[0]
                         net (fo=1, routed)           0.507    10.715    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551_n_7
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    11.542 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    11.542    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.764 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_473/O[0]
                         net (fo=2, routed)           0.662    12.426    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X28Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560    12.986 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.986    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.208 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=4, routed)           1.179    14.387    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.327    14.714 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0/O
                         net (fo=2, routed)           0.860    15.574    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0_n_0
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.332    15.906 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0/O
                         net (fo=1, routed)           0.000    15.906    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.258 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_262__0/O[3]
                         net (fo=1, routed)           0.817    17.075    u_top_vga/u_draw_player1/rgb_nxt32_out[31]
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.306    17.381 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0/O
                         net (fo=1, routed)           0.402    17.784    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124    17.908 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0/O
                         net (fo=1, routed)           0.581    18.488    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.612 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_22__0/O
                         net (fo=3, routed)           1.415    20.027    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.152    20.179 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.433    20.612    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.348    20.960 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__1/O
                         net (fo=1, routed)           0.000    20.960    u_top_vga/u_draw_player1/D[8]
    SLICE_X35Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.419    23.423    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X35Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.491    23.914    
                         clock uncertainty           -0.087    23.827    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.031    23.858    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         23.858    
                         arrival time                         -20.960    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.932ns  (logic 9.298ns (42.394%)  route 12.634ns (57.606%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 23.423 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.539    -0.973    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X36Y71         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/Q
                         net (fo=76, routed)          0.811     0.294    u_top_vga/u_draw_rect/Q[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.931 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.048 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.048    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.165 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0/CO[3]
                         net (fo=1, routed)           0.000     1.165    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.384 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_638/O[0]
                         net (fo=72, routed)          1.330     2.714    u_top_vga/u_draw_player1/rgb_nxt5_0[12]
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.323     3.037 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822/O
                         net (fo=2, routed)           0.553     3.590    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.332     3.922 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826/O
                         net (fo=1, routed)           0.000     3.922    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688/O[2]
                         net (fo=2, routed)           0.800     5.269    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688_n_5
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.331     5.600 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566/O
                         net (fo=2, routed)           0.819     6.419    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.331     6.750 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570/O
                         net (fo=1, routed)           0.000     6.750    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.126 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.345 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558/O[0]
                         net (fo=2, routed)           0.977     8.322    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558_n_7
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.317     8.639 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458/O
                         net (fo=2, routed)           0.490     9.129    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458_n_0
    SLICE_X30Y83         LUT4 (Prop_lut4_I3_O)        0.328     9.457 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462/O
                         net (fo=1, routed)           0.000     9.457    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.990 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     9.990    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.209 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551/O[0]
                         net (fo=1, routed)           0.507    10.715    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551_n_7
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    11.542 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    11.542    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.764 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_473/O[0]
                         net (fo=2, routed)           0.662    12.426    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X28Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560    12.986 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.986    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.208 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=4, routed)           1.179    14.387    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.327    14.714 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0/O
                         net (fo=2, routed)           0.860    15.574    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0_n_0
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.332    15.906 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0/O
                         net (fo=1, routed)           0.000    15.906    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.258 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_262__0/O[3]
                         net (fo=1, routed)           0.817    17.075    u_top_vga/u_draw_player1/rgb_nxt32_out[31]
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.306    17.381 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0/O
                         net (fo=1, routed)           0.402    17.784    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124    17.908 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0/O
                         net (fo=1, routed)           0.581    18.488    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.612 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_22__0/O
                         net (fo=3, routed)           1.415    20.027    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.152    20.179 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.432    20.611    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.348    20.959 r  u_top_vga/u_draw_rect/vga_out\\.rgb[9]_i_1__1/O
                         net (fo=1, routed)           0.000    20.959    u_top_vga/u_draw_player1/D[9]
    SLICE_X35Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.419    23.423    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X35Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.491    23.914    
                         clock uncertainty           -0.087    23.827    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.032    23.859    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         23.859    
                         arrival time                         -20.959    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.835ns  (logic 9.298ns (42.583%)  route 12.537ns (57.417%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 23.423 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.539    -0.973    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X36Y71         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/Q
                         net (fo=76, routed)          0.811     0.294    u_top_vga/u_draw_rect/Q[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.931 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.048 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.048    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.165 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0/CO[3]
                         net (fo=1, routed)           0.000     1.165    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.384 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_638/O[0]
                         net (fo=72, routed)          1.330     2.714    u_top_vga/u_draw_player1/rgb_nxt5_0[12]
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.323     3.037 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822/O
                         net (fo=2, routed)           0.553     3.590    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.332     3.922 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826/O
                         net (fo=1, routed)           0.000     3.922    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688/O[2]
                         net (fo=2, routed)           0.800     5.269    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688_n_5
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.331     5.600 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566/O
                         net (fo=2, routed)           0.819     6.419    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.331     6.750 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570/O
                         net (fo=1, routed)           0.000     6.750    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.126 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.345 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558/O[0]
                         net (fo=2, routed)           0.977     8.322    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558_n_7
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.317     8.639 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458/O
                         net (fo=2, routed)           0.490     9.129    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458_n_0
    SLICE_X30Y83         LUT4 (Prop_lut4_I3_O)        0.328     9.457 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462/O
                         net (fo=1, routed)           0.000     9.457    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.990 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     9.990    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.209 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551/O[0]
                         net (fo=1, routed)           0.507    10.715    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551_n_7
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    11.542 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    11.542    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.764 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_473/O[0]
                         net (fo=2, routed)           0.662    12.426    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X28Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560    12.986 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.986    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.208 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=4, routed)           1.179    14.387    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.327    14.714 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0/O
                         net (fo=2, routed)           0.860    15.574    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0_n_0
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.332    15.906 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0/O
                         net (fo=1, routed)           0.000    15.906    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.258 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_262__0/O[3]
                         net (fo=1, routed)           0.817    17.075    u_top_vga/u_draw_player1/rgb_nxt32_out[31]
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.306    17.381 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0/O
                         net (fo=1, routed)           0.402    17.784    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124    17.908 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0/O
                         net (fo=1, routed)           0.581    18.488    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.612 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_22__0/O
                         net (fo=3, routed)           1.415    20.027    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.152    20.179 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.335    20.514    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_1
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.348    20.862 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__1/O
                         net (fo=1, routed)           0.000    20.862    u_top_vga/u_draw_player1/D[10]
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.419    23.423    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.491    23.914    
                         clock uncertainty           -0.087    23.827    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.077    23.904    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -20.862    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.832ns  (logic 9.298ns (42.588%)  route 12.534ns (57.412%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 23.423 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.539    -0.973    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X36Y71         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[0]/Q
                         net (fo=76, routed)          0.811     0.294    u_top_vga/u_draw_rect/Q[0]
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.931 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_618_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.048 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.048    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.165 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0/CO[3]
                         net (fo=1, routed)           0.000     1.165    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_702__0_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.384 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_638/O[0]
                         net (fo=72, routed)          1.330     2.714    u_top_vga/u_draw_player1/rgb_nxt5_0[12]
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.323     3.037 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822/O
                         net (fo=2, routed)           0.553     3.590    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_822_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.332     3.922 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826/O
                         net (fo=1, routed)           0.000     3.922    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_826_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688/O[2]
                         net (fo=2, routed)           0.800     5.269    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_688_n_5
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.331     5.600 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566/O
                         net (fo=2, routed)           0.819     6.419    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_566_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.331     6.750 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570/O
                         net (fo=1, routed)           0.000     6.750    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_570_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.126 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_465_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.345 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558/O[0]
                         net (fo=2, routed)           0.977     8.322    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_558_n_7
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.317     8.639 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458/O
                         net (fo=2, routed)           0.490     9.129    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_458_n_0
    SLICE_X30Y83         LUT4 (Prop_lut4_I3_O)        0.328     9.457 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462/O
                         net (fo=1, routed)           0.000     9.457    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_462_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.990 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     9.990    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_380_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.209 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551/O[0]
                         net (fo=1, routed)           0.507    10.715    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_551_n_7
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    11.542 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    11.542    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_450_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.764 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_473/O[0]
                         net (fo=2, routed)           0.662    12.426    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X28Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560    12.986 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.986    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_402_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.208 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=4, routed)           1.179    14.387    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.327    14.714 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0/O
                         net (fo=2, routed)           0.860    15.574    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_337__0_n_0
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.332    15.906 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0/O
                         net (fo=1, routed)           0.000    15.906    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_341__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.258 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_262__0/O[3]
                         net (fo=1, routed)           0.817    17.075    u_top_vga/u_draw_player1/rgb_nxt32_out[31]
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.306    17.381 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0/O
                         net (fo=1, routed)           0.402    17.784    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_149__0_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124    17.908 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0/O
                         net (fo=1, routed)           0.581    18.488    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_59__0_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.612 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_22__0/O
                         net (fo=3, routed)           1.415    20.027    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.152    20.179 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.332    20.511    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_1
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.348    20.859 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_1__3/O
                         net (fo=1, routed)           0.000    20.859    u_top_vga/u_draw_player1/D[11]
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.419    23.423    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.491    23.914    
                         clock uncertainty           -0.087    23.827    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.081    23.908    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.908    
                         arrival time                         -20.859    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.716ns  (logic 8.970ns (41.306%)  route 12.746ns (58.694%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X31Y75         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/Q
                         net (fo=75, routed)          0.802     0.279    u_top_vga/u_draw_player1/Q[0]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.935 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.248 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_646/O[3]
                         net (fo=71, routed)          2.238     3.487    u_top_vga/u_draw_player2/rgb_nxt5[6]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.334     3.821 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927/O
                         net (fo=1, routed)           0.991     4.812    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.326     5.138 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1/O
                         net (fo=1, routed)           0.000     5.138    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.562 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636/O[1]
                         net (fo=1, routed)           0.644     6.206    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636_n_6
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.303     6.509 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536/O
                         net (fo=1, routed)           0.000     6.509    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.059 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.393 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[1]
                         net (fo=2, routed)           0.903     8.296    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_6
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.303     8.599 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.612     9.211    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.335 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354/O
                         net (fo=1, routed)           0.000     9.335    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.733 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239/CO[3]
                         net (fo=1, routed)           0.000     9.733    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.955 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347/O[0]
                         net (fo=1, routed)           0.587    10.542    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347_n_7
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    11.373 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    11.373    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.595 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_366/O[0]
                         net (fo=2, routed)           0.572    12.166    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.465 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    12.465    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.841 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305/CO[3]
                         net (fo=1, routed)           0.000    12.841    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.164 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_251/O[1]
                         net (fo=4, routed)           1.210    14.374    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.306    14.680 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143/O
                         net (fo=2, routed)           0.582    15.262    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124    15.386 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1/O
                         net (fo=1, routed)           0.000    15.386    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.762 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.762    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.981 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141/O[0]
                         net (fo=1, routed)           0.464    16.446    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141_n_7
    SLICE_X9Y74          LUT4 (Prop_lut4_I3_O)        0.295    16.741 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0/O
                         net (fo=1, routed)           0.263    17.004    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.124    17.128 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1/O
                         net (fo=1, routed)           0.293    17.420    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    17.544 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2/O
                         net (fo=1, routed)           0.433    17.977    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.101 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_15__1/O
                         net (fo=1, routed)           1.335    19.437    u_top_vga/u_draw_player_ctl/vga_out\\.rgb_reg[7]_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.152    19.589 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2/O
                         net (fo=12, routed)          0.817    20.405    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.332    20.737 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_1__3/O
                         net (fo=1, routed)           0.000    20.737    u_top_vga/u_draw_player2/D[7]
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.430    23.434    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.562    23.996    
                         clock uncertainty           -0.087    23.909    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.031    23.940    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.940    
                         arrival time                         -20.737    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 8.970ns (41.314%)  route 12.742ns (58.686%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X31Y75         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/Q
                         net (fo=75, routed)          0.802     0.279    u_top_vga/u_draw_player1/Q[0]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.935 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.248 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_646/O[3]
                         net (fo=71, routed)          2.238     3.487    u_top_vga/u_draw_player2/rgb_nxt5[6]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.334     3.821 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927/O
                         net (fo=1, routed)           0.991     4.812    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.326     5.138 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1/O
                         net (fo=1, routed)           0.000     5.138    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.562 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636/O[1]
                         net (fo=1, routed)           0.644     6.206    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636_n_6
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.303     6.509 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536/O
                         net (fo=1, routed)           0.000     6.509    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.059 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.393 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[1]
                         net (fo=2, routed)           0.903     8.296    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_6
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.303     8.599 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.612     9.211    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.335 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354/O
                         net (fo=1, routed)           0.000     9.335    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.733 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239/CO[3]
                         net (fo=1, routed)           0.000     9.733    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.955 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347/O[0]
                         net (fo=1, routed)           0.587    10.542    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347_n_7
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    11.373 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    11.373    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.595 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_366/O[0]
                         net (fo=2, routed)           0.572    12.166    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.465 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    12.465    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.841 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305/CO[3]
                         net (fo=1, routed)           0.000    12.841    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.164 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_251/O[1]
                         net (fo=4, routed)           1.210    14.374    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.306    14.680 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143/O
                         net (fo=2, routed)           0.582    15.262    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124    15.386 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1/O
                         net (fo=1, routed)           0.000    15.386    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.762 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.762    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.981 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141/O[0]
                         net (fo=1, routed)           0.464    16.446    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141_n_7
    SLICE_X9Y74          LUT4 (Prop_lut4_I3_O)        0.295    16.741 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0/O
                         net (fo=1, routed)           0.263    17.004    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.124    17.128 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1/O
                         net (fo=1, routed)           0.293    17.420    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    17.544 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2/O
                         net (fo=1, routed)           0.433    17.977    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.101 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_15__1/O
                         net (fo=1, routed)           1.335    19.437    u_top_vga/u_draw_player_ctl/vga_out\\.rgb_reg[7]_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.152    19.589 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2/O
                         net (fo=12, routed)          0.813    20.401    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.332    20.733 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[6]_i_1__1/O
                         net (fo=1, routed)           0.000    20.733    u_top_vga/u_draw_player2/D[6]
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.430    23.434    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]/C
                         clock pessimism              0.562    23.996    
                         clock uncertainty           -0.087    23.909    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.029    23.938    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         23.938    
                         arrival time                         -20.733    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.624ns  (logic 8.970ns (41.482%)  route 12.654ns (58.518%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 23.433 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X31Y75         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/Q
                         net (fo=75, routed)          0.802     0.279    u_top_vga/u_draw_player1/Q[0]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.935 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.248 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_646/O[3]
                         net (fo=71, routed)          2.238     3.487    u_top_vga/u_draw_player2/rgb_nxt5[6]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.334     3.821 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927/O
                         net (fo=1, routed)           0.991     4.812    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.326     5.138 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1/O
                         net (fo=1, routed)           0.000     5.138    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.562 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636/O[1]
                         net (fo=1, routed)           0.644     6.206    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636_n_6
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.303     6.509 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536/O
                         net (fo=1, routed)           0.000     6.509    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.059 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.393 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[1]
                         net (fo=2, routed)           0.903     8.296    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_6
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.303     8.599 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.612     9.211    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.335 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354/O
                         net (fo=1, routed)           0.000     9.335    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.733 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239/CO[3]
                         net (fo=1, routed)           0.000     9.733    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.955 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347/O[0]
                         net (fo=1, routed)           0.587    10.542    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347_n_7
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    11.373 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    11.373    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.595 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_366/O[0]
                         net (fo=2, routed)           0.572    12.166    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.465 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    12.465    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.841 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305/CO[3]
                         net (fo=1, routed)           0.000    12.841    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.164 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_251/O[1]
                         net (fo=4, routed)           1.210    14.374    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.306    14.680 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143/O
                         net (fo=2, routed)           0.582    15.262    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124    15.386 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1/O
                         net (fo=1, routed)           0.000    15.386    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.762 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.762    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.981 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141/O[0]
                         net (fo=1, routed)           0.464    16.446    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141_n_7
    SLICE_X9Y74          LUT4 (Prop_lut4_I3_O)        0.295    16.741 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0/O
                         net (fo=1, routed)           0.263    17.004    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.124    17.128 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1/O
                         net (fo=1, routed)           0.293    17.420    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    17.544 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2/O
                         net (fo=1, routed)           0.433    17.977    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.101 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_15__1/O
                         net (fo=1, routed)           1.335    19.437    u_top_vga/u_draw_player_ctl/vga_out\\.rgb_reg[7]_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.152    19.589 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2/O
                         net (fo=12, routed)          0.724    20.313    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.332    20.645 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[2]_i_1__1/O
                         net (fo=1, routed)           0.000    20.645    u_top_vga/u_draw_player2/D[2]
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.429    23.433    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.562    23.995    
                         clock uncertainty           -0.087    23.908    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)        0.029    23.937    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         23.937    
                         arrival time                         -20.645    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.621ns  (logic 8.970ns (41.488%)  route 12.651ns (58.512%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 23.433 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X31Y75         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/Q
                         net (fo=75, routed)          0.802     0.279    u_top_vga/u_draw_player1/Q[0]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.935 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.248 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_646/O[3]
                         net (fo=71, routed)          2.238     3.487    u_top_vga/u_draw_player2/rgb_nxt5[6]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.334     3.821 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927/O
                         net (fo=1, routed)           0.991     4.812    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_927_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.326     5.138 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1/O
                         net (fo=1, routed)           0.000     5.138    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_789__1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.562 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636/O[1]
                         net (fo=1, routed)           0.644     6.206    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_636_n_6
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.303     6.509 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536/O
                         net (fo=1, routed)           0.000     6.509    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_536_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.059 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_441_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.393 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[1]
                         net (fo=2, routed)           0.903     8.296    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_6
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.303     8.599 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.612     9.211    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.335 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354/O
                         net (fo=1, routed)           0.000     9.335    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_354_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.733 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239/CO[3]
                         net (fo=1, routed)           0.000     9.733    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_239_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.955 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347/O[0]
                         net (fo=1, routed)           0.587    10.542    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_347_n_7
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    11.373 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    11.373    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_234_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.595 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_366/O[0]
                         net (fo=2, routed)           0.572    12.166    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.465 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    12.465    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.841 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305/CO[3]
                         net (fo=1, routed)           0.000    12.841    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_305_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.164 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_251/O[1]
                         net (fo=4, routed)           1.210    14.374    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.306    14.680 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143/O
                         net (fo=2, routed)           0.582    15.262    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_143_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124    15.386 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1/O
                         net (fo=1, routed)           0.000    15.386    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_147__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.762 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.762    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_47_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.981 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141/O[0]
                         net (fo=1, routed)           0.464    16.446    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_141_n_7
    SLICE_X9Y74          LUT4 (Prop_lut4_I3_O)        0.295    16.741 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0/O
                         net (fo=1, routed)           0.263    17.004    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_291__0_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.124    17.128 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1/O
                         net (fo=1, routed)           0.293    17.420    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_139__1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    17.544 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2/O
                         net (fo=1, routed)           0.433    17.977    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_44__2_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.101 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_15__1/O
                         net (fo=1, routed)           1.335    19.437    u_top_vga/u_draw_player_ctl/vga_out\\.rgb_reg[7]_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.152    19.589 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2/O
                         net (fo=12, routed)          0.721    20.310    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__2_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.332    20.642 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[4]_i_1__1/O
                         net (fo=1, routed)           0.000    20.642    u_top_vga/u_draw_player2/D[4]
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.429    23.433    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    23.995    
                         clock uncertainty           -0.087    23.908    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)        0.031    23.939    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.939    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.699%)  route 0.263ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.561    -0.620    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X40Y54         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/Q
                         net (fo=8, routed)           0.263    -0.229    u_top_vga/u_draw_rect/vga_tim\\.vsync
    SLICE_X34Y54         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.828    -0.861    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X34Y54         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.296    u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.346%)  route 0.282ns (66.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.553    -0.628    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X39Y69         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=27, routed)          0.282    -0.205    u_top_vga/u_draw_player1/vga_out\\.hcount_reg[10]_0[2]
    SLICE_X28Y69         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.821    -0.869    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X28Y69         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.hcount_reg[2]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.070    -0.295    u_top_vga/u_draw_player1/vga_out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.390%)  route 0.299ns (61.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.555    -0.626    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/Q
                         net (fo=4, routed)           0.299    -0.187    u_top_vga/u_draw_buttons/vga_buttons\\.rgb[11]
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.142 r  u_top_vga/u_draw_buttons/vga_out\\.rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_2[9]
    SLICE_X35Y71         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.817    -0.873    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X35Y71         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.092    -0.277    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.485%)  route 0.337ns (70.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.552    -0.629    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]/Q
                         net (fo=16, routed)          0.337    -0.151    u_top_vga/u_draw_player1/vga_out\\.vcount_reg[10]_0[3]
    SLICE_X31Y71         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.817    -0.872    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X31Y71         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.066    -0.302    u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.272%)  route 0.358ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X29Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]/Q
                         net (fo=16, routed)          0.358    -0.121    u_top_vga/u_draw_bg/B[0]
    SLICE_X40Y57         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.830    -0.860    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X40Y57         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.070    -0.286    u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X33Y52         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/Q
                         net (fo=2, routed)           0.179    -0.299    u_top_vga/u_draw_rect/vga_tim\\.hsync
    SLICE_X34Y54         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.828    -0.861    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X34Y54         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.275    -0.586    
    SLICE_X34Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.469    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.600%)  route 0.370ns (72.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.630    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X36Y72         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[9]/Q
                         net (fo=15, routed)          0.370    -0.119    u_top_vga/u_draw_player1/vga_out\\.vcount_reg[10]_0[9]
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.814    -0.875    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[9]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.070    -0.301    u_top_vga/u_draw_player1/vga_out\\.vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.553    -0.628    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X41Y69         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/Q
                         net (fo=2, routed)           0.121    -0.366    u_top_vga/u_draw_buttons/D[8]
    SLICE_X41Y69         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.821    -0.869    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X41Y69         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.072    -0.556    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y14     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y54     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.741%)  route 2.142ns (75.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 23.424 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    19.023    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    19.479 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           1.265    20.744    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124    20.868 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=1, routed)           0.877    21.745    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.869 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    21.869    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X43Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    23.424    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    23.822    
                         clock uncertainty           -0.207    23.615    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.029    23.644    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.644    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.824ns  (logic 0.704ns (24.932%)  route 2.120ns (75.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 23.424 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    19.023    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    19.479 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           1.274    20.753    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.877 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.846    21.723    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.847 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    21.847    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    23.424    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    23.822    
                         clock uncertainty           -0.207    23.615    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.029    23.644    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.644    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.258ns  (logic 0.580ns (25.685%)  route 1.678ns (74.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 23.424 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    19.023    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    19.479 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           1.678    21.157    u_top_vga/u_mouse_ctl/left
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    21.281 r  u_top_vga/u_mouse_ctl/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000    21.281    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    23.424    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    23.822    
                         clock uncertainty           -0.207    23.615    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.031    23.646    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                         -21.281    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.022ns  (logic 0.456ns (22.557%)  route 1.566ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 23.426 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    19.023    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    19.479 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           1.566    21.045    u_top_vga/u_mouse_to_gpio/left
    SLICE_X43Y76         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.422    23.426    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X43Y76         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/C
                         clock pessimism              0.398    23.824    
                         clock uncertainty           -0.207    23.617    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)       -0.067    23.550    u_top_vga/u_mouse_to_gpio/gpio_left_output_reg
  -------------------------------------------------------------------
                         required time                         23.550    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.033%)  route 1.366ns (74.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 23.428 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    19.023    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    19.479 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.366    20.845    u_top_vga/u_mouse_to_gpio/right
    SLICE_X44Y77         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.424    23.428    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X44Y77         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/C
                         clock pessimism              0.398    23.826    
                         clock uncertainty           -0.207    23.619    
    SLICE_X44Y77         FDCE (Setup_fdce_C_D)       -0.067    23.552    u_top_vga/u_mouse_to_gpio/gpio_right_output_reg
  -------------------------------------------------------------------
                         required time                         23.552    
                         arrival time                         -20.845    
  -------------------------------------------------------------------
                         slack                                  2.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.590%)  route 0.661ns (82.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.661     0.169    u_top_vga/u_mouse_to_gpio/right
    SLICE_X44Y77         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.818    -0.871    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X44Y77         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.207    -0.109    
    SLICE_X44Y77         FDCE (Hold_fdce_C_D)         0.070    -0.039    u_top_vga/u_mouse_to_gpio/gpio_right_output_reg
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.663%)  route 0.635ns (73.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.356    -0.135    u_top_vga/u_draw_player_ctl/right
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.090 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.280     0.189    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.234 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.234    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.815    -0.875    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.207    -0.113    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.091    -0.022    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.996%)  route 0.700ns (79.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.700     0.209    u_top_vga/u_draw_player_ctl/right
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X43Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.815    -0.875    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.207    -0.113    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.091    -0.022    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.485%)  route 0.722ns (79.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.722     0.231    u_top_vga/u_mouse_ctl/right
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.276 r  u_top_vga/u_mouse_ctl/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     0.276    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.815    -0.875    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.207    -0.113    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.021    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.679%)  route 0.820ns (85.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.820     0.328    u_top_vga/u_mouse_to_gpio/left
    SLICE_X43Y76         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.874    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X43Y76         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.207    -0.112    
    SLICE_X43Y76         FDCE (Hold_fdce_C_D)         0.070    -0.042    u_top_vga/u_mouse_to_gpio/gpio_left_output_reg
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.370    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 2.655ns (31.354%)  route 5.813ns (68.646%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.051     5.631    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.755 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     5.755    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.395 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.970     7.365    u_top_vga/u_draw_player_ctl/in36[11]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.671 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_1/O
                         net (fo=1, routed)           0.797     8.468    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[11]
    SLICE_X46Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 2.591ns (32.101%)  route 5.481ns (67.899%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.051     5.631    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.755 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     5.755    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.335 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[2]
                         net (fo=1, routed)           1.097     7.431    u_top_vga/u_draw_player_ctl/in36[10]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.302     7.733 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.339     8.072    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X42Y77         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 2.255ns (28.568%)  route 5.639ns (71.432%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.052     5.632    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.756 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=1, routed)           0.000     5.756    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.003 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.793     6.796    u_top_vga/u_draw_player_ctl/in36[8]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.299     7.095 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.799     7.894    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X46Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 2.436ns (31.273%)  route 5.354ns (68.727%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.052     5.632    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.756 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=1, routed)           0.000     5.756    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.180 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.633     6.813    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.303     7.116 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.674     7.790    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.345ns  (logic 2.726ns (37.114%)  route 4.619ns (62.886%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.235     4.815    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.939 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     4.939    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.337 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.650 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.808     6.457    u_top_vga/u_draw_player_ctl/in36[7]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.306     6.763 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_1/O
                         net (fo=1, routed)           0.582     7.345    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[7]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 2.628ns (36.321%)  route 4.608ns (63.679%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.235     4.815    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.939 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     4.939    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.337 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.559 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.793     6.352    u_top_vga/u_draw_player_ctl/in36[4]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.299     6.651 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]_i_1/O
                         net (fo=1, routed)           0.585     7.236    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[4]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 2.744ns (38.963%)  route 4.299ns (61.037%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.235     4.815    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.939 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     4.939    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.337 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.671 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.649     6.320    u_top_vga/u_draw_player_ctl/in36[5]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.303     6.623 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]_i_1/O
                         net (fo=1, routed)           0.420     7.043    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[5]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 2.648ns (37.740%)  route 4.369ns (62.260%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.235     4.815    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.939 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     4.939    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.337 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.541     6.117    u_top_vga/u_draw_player_ctl/in36[6]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.302     6.419 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]_i_1/O
                         net (fo=1, routed)           0.598     7.017    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[6]
    SLICE_X46Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 2.367ns (36.719%)  route 4.080ns (63.281%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.235     4.815    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.939 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     4.939    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.850     6.141    u_top_vga/u_draw_player_ctl/in36[3]
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.306     6.447 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.447    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[3]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 2.558ns (39.951%)  route 3.845ns (60.049%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           1.995     3.456    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.959     4.539    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.663 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.663    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.210 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.891     6.101    u_top_vga/u_draw_player_ctl/in36[2]
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.302     6.403 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.403    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA3
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 0.441ns (23.058%)  route 1.473ns (76.942%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA3 (IN)
                         net (fo=0)                   0.000     0.000    JA3
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA3_IBUF_inst/O
                         net (fo=5, routed)           1.241     1.462    u_top_vga/u_draw_player_ctl/JA3_IBUF
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.507 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.507    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.577 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/O[0]
                         net (fo=1, routed)           0.232     1.809    u_top_vga/u_draw_player_ctl/in35[0]
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105     1.914 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[0]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA3
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 0.542ns (28.246%)  route 1.378ns (71.754%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA3 (IN)
                         net (fo=0)                   0.000     0.000    JA3
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA3_IBUF_inst/O
                         net (fo=5, routed)           1.241     1.462    u_top_vga/u_draw_player_ctl/JA3_IBUF
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.507 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.507    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.672 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.137     1.809    u_top_vga/u_draw_player_ctl/in35[3]
    SLICE_X46Y74         LUT6 (Prop_lut6_I2_O)        0.111     1.920 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.920    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[3]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA3
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 0.519ns (26.166%)  route 1.466ns (73.834%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA3 (IN)
                         net (fo=0)                   0.000     0.000    JA3
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA3_IBUF_inst/O
                         net (fo=5, routed)           1.241     1.462    u_top_vga/u_draw_player_ctl/JA3_IBUF
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.507 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.507    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.652 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.225     1.877    u_top_vga/u_draw_player_ctl/in35[2]
    SLICE_X46Y74         LUT6 (Prop_lut6_I2_O)        0.108     1.985 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.985    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 0.491ns (24.525%)  route 1.512ns (75.475%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.142    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.187 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.290     1.477    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.522 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.522    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.587 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.309     1.896    u_top_vga/u_draw_player_ctl/in36[1]
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.107     2.003 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[1]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 0.560ns (27.305%)  route 1.492ns (72.695%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.142    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.187 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.213     1.400    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.513 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.578 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.183     1.761    u_top_vga/u_draw_player_ctl/in36[6]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.108     1.869 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]_i_1/O
                         net (fo=1, routed)           0.183     2.052    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[6]
    SLICE_X46Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 0.585ns (28.522%)  route 1.467ns (71.478%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.142    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.187 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.213     1.400    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.513 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.604 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.205     1.809    u_top_vga/u_draw_player_ctl/in36[5]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.107     1.916 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]_i_1/O
                         net (fo=1, routed)           0.136     2.052    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[5]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 0.548ns (25.790%)  route 1.578ns (74.210%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.142    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.187 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.213     1.400    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.513 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.567 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.267     1.833    u_top_vga/u_draw_player_ctl/in36[4]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.107     1.940 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]_i_1/O
                         net (fo=1, routed)           0.185     2.126    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[4]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 0.624ns (29.199%)  route 1.514ns (70.801%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.142    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.187 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.213     1.400    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.513 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.552 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.552    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.643 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.207     1.850    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.107     1.957 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.181     2.138    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 0.587ns (27.108%)  route 1.579ns (72.892%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.142    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.187 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.213     1.400    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.513 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.603 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.271     1.873    u_top_vga/u_draw_player_ctl/in36[7]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.110     1.983 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_1/O
                         net (fo=1, routed)           0.183     2.166    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[7]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA3
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 0.625ns (28.621%)  route 1.560ns (71.379%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA3 (IN)
                         net (fo=0)                   0.000     0.000    JA3
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA3_IBUF_inst/O
                         net (fo=5, routed)           1.241     1.462    u_top_vga/u_draw_player_ctl/JA3_IBUF
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.507 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.507    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_8_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.652 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.652    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.692 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.692    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_3_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.758 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.204     1.962    u_top_vga/u_draw_player_ctl/in35[10]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.108     2.070 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.116     2.185    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X42Y77         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 3.978ns (48.395%)  route 4.242ns (51.605%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.242     3.734    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.256 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.256    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 3.975ns (49.655%)  route 4.030ns (50.345%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.030     3.522    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.040 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.040    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 1.777ns (32.988%)  route 3.610ns (67.012%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.833     0.313    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.437 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.984     1.421    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.545 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.545    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.078 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.087    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.326 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.821     3.146    u_top_vga/u_draw_player_ctl/in33[6]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.301     3.447 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]_i_1/O
                         net (fo=1, routed)           0.963     4.410    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[6]
    SLICE_X37Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.373ns  (logic 1.654ns (30.784%)  route 3.719ns (69.216%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.833     0.313    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.437 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.669     2.105    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.229 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     2.229    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.872 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.595     3.467    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X42Y77         LUT6 (Prop_lut6_I5_O)        0.307     3.774 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.622     4.396    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X36Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.333ns  (logic 1.859ns (34.857%)  route 3.474ns (65.143%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.833     0.313    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.437 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.984     1.421    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.545 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.545    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.078 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.087    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.402 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.011     3.413    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.307     3.720 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.636     4.356    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X41Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.199ns  (logic 1.713ns (32.948%)  route 3.486ns (67.052%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.833     0.313    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.437 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.432     1.868    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124     1.992 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     1.992    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.372 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.695 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.671     3.366    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.306     3.672 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.550     4.222    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.633ns (32.032%)  route 3.465ns (67.968%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.801     1.280    u_top_vga/u_draw_player_ctl/right
    SLICE_X41Y75         LUT6 (Prop_lut6_I4_O)        0.124     1.404 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.404    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.936 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.867     3.025    u_top_vga/u_draw_player_ctl/in32[4]
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299     3.324 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.797     4.121    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X41Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.083ns  (logic 1.598ns (31.438%)  route 3.485ns (68.562%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.833     0.313    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.437 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.432     1.868    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124     1.992 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     1.992    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.372 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.591 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.594     3.185    u_top_vga/u_draw_player_ctl/in33[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.295     3.480 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.626     4.106    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X36Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 1.749ns (35.431%)  route 3.187ns (64.569%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.801     1.280    u_top_vga/u_draw_player_ctl/right
    SLICE_X41Y75         LUT6 (Prop_lut6_I4_O)        0.124     1.404 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.404    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.936 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.644     2.914    u_top_vga/u_draw_player_ctl/in32[5]
    SLICE_X40Y76         LUT6 (Prop_lut6_I4_O)        0.303     3.217 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]_i_1/O
                         net (fo=1, routed)           0.742     3.959    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[5]
    SLICE_X40Y77         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.583ns (32.822%)  route 3.240ns (67.178%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.535    -0.977    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.833     0.313    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.437 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.669     2.105    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.229 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     2.229    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.807 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.407     3.214    u_top_vga/u_draw_player_ctl/in33[10]
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.301     3.515 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.331     3.846    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.426ns (39.204%)  route 0.661ns (60.796%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.074 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.153     0.227    u_top_vga/u_draw_player_ctl/in33[3]
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.111     0.338 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     0.454    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[3]
    SLICE_X41Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.112ns  (logic 0.423ns (38.049%)  route 0.689ns (61.951%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.174     0.028    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.157 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.098     0.255    u_top_vga/u_draw_player_ctl/in33[1]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.108     0.363 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.479    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[1]
    SLICE_X41Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.458ns (39.947%)  route 0.689ns (60.053%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.174     0.028    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.192 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.098     0.290    u_top_vga/u_draw_player_ctl/in33[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.108     0.398 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.514    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[2]
    SLICE_X41Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.172ns  (logic 0.519ns (44.269%)  route 0.653ns (55.731%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.113 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.179 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.142     0.321    u_top_vga/u_draw_player_ctl/in33[10]
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.108     0.429 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.111     0.540    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.246ns  (logic 0.463ns (37.153%)  route 0.783ns (62.847%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.126 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.107     0.234    u_top_vga/u_draw_player_ctl/in33[4]
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.105     0.339 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.275     0.614    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X41Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.308ns  (logic 0.503ns (38.456%)  route 0.805ns (61.544%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.163 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.147     0.310    u_top_vga/u_draw_player_ctl/in33[5]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.108     0.418 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]_i_1/O
                         net (fo=1, routed)           0.257     0.676    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[5]
    SLICE_X40Y77         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.311ns  (logic 0.503ns (38.354%)  route 0.808ns (61.646%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.113 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.166 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.198     0.364    u_top_vga/u_draw_player_ctl/in33[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.105     0.469 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.210     0.679    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X36Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.333ns  (logic 0.543ns (40.721%)  route 0.790ns (59.279%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.113 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.203 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.197     0.401    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.108     0.509 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.193     0.701    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.359ns  (logic 0.548ns (40.317%)  route 0.811ns (59.683%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.113 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.113    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     0.205 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.199     0.404    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X42Y77         LUT6 (Prop_lut6_I5_O)        0.111     0.515 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.212     0.727    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X36Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 0.508ns (35.010%)  route 0.943ns (64.990%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.549    -0.632    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y74         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=6, routed)           0.300    -0.191    u_top_vga/u_draw_player_ctl/left
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.091    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.064 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     0.073    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     0.165 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.330     0.496    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.111     0.607 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.212     0.819    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X41Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 1.898ns (22.427%)  route 6.565ns (77.573%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.535    -0.977    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/Q
                         net (fo=6, routed)           1.302     0.781    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[8]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     0.905 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11/O
                         net (fo=1, routed)           0.433     1.338    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     1.462 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           1.012     2.474    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.051     4.649    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.773 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     4.773    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.413 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.970     6.383    u_top_vga/u_draw_player_ctl/in36[11]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.306     6.689 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_1/O
                         net (fo=1, routed)           0.797     7.486    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[11]
    SLICE_X46Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.067ns  (logic 1.834ns (22.736%)  route 6.233ns (77.264%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.535    -0.977    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/Q
                         net (fo=6, routed)           1.302     0.781    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[8]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     0.905 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11/O
                         net (fo=1, routed)           0.433     1.338    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     1.462 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           1.012     2.474    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.051     4.649    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.773 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     4.773    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_8_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.353 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[2]
                         net (fo=1, routed)           1.097     6.449    u_top_vga/u_draw_player_ctl/in36[10]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.302     6.751 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.339     7.090    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X42Y77         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 2.025ns (25.362%)  route 5.959ns (74.638%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/Q
                         net (fo=35, routed)          1.552     1.029    u_top_vga/u_draw_player_ctl/Q[6]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.153 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.678     1.831    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.953     2.908    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.984     4.016    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.140 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     4.140    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.673 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.682    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.921 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.821     5.742    u_top_vga/u_draw_player_ctl/in33[6]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.301     6.043 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]_i_1/O
                         net (fo=1, routed)           0.963     7.006    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[6]
    SLICE_X37Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 1.902ns (23.863%)  route 6.068ns (76.137%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/Q
                         net (fo=35, routed)          1.552     1.029    u_top_vga/u_draw_player_ctl/Q[6]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.153 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.678     1.831    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.953     2.908    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.669     4.701    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.825 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     4.825    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.468 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.595     6.063    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X42Y77         LUT6 (Prop_lut6_I5_O)        0.307     6.370 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.622     6.992    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X36Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 2.107ns (26.567%)  route 5.824ns (73.433%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/Q
                         net (fo=35, routed)          1.552     1.029    u_top_vga/u_draw_player_ctl/Q[6]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.153 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.678     1.831    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.953     2.908    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.984     4.016    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.140 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     4.140    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.673 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.682    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.997 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.011     6.009    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.307     6.316 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.636     6.952    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X41Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 1.498ns (18.989%)  route 6.391ns (81.011%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.535    -0.977    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/Q
                         net (fo=6, routed)           1.302     0.781    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[8]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     0.905 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11/O
                         net (fo=1, routed)           0.433     1.338    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     1.462 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           1.012     2.474    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.052     4.650    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.774 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=1, routed)           0.000     4.774    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.021 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.793     5.813    u_top_vga/u_draw_player_ctl/in36[8]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.299     6.112 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.799     6.912    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X46Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 2.235ns (28.652%)  route 5.565ns (71.348%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.536    -0.976    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X39Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/Q
                         net (fo=34, routed)          1.295     0.775    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X39Y74         LUT5 (Prop_lut5_I3_O)        0.152     0.927 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_11/O
                         net (fo=2, routed)           0.971     1.898    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_11_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I2_O)        0.326     2.224 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           0.680     2.904    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_9/O
                         net (fo=1, routed)           0.956     3.983    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_9_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.124     4.107 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.107    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.639 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.639    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.861 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.867     5.728    u_top_vga/u_draw_player_ctl/in32[4]
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299     6.027 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.797     6.825    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X41Y75         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 1.961ns (25.152%)  route 5.836ns (74.848%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.533    -0.979    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.523 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/Q
                         net (fo=35, routed)          1.552     1.029    u_top_vga/u_draw_player_ctl/Q[6]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.153 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.678     1.831    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_12_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.953     2.908    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.432     4.464    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.588 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     4.588    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.968 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.968    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.671     5.962    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.306     6.268 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.550     6.818    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 1.679ns (21.568%)  route 6.106ns (78.432%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.535    -0.977    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/Q
                         net (fo=6, routed)           1.302     0.781    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[8]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     0.905 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11/O
                         net (fo=1, routed)           0.433     1.338    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_11_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     1.462 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           1.012     2.474    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          2.052     4.650    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.774 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=1, routed)           0.000     4.774    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.198 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.633     5.830    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.303     6.133 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.674     6.808    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.868ns  (logic 0.467ns (53.802%)  route 0.401ns (46.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.421    -1.575    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.208 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/Q
                         net (fo=10, routed)          0.401    -0.807    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[2]
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.100    -0.707 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.707    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.467ns (50.984%)  route 0.449ns (49.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    -1.576    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.449    -0.760    u_top_vga/u_draw_player_ctl/state__0[1]
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.100    -0.660 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.660    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[1]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.947ns  (logic 0.467ns (49.329%)  route 0.480ns (50.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    -1.576    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.209 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=61, routed)          0.480    -0.729    u_top_vga/u_draw_player_ctl/state__0[0]
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.100    -0.629 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.629    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[0]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.123ns  (logic 0.467ns (41.568%)  route 0.656ns (58.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    -1.576    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/Q
                         net (fo=60, routed)          0.656    -0.552    u_top_vga/u_draw_player_ctl/state__0[2]
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.100    -0.452 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[3]
    SLICE_X46Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.169ns  (logic 0.518ns (44.311%)  route 0.651ns (55.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.422    -1.574    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X42Y76         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.418    -1.156 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/Q
                         net (fo=5, routed)           0.364    -0.791    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[10]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.100    -0.691 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.287    -0.405    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X42Y77         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.211ns  (logic 0.467ns (38.573%)  route 0.744ns (61.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    -1.576    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X40Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/Q
                         net (fo=33, routed)          0.427    -0.782    u_top_vga/u_draw_player_ctl/Q[3]
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.100    -0.682 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_1/O
                         net (fo=1, routed)           0.317    -0.365    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[3]
    SLICE_X41Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.266ns  (logic 0.467ns (36.887%)  route 0.799ns (63.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.425    -1.571    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X41Y78         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=26, routed)          0.344    -0.859    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.100    -0.759 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.455    -0.305    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.305ns  (logic 0.467ns (35.795%)  route 0.838ns (64.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.423    -1.573    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y76         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.367    -1.206 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]/Q
                         net (fo=5, routed)           0.379    -0.826    u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]_0[5]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.100    -0.726 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.458    -0.268    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X46Y76         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 0.467ns (35.642%)  route 0.843ns (64.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.425    -1.571    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X41Y78         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/Q
                         net (fo=23, routed)          0.566    -0.638    u_top_vga/u_draw_player_ctl/xpos_player_ctl1[10]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.100    -0.538 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.277    -0.261    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X42Y78         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.369ns  (logic 0.467ns (34.110%)  route 0.902ns (65.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.420    -1.576    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X43Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=61, routed)          0.585    -0.624    u_top_vga/u_draw_player_ctl/state__0[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I4_O)        0.100    -0.524 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]_i_1/O
                         net (fo=1, routed)           0.317    -0.207    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[1]
    SLICE_X41Y74         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.565ns (21.109%)  route 5.850ns (78.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.319     6.761    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.531     7.415    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X47Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.565ns (21.109%)  route 5.850ns (78.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.319     6.761    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.531     7.415    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X47Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.565ns (21.662%)  route 5.661ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.319     6.761    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341     7.226    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.565ns (21.662%)  route 5.661ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.319     6.761    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341     7.226    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.565ns (21.662%)  route 5.661ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.319     6.761    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341     7.226    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.565ns (21.662%)  route 5.661ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.319     6.761    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341     7.226    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.441ns (20.313%)  route 5.654ns (79.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.654     7.095    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X47Y65         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432    -1.564    u_top_vga/u_mouse_ctl/CLK
    SLICE_X47Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.441ns (20.313%)  route 5.654ns (79.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.654     7.095    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X47Y65         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432    -1.564    u_top_vga/u_mouse_ctl/CLK
    SLICE_X47Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.441ns (20.313%)  route 5.654ns (79.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.654     7.095    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y65         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432    -1.564    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[21]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.441ns (20.313%)  route 5.654ns (79.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         5.654     7.095    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X46Y65         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432    -1.564    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.217ns (12.545%)  route 1.510ns (87.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.510     1.727    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.863    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.220ns (12.570%)  route 1.531ns (87.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.531     1.751    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.262ns (14.931%)  route 1.490ns (85.069%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.490     1.707    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.262ns (14.923%)  route 1.491ns (85.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.491     1.708    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.262ns (14.840%)  route 1.501ns (85.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.501     1.718    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.265ns (14.141%)  route 1.610ns (85.859%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.610     1.830    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.863    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.310ns (16.523%)  route 1.567ns (83.477%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.468     1.688    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.733 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.099     1.832    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.877 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.877    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.881ns  (logic 0.262ns (13.908%)  route 1.619ns (86.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.619     1.836    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.265ns (14.071%)  route 1.619ns (85.929%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.619     1.839    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.884 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.863    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.265ns (13.493%)  route 1.700ns (86.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.700     1.920    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.965    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           266 Endpoints
Min Delay           266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.887ns  (logic 1.441ns (16.217%)  route 7.446ns (83.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.446     8.887    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X36Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.421    -1.575    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.441ns (16.225%)  route 7.442ns (83.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.442     8.883    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.418    -1.578    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.441ns (16.225%)  route 7.442ns (83.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.442     8.883    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.418    -1.578    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/CLR
                            (recovery check against rising-edge clock clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.728ns  (logic 1.441ns (16.514%)  route 7.286ns (83.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.286     8.728    u_top_vga/u_mouse_to_gpio/btnC_IBUF
    SLICE_X44Y77         FDCE                                         f  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.424    -1.572    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X44Y77         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.593ns  (logic 1.565ns (18.215%)  route 7.028ns (81.785%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         3.536     4.978    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.492     8.593    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.439    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.593ns  (logic 1.565ns (18.215%)  route 7.028ns (81.785%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         3.536     4.978    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.492     8.593    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.439    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.441ns (16.780%)  route 7.148ns (83.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.148     8.590    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X39Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.421    -1.575    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X39Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.589ns  (logic 1.565ns (18.224%)  route 7.024ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         3.536     4.978    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.488     8.589    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.439    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X45Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.589ns  (logic 1.565ns (18.224%)  route 7.024ns (81.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         3.536     4.978    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.488     8.589    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.439    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X45Y51         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.585ns  (logic 1.441ns (16.789%)  route 7.143ns (83.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.143     8.585    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X45Y76         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.423    -1.573    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y76         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/G
    SLICE_X36Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/Q
                         net (fo=1, routed)           0.119     0.277    u_top_vga/u_draw_player_ctl/xpos_nxt1[8]
    SLICE_X36Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.873    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/G
    SLICE_X42Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/Q
                         net (fo=1, routed)           0.101     0.279    u_top_vga/u_draw_player_ctl/xpos_nxt1[9]
    SLICE_X41Y78         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.819    -0.871    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X41Y78         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.569%)  route 0.137ns (46.431%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/G
    SLICE_X37Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/Q
                         net (fo=1, routed)           0.137     0.295    u_top_vga/u_draw_player_ctl/xpos_nxt1[6]
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.813    -0.876    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.528%)  route 0.137ns (46.472%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/G
    SLICE_X41Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/Q
                         net (fo=1, routed)           0.137     0.295    u_top_vga/u_draw_player_ctl/xpos_nxt1[4]
    SLICE_X41Y76         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.874    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X41Y76         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.477%)  route 0.175ns (52.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/G
    SLICE_X40Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/Q
                         net (fo=1, routed)           0.175     0.333    u_top_vga/u_draw_player_ctl/xpos_nxt1[5]
    SLICE_X39Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.873    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X39Y77         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.465%)  route 0.161ns (47.535%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/G
    SLICE_X42Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/Q
                         net (fo=1, routed)           0.161     0.339    u_top_vga/u_draw_player_ctl/xpos_nxt1[10]
    SLICE_X41Y78         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.819    -0.871    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X41Y78         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.244ns (70.929%)  route 0.100ns (29.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/G
    SLICE_X46Y75         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/Q
                         net (fo=1, routed)           0.100     0.344    u_top_vga/u_draw_player_ctl/xpos_nxt2[11]
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.874    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.244ns (70.929%)  route 0.100ns (29.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/G
    SLICE_X46Y75         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/Q
                         net (fo=1, routed)           0.100     0.344    u_top_vga/u_draw_player_ctl/xpos_nxt2[6]
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.874    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[6]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.244ns (70.929%)  route 0.100ns (29.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/G
    SLICE_X46Y75         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/Q
                         net (fo=1, routed)           0.100     0.344    u_top_vga/u_draw_player_ctl/xpos_nxt2[8]
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.874    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y75         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.244ns (70.724%)  route 0.101ns (29.276%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/G
    SLICE_X46Y74         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/Q
                         net (fo=1, routed)           0.101     0.345    u_top_vga/u_draw_player_ctl/xpos_nxt2[1]
    SLICE_X45Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.816    -0.874    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X45Y74         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/C





