// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2018-2020 Oplus. All rights reserved.
 */

#ifdef CONFIG_OPLUS_CHARGER_MTK
#include <linux/interrupt.h>
#include <linux/i2c.h>
#include <linux/slab.h>
#include <linux/irq.h>
#include <linux/miscdevice.h>
#include <linux/uaccess.h>
#include <linux/delay.h>
#include <linux/input.h>
#include <linux/workqueue.h>
#include <linux/kobject.h>
#include <linux/platform_device.h>
#include <asm/atomic.h>
#include <linux/xlog.h>
//#include <upmu_common.h>
#include <linux/gpio.h>
//#include <linux/irqchip/mtk-eic.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/of_gpio.h>
#include <mt-plat/mtk_boot_common.h>
#else
#include <linux/i2c.h>
#include <linux/debugfs.h>
#include <linux/gpio.h>
#include <linux/errno.h>
#include <linux/delay.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/slab.h>
#include <linux/power_supply.h>
#include <linux/of.h>
#include <linux/of_gpio.h>
#include <linux/bitops.h>
#include <linux/mutex.h>
#include <linux/regulator/driver.h>
#include <linux/regulator/of_regulator.h>
#include <linux/regulator/machine.h>
#ifdef CONFIG_OPLUS_CHG_OOS
#include <linux/oem/boot_mode.h>
#else
#include <soc/oplus/system/boot_mode.h>
#endif
#endif

#include "../oplus_charger.h"
#include "../oplus_gauge.h"
#include "../oplus_warp.h"
#include "../oplus_adapter.h"

#include "oplus_warp_fw.h"

int g_hw_version = 0;
void oplus_warp_data_irq_init(struct oplus_warp_chip *chip);

void init_hw_version(void)
{
}

#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 4, 0))
/* only for GKI compile */
bool __attribute__((weak)) qpnp_is_charger_reboot(void)
{
	return false;
}

bool __attribute__((weak)) qpnp_is_power_off_charging(void)
{
	return false;
}
#endif

#ifdef CONFIG_MACH_MT6785
extern bool is_sala_a(void);
#endif

extern	int oplus_warp_mcu_hwid_check(struct oplus_warp_chip *chip);
extern int oplus_warp_asic_hwid_check(struct oplus_warp_chip *chip);

#ifdef OPLUS_CHG_OP_DEF
bool is_warp_asic_hwid_check_by_i2c(struct oplus_warp_chip *chip)
{
	struct device_node *node = chip->dev->of_node;

	if (!node) {
		dev_err(chip->dev, "device tree info. missing\n");
		return false;
	} else {
		return of_property_read_bool(node, "oplus,warp_asic_hwid_check_i2c");
	}
}
#endif

int get_warp_mcu_type(struct oplus_warp_chip *chip)
{
	int mcu_hwid_type = OPLUS_WARP_MCU_HWID_UNKNOW;

	if(chip == NULL){
		chg_err("oplus_warp_chip is not ready, enable stm8s\n");
		return OPLUS_WARP_MCU_HWID_STM8S;
	}

#ifdef OPLUS_CHG_OP_DEF
	if (chip->mcu_hwid_type != OPLUS_WARP_MCU_HWID_UNKNOW)
		return chip->mcu_hwid_type;
#endif
	mcu_hwid_type = oplus_warp_asic_hwid_check(chip);
	if (mcu_hwid_type != OPLUS_WARP_ASIC_HWID_NON_EXIST) {
		return mcu_hwid_type;
	}
	return oplus_warp_mcu_hwid_check(chip);
}

static int opchg_bq27541_gpio_pinctrl_init(struct oplus_warp_chip *chip)
{
	chip->warp_gpio.pinctrl = devm_pinctrl_get(chip->dev);
	if (IS_ERR_OR_NULL(chip->warp_gpio.pinctrl)) {
		chg_err(": %d Getting pinctrl handle failed\n", __LINE__);
		return -EINVAL;
	}
	/* set switch1 is active and switch2 is active*/
	if (1) {
		chip->warp_gpio.gpio_switch1_act_switch2_act =
			pinctrl_lookup_state(chip->warp_gpio.pinctrl, "switch1_act_switch3_act");
		if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_act_switch2_act)) {
			chg_err(": %d Failed to get the active state pinctrl handle\n", __LINE__);
			return -EINVAL;
		}
		/* set switch1 is sleep and switch2 is sleep*/
		chip->warp_gpio.gpio_switch1_sleep_switch2_sleep =
			pinctrl_lookup_state(chip->warp_gpio.pinctrl, "switch1_sleep_switch3_sleep");
		if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_sleep_switch2_sleep)) {
			chg_err(": %d Failed to get the suspend state pinctrl handle\n", __LINE__);
			return -EINVAL;
		}

		chip->warp_gpio.gpio_switch1_ctr1_act =
			pinctrl_lookup_state(chip->warp_gpio.pinctrl, "charging_switch1_ctr1_active");
		if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_ctr1_act)) {
			chg_err(": %d Failed to get the charging_switch1_ctr1_active handle\n", __LINE__);
			//return -EINVAL;
		}

		chip->warp_gpio.gpio_switch1_ctr1_sleep =
			pinctrl_lookup_state(chip->warp_gpio.pinctrl, "charging_switch1_ctr1_sleep");
		if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_ctr1_sleep)) {
			chg_err(": %d Failed to get the charging_switch1_ctr1_sleep handle\n", __LINE__);
			//return -EINVAL;
		}
	} else {
		chip->warp_gpio.gpio_switch1_act_switch2_act =
			pinctrl_lookup_state(chip->warp_gpio.pinctrl, "switch1_act_switch2_act");
		if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_act_switch2_act)) {
			chg_err(": %d Failed to get the active state pinctrl handle\n", __LINE__);
			return -EINVAL;
		}
		/* set switch1 is sleep and switch2 is sleep*/
		chip->warp_gpio.gpio_switch1_sleep_switch2_sleep =
			pinctrl_lookup_state(chip->warp_gpio.pinctrl, "switch1_sleep_switch2_sleep");
		if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_sleep_switch2_sleep)) {
			chg_err(": %d Failed to get the suspend state pinctrl handle\n", __LINE__);
			return -EINVAL;
		}
	}
	/* set switch1 is active and switch2 is sleep*/
	chip->warp_gpio.gpio_switch1_act_switch2_sleep =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "switch1_act_switch2_sleep");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_act_switch2_sleep)) {
		chg_err(": %d Failed to get the state 2 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set switch1 is sleep and switch2 is active*/
	chip->warp_gpio.gpio_switch1_sleep_switch2_act =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "switch1_sleep_switch2_act");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_switch1_sleep_switch2_act)) {
			chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set clock is active*/
	chip->warp_gpio.gpio_clock_active =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "clock_active");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_clock_active)) {
			chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set clock is sleep*/
	chip->warp_gpio.gpio_clock_sleep =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "clock_sleep");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_clock_sleep)) {
		chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set clock is active*/
	chip->warp_gpio.gpio_data_active =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "data_active");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_data_active)) {
		chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set clock is sleep*/
	chip->warp_gpio.gpio_data_sleep =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "data_sleep");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_data_sleep)) {
		chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set reset is atcive*/
	chip->warp_gpio.gpio_reset_active =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "reset_active");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_reset_active)) {
		chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	/* set reset is sleep*/
	chip->warp_gpio.gpio_reset_sleep =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "reset_sleep");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_reset_sleep)) {
		chg_err(": %d Failed to get the state 3 pinctrl handle\n", __LINE__);
		return -EINVAL;
	}
	return 0;
}

void oplus_warp_fw_type_dt(struct oplus_warp_chip *chip)
{
	struct device_node *node = chip->dev->of_node;
	int loop;
	int rc;

	if (!node) {
		dev_err(chip->dev, "device tree info. missing\n");
		return ;
	}

	chip->warp_current_lvl_cnt = of_property_count_elems_of_size(node,
				"qcom,warp_current_lvl", sizeof(*chip->warp_current_lvl));
	if (chip->warp_current_lvl_cnt > 0) {
		chg_err("warp_current_lvl_cnt[%d]\n", chip->warp_current_lvl_cnt);
		chip->warp_current_lvl = devm_kcalloc(chip->dev, chip->warp_current_lvl_cnt,
			sizeof(*chip->warp_current_lvl), GFP_KERNEL);
		if (!chip->warp_current_lvl){
			chg_err("devm_kcalloc warp_current_lvl error\n");
			return;
		}
		rc = of_property_read_u32_array(node,
			"qcom,warp_current_lvl", chip->warp_current_lvl, chip->warp_current_lvl_cnt);
		if (rc) {
			chg_err("qcom,cp_ffc_current_lvl error\n");
			return;
		}

		for(loop = 0; loop < chip->warp_current_lvl_cnt; loop++) {
			chg_err("warp_current_lvl[%d]\n", chip->warp_current_lvl[loop]);
		}
	}
	chip->batt_type_4400mv = of_property_read_bool(node, "qcom,oplus_batt_4400mv");
	chip->support_warp_by_normal_charger_path = of_property_read_bool(node,
		"qcom,support_warp_by_normal_charger_path");

	rc = of_property_read_u32(node, "qcom,warp-fw-type", &chip->warp_fw_type);
	if (rc) {
		chip->warp_fw_type = WARP_FW_TYPE_INVALID;
	}

	chg_debug("oplus_warp_fw_type_dt batt_type_4400 is %d,warp_fw_type = 0x%x\n",
		chip->batt_type_4400mv, chip->warp_fw_type);

	chip->warp_fw_update_newmethod = of_property_read_bool(node,
		"qcom,warp_fw_update_newmethod");
	chg_debug(" warp_fw_upate:%d\n", chip->warp_fw_update_newmethod);

	rc = of_property_read_u32(node, "qcom,warp-low-temp",
		&chip->warp_low_temp);
	if (rc) {
		chip->warp_low_temp = 165;
	} else {
		chg_debug("qcom,warp-low-temp is %d\n", chip->warp_low_temp);
	}

	chip->warp_batt_over_low_temp = chip->warp_low_temp - 5;

	rc = of_property_read_u32(node, "qcom,warp-little-cool-temp",
			&chip->warp_little_cool_temp);
	if (rc) {
		chip->warp_little_cool_temp = 160;
	} else {
		chg_debug("qcom,warp-little-cool-temp is %d\n", chip->warp_little_cool_temp);
	}
	chip->warp_little_cool_temp_default = chip->warp_little_cool_temp;

	rc = of_property_read_u32(node, "qcom,warp-cool-temp",
			&chip->warp_cool_temp);
	if (rc) {
		chip->warp_cool_temp = 120;
	} else {
		chg_debug("qcom,warp-cool-temp is %d\n", chip->warp_cool_temp);
	}
	chip->warp_cool_temp_default = chip->warp_cool_temp;

	rc = of_property_read_u32(node, "qcom,warp-little-cold-temp",
			&chip->warp_little_cold_temp);
	if (rc) {
		chip->warp_little_cold_temp = 50;
	} else {
		chg_debug("qcom,warp-little-cold-temp is %d\n", chip->warp_little_cold_temp);
	}
	chip->warp_little_cold_temp_default = chip->warp_little_cold_temp;

	
	rc = of_property_read_u32(node, "qcom,warp-normal-low-temp",
			&chip->warp_normal_low_temp);
	if (rc) {
		chip->warp_normal_low_temp = 250;
	} else {
		chg_debug("qcom,warp-normal-low-temp is %d\n", chip->warp_normal_low_temp);
	}
	chip->warp_normal_low_temp_default = chip->warp_normal_low_temp;
	

	rc = of_property_read_u32(node, "qcom,warp-high-temp", &chip->warp_high_temp);
	if (rc) {
		chip->warp_high_temp = 430;
	} else {
		chg_debug("qcom,warp-high-temp is %d\n", chip->warp_high_temp);
	}

	rc = of_property_read_u32(node, "qcom,warp-low-soc", &chip->warp_low_soc);
	if (rc) {
		chip->warp_low_soc = 1;
	} else {
		chg_debug("qcom,warp-low-soc is %d\n", chip->warp_low_soc);
	}

	rc = of_property_read_u32(node, "qcom,warp-high-soc", &chip->warp_high_soc);
	if (rc) {
		chip->warp_high_soc = 85;
	} else {
		chg_debug("qcom,warp-high-soc is %d\n", chip->warp_high_soc);
	}

#ifndef OPLUS_CHG_OP_DEF
	rc = of_property_read_u32(node, "qcom,warp_cool_bat_volt", &chip->warp_cool_bat_volt);
	if (rc) {
		chip->warp_cool_bat_volt = 3450;
	} else {
		chg_debug("qcom,warp_cool_bat_volt is %d\n", chip->warp_cool_bat_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_little_cool_bat_volt", &chip->warp_little_cool_bat_volt);
	if (rc) {
		chip->warp_little_cool_bat_volt = 3400;
	} else {
		chg_debug("qcom,warp_little_cool_bat_volt is %d\n", chip->warp_little_cool_bat_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_normal_bat_volt", &chip->warp_normal_bat_volt);
	if (rc) {
		chip->warp_normal_bat_volt = 3350;
	} else {
		chg_debug("qcom,warp_normal_bat_volt is %d\n", chip->warp_normal_bat_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_warm_bat_volt", &chip->warp_warm_bat_volt);
	if (rc) {
		chip->warp_warm_bat_volt = 3300;
	} else {
		chg_debug("qcom,warp_warm_bat_volt is %d\n", chip->warp_warm_bat_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_cool_bat_suspend_volt", &chip->warp_cool_bat_suspend_volt);
	if (rc) {
		chip->warp_cool_bat_suspend_volt = 3450;
	} else {
		chg_debug("qcom,warp_cool_bat_suspend_volt is %d\n", chip->warp_cool_bat_suspend_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_little_cool_bat_suspend_volt", &chip->warp_little_cool_bat_suspend_volt);
	if (rc) {
		chip->warp_little_cool_bat_suspend_volt = 3400;
	} else {
		chg_debug("qcom,warp_little_cool_bat_suspend_volt is %d\n", chip->warp_little_cool_bat_suspend_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_normal_bat_suspend_volt", &chip->warp_normal_bat_suspend_volt);
	if (rc) {
		chip->warp_normal_bat_suspend_volt = 3350;
	} else {
		chg_debug("qcom,warp_normal_bat_suspend_volt is %d\n", chip->warp_normal_bat_suspend_volt);
	}

	rc = of_property_read_u32(node, "qcom,warp_warm_bat_suspend_volt", &chip->warp_warm_bat_suspend_volt);
	if (rc) {
		chip->warp_warm_bat_suspend_volt = 3300;
	} else {
		chg_debug("qcom,warp_warm_bat_suspend_volt is %d\n", chip->warp_warm_bat_suspend_volt);
	}
#endif

	chip->warp_multistep_adjust_current_support = of_property_read_bool(node,
		"qcom,warp_multistep_adjust_current_support");
	chg_debug("qcom,warp_multistep_adjust_current_supportis %d\n",
		chip->warp_multistep_adjust_current_support);

	rc = of_property_read_u32(node, "qcom,warp_reply_mcu_bits",
		&chip->warp_reply_mcu_bits);
	if (rc) {
		chip->warp_reply_mcu_bits = 4;
	} else {
		chg_debug("qcom,warp_reply_mcu_bits is %d\n",
			chip->warp_reply_mcu_bits);
	}

	rc = of_property_read_u32(node, "qcom,warp_multistep_initial_batt_temp",
		&chip->warp_multistep_initial_batt_temp);
	if (rc) {
		chip->warp_multistep_initial_batt_temp = 305;
	} else {
		chg_debug("qcom,warp_multistep_initial_batt_temp is %d\n",
			chip->warp_multistep_initial_batt_temp);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy_normal_current",
		&chip->warp_strategy_normal_current);
	if (rc) {
		chip->warp_strategy_normal_current = 0x03;
	} else {
		chg_debug("qcom,warp_strategy_normal_current is %d\n",
			chip->warp_strategy_normal_current);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_batt_low_temp1",
		&chip->warp_strategy1_batt_low_temp1);
	if (rc) {
		chip->warp_strategy1_batt_low_temp1  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy1_batt_low_temp1 is %d\n",
			chip->warp_strategy1_batt_low_temp1);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_batt_low_temp2",
		&chip->warp_strategy1_batt_low_temp2);
	if (rc) {
		chip->warp_strategy1_batt_low_temp2 = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy1_batt_low_temp2 is %d\n",
			chip->warp_strategy1_batt_low_temp2);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_batt_low_temp0",
		&chip->warp_strategy1_batt_low_temp0);
	if (rc) {
		chip->warp_strategy1_batt_low_temp0 = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy1_batt_low_temp0 is %d\n",
			chip->warp_strategy1_batt_low_temp0);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_batt_high_temp0",
		&chip->warp_strategy1_batt_high_temp0);
	if (rc) {
		chip->warp_strategy1_batt_high_temp0 = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy1_batt_high_temp0 is %d\n",
			chip->warp_strategy1_batt_high_temp0);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_batt_high_temp1",
		&chip->warp_strategy1_batt_high_temp1);
	if (rc) {
		chip->warp_strategy1_batt_high_temp1 = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy1_batt_high_temp1 is %d\n",
			chip->warp_strategy1_batt_high_temp1);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_batt_high_temp2",
		&chip->warp_strategy1_batt_high_temp2);
	if (rc) {
		chip->warp_strategy1_batt_high_temp2 = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy1_batt_high_temp2 is %d\n",
			chip->warp_strategy1_batt_high_temp2);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_high_current0",
		&chip->warp_strategy1_high_current0);
	if (rc) {
		chip->warp_strategy1_high_current0  = chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy1_high_current0 is %d\n",
			chip->warp_strategy1_high_current0);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_high_current1",
		&chip->warp_strategy1_high_current1);
	if (rc) {
		chip->warp_strategy1_high_current1  = chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy1_high_current1 is %d\n",
			chip->warp_strategy1_high_current1);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_high_current2",
		&chip->warp_strategy1_high_current2);
	if (rc) {
		chip->warp_strategy1_high_current2  = chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy1_high_current2 is %d\n",
			chip->warp_strategy1_high_current2);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_low_current2",
		&chip->warp_strategy1_low_current2);
	if (rc) {
		chip->warp_strategy1_low_current2  = chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy1_low_current2 is %d\n",
			chip->warp_strategy1_low_current2);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_low_current1",
		&chip->warp_strategy1_low_current1);
	if (rc) {
		chip->warp_strategy1_low_current1  = chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy1_low_current1 is %d\n",
			chip->warp_strategy1_low_current1);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy1_low_current0",
		&chip->warp_strategy1_low_current0);
	if (rc) {
		chip->warp_strategy1_low_current0  = chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy1_low_current0 is %d\n",
			chip->warp_strategy1_low_current0);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_batt_up_temp1",
		&chip->warp_strategy2_batt_up_temp1);
	if (rc) {
		chip->warp_strategy2_batt_up_temp1  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy2_batt_up_temp1 is %d\n",
			chip->warp_strategy2_batt_up_temp1);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_batt_up_down_temp2",
		&chip->warp_strategy2_batt_up_down_temp2);
	if (rc) {
		chip->warp_strategy2_batt_up_down_temp2  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy2_batt_up_down_temp2 is %d\n",
			chip->warp_strategy2_batt_up_down_temp2);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_batt_up_temp3",
		&chip->warp_strategy2_batt_up_temp3);
	if (rc) {
		chip->warp_strategy2_batt_up_temp3  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy2_batt_up_temp3 is %d\n",
			chip->warp_strategy2_batt_up_temp3);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_batt_up_down_temp4",
		&chip->warp_strategy2_batt_up_down_temp4);
	if (rc) {
		chip->warp_strategy2_batt_up_down_temp4  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy2_batt_up_down_temp4 is %d\n",
			chip->warp_strategy2_batt_up_down_temp4);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_batt_up_temp5",
		&chip->warp_strategy2_batt_up_temp5);
	if (rc) {
		chip->warp_strategy2_batt_up_temp5  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy2_batt_up_temp5 is %d\n",
			chip->warp_strategy2_batt_up_temp5);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_batt_up_temp6",
		&chip->warp_strategy2_batt_up_temp6);
	if (rc) {
		chip->warp_strategy2_batt_up_temp6  = chip->warp_multistep_initial_batt_temp;
	} else {
		chg_debug("qcom,warp_strategy2_batt_up_temp6 is %d\n",
			chip->warp_strategy2_batt_up_temp6);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_high0_current",
		&chip->warp_strategy2_high0_current);
	if (rc) {
		chip->warp_strategy2_high0_current	= chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy2_high0_current is %d\n",
			chip->warp_strategy2_high0_current);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_high1_current",
		&chip->warp_strategy2_high1_current);
	if (rc) {
		chip->warp_strategy2_high1_current	= chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy2_high1_current is %d\n",
			chip->warp_strategy2_high1_current);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_high2_current",
		&chip->warp_strategy2_high2_current);
	if (rc) {
		chip->warp_strategy2_high2_current	= chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy2_high2_current is %d\n",
			chip->warp_strategy2_high2_current);
	}

	rc = of_property_read_u32(node, "qcom,warp_strategy2_high3_current",
		&chip->warp_strategy2_high3_current);
	if (rc) {
		chip->warp_strategy2_high3_current	= chip->warp_strategy_normal_current;
	} else {
		chg_debug("qcom,warp_strategy2_high3_current is %d\n",
			chip->warp_strategy2_high3_current);
	}

	rc = of_property_read_u32(node, "qcom,warp_batt_over_high_temp",
		&chip->warp_batt_over_high_temp);
	if (rc) {
		chip->warp_batt_over_high_temp = -EINVAL;
	} else {
		chg_debug("qcom,warp_batt_over_high_temp is %d\n",
			chip->warp_batt_over_high_temp);
	}

	rc = of_property_read_u32(node, "qcom,warp_over_high_or_low_current",
		&chip->warp_over_high_or_low_current);
	if (rc) {
		chip->warp_over_high_or_low_current = -EINVAL;
	} else {
		chg_debug("qcom,warp_over_high_or_low_current is %d\n",
			chip->warp_over_high_or_low_current);
	}
}

/*This is only for P60 P(17197 P)*/
#ifdef CONFIG_OPLUS_CHARGER_MTK6771
extern int main_hwid5_val;
#endif

int oplus_warp_asic_hwid_check(struct oplus_warp_chip *chip)
{
	int rc;
	static int asic_hwid_type = OPLUS_WARP_MCU_HWID_UNKNOW;
	struct device_node *node = NULL;

	if(asic_hwid_type != OPLUS_WARP_MCU_HWID_UNKNOW) {
		chg_debug("asic_hwid_type[%d]\n", asic_hwid_type);
		return asic_hwid_type;
	}

	if(chip == NULL) {
		chg_err("oplus_warp_chip is not ready\n");
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_NON_EXIST;
		return OPLUS_WARP_ASIC_HWID_NON_EXIST;
	}

	node = chip->dev->of_node;
	/* Parsing gpio swutch1*/
	chip->warp_gpio.warp_asic_id_gpio = of_get_named_gpio(node,
		"qcom,warp_asic_id-gpio", 0);
	if (chip->warp_gpio.warp_asic_id_gpio < 0) {
		chg_err("chip->warp_gpio.warp_asic_id_gpio not specified\n");
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_NON_EXIST;
		return OPLUS_WARP_ASIC_HWID_NON_EXIST;
	} else {
		if (gpio_is_valid(chip->warp_gpio.warp_asic_id_gpio)) {
			rc = gpio_request(chip->warp_gpio.warp_asic_id_gpio, "warp-asic-id-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d]\n",
					chip->warp_gpio.warp_asic_id_gpio);
				asic_hwid_type = OPLUS_WARP_ASIC_HWID_NON_EXIST;
				return OPLUS_WARP_ASIC_HWID_NON_EXIST;
			}
		}
		chg_err("chip->warp_gpio.warp_asic_id_gpio =%d\n",
			chip->warp_gpio.warp_asic_id_gpio);
	}

	chip->warp_gpio.pinctrl = devm_pinctrl_get(chip->dev);
	if (IS_ERR_OR_NULL(chip->warp_gpio.pinctrl)) {
		chg_err(": %d Getting pinctrl handle failed\n", __LINE__);
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_NON_EXIST;
		return OPLUS_WARP_ASIC_HWID_NON_EXIST;
	}

	chip->warp_gpio.gpio_warp_asic_id_sleep =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "warp_asic_id_sleep");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_warp_asic_id_sleep)) {
		chg_err(": %d Failed to get the gpio_warp_asic_id_sleep\
			pinctrl handle\n", __LINE__);
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_NON_EXIST;
		return OPLUS_WARP_ASIC_HWID_NON_EXIST;
	}

	chip->warp_gpio.gpio_warp_asic_id_active =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "warp_asic_id_active");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_warp_asic_id_active)) {
		chg_err(": %d Failed to get the gpio_warp_asic_id_active\
			pinctrl handle\n", __LINE__);
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_NON_EXIST;
		return OPLUS_WARP_ASIC_HWID_NON_EXIST;
	}

	pinctrl_select_state(chip->warp_gpio.pinctrl,
		chip->warp_gpio.gpio_warp_asic_id_sleep);

	usleep_range(10000, 10000);
	if(gpio_get_value(chip->warp_gpio.warp_asic_id_gpio) == 1) {
		chg_debug("it is  rk826\n");
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_RK826;
		return OPLUS_WARP_ASIC_HWID_RK826;
	}

	pinctrl_select_state(chip->warp_gpio.pinctrl,
		chip->warp_gpio.gpio_warp_asic_id_active);

	usleep_range(10000, 10000);
	if(gpio_get_value(chip->warp_gpio.warp_asic_id_gpio) == 1) {
		chg_debug("it is  rt5125\n");
		asic_hwid_type = OPLUS_WARP_ASIC_HWID_RT5125;
		return OPLUS_WARP_ASIC_HWID_RT5125;
	}

	chg_debug("it is  op10\n");
	asic_hwid_type = OPLUS_WARP_ASIC_HWID_OP10;
	return OPLUS_WARP_ASIC_HWID_OP10;
}

int oplus_warp_mcu_hwid_check(struct oplus_warp_chip *chip)
{
	int rc;
	static int mcu_hwid_type = -1;
	struct device_node *node = NULL;

/*This is only for P60 P(17197 P)*/
#ifdef CONFIG_OPLUS_CHARGER_MTK6771
	return main_hwid5_val;
#endif

	if(mcu_hwid_type != -1) {
		chg_debug("mcu_hwid_type[%d]\n", mcu_hwid_type);
		return mcu_hwid_type;
	}

	if(chip == NULL){
		chg_err("oplus_warp_chip is not ready, enable stm8s\n");
			mcu_hwid_type = OPLUS_WARP_MCU_HWID_STM8S;
		return OPLUS_WARP_MCU_HWID_STM8S;
	}

#ifdef CONFIG_MACH_MT6785
	if (is_sala_a()) { //sala_a use rk826
		chg_debug("[%s]sala_a return rk826\n", __func__);
		mcu_hwid_type = OPLUS_WARP_ASIC_HWID_RK826;
		return OPLUS_WARP_ASIC_HWID_RK826;
	}
#endif

	node = chip->dev->of_node;
	/* Parsing gpio swutch1*/
	chip->warp_gpio.warp_mcu_id_gpio = of_get_named_gpio(node,
		"qcom,warp_mcu_id-gpio", 0);
	if (chip->warp_gpio.warp_mcu_id_gpio < 0) {
		chg_err("chip->warp_gpio.warp_mcu_id_gpio not specified, enable stm8s\n");
		mcu_hwid_type = OPLUS_WARP_MCU_HWID_STM8S;
		return OPLUS_WARP_MCU_HWID_STM8S;
	} else {
		if (gpio_is_valid(chip->warp_gpio.warp_mcu_id_gpio)) {
			rc = gpio_request(chip->warp_gpio.warp_mcu_id_gpio, "warp-mcu-id-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d]\n",
					chip->warp_gpio.warp_mcu_id_gpio);
			}
		}
		chg_err("chip->warp_gpio.warp_mcu_id_gpio =%d\n",
			chip->warp_gpio.warp_mcu_id_gpio);
	}

	chip->warp_gpio.pinctrl = devm_pinctrl_get(chip->dev);
	if (IS_ERR_OR_NULL(chip->warp_gpio.pinctrl)) {
		chg_err(": %d Getting pinctrl handle failed, enable stm8s\n", __LINE__);
			mcu_hwid_type = OPLUS_WARP_MCU_HWID_STM8S;
		return OPLUS_WARP_MCU_HWID_STM8S;
	}

	chip->warp_gpio.gpio_warp_mcu_id_default =
		pinctrl_lookup_state(chip->warp_gpio.pinctrl, "warp_mcu_id_default");
	if (IS_ERR_OR_NULL(chip->warp_gpio.gpio_warp_mcu_id_default)) {
		chg_err(": %d Failed to get the gpio_warp_mcu_id_default\
			pinctrl handle, enable stm8s\n", __LINE__);
		mcu_hwid_type = OPLUS_WARP_MCU_HWID_STM8S;
		return OPLUS_WARP_MCU_HWID_STM8S;
	}
	pinctrl_select_state(chip->warp_gpio.pinctrl,
		chip->warp_gpio.gpio_warp_mcu_id_default);

	usleep_range(10000, 10000);
	if (gpio_is_valid(chip->warp_gpio.warp_mcu_id_gpio)){
		if(gpio_get_value(chip->warp_gpio.warp_mcu_id_gpio) == 0){
			chg_debug("it is  n76e\n");
			mcu_hwid_type = OPLUS_WARP_MCU_HWID_N76E;
			return OPLUS_WARP_MCU_HWID_N76E;
		}
	}

	chg_debug("it is  stm8s\n");
		mcu_hwid_type = OPLUS_WARP_MCU_HWID_STM8S;
	return OPLUS_WARP_MCU_HWID_STM8S;
}

int oplus_warp_gpio_dt_init(struct oplus_warp_chip *chip)
{
	int rc = 0;
	struct device_node *node = chip->dev->of_node;

	/* Parsing gpio swutch1*/
	chip->warp_gpio.switch1_gpio = of_get_named_gpio(node,
		"qcom,charging_switch1-gpio", 0);
	if (chip->warp_gpio.switch1_gpio < 0) {
		chg_err("chip->warp_gpio.switch1_gpio not specified\n");
	} else {
		if (gpio_is_valid(chip->warp_gpio.switch1_gpio)) {
			rc = gpio_request(chip->warp_gpio.switch1_gpio,
				"charging-switch1-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d]\n",
					chip->warp_gpio.switch1_gpio);
			}
		}
		chg_err("chip->warp_gpio.switch1_gpio =%d\n",
			chip->warp_gpio.switch1_gpio);
	}

	chip->warp_gpio.switch1_ctr1_gpio = of_get_named_gpio(node, "qcom,charging_switch1_ctr1-gpio", 0);
	if (chip->warp_gpio.switch1_ctr1_gpio < 0) {
		chg_err("chip->warp_gpio.switch1_ctr1_gpio not specified\n");
	} else {
		if (gpio_is_valid(chip->warp_gpio.switch1_ctr1_gpio)) {
			rc = gpio_request(chip->warp_gpio.switch1_ctr1_gpio, "charging-switch1-ctr1-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d]\n", chip->warp_gpio.switch1_ctr1_gpio);
			} else {
				gpio_direction_output(chip->warp_gpio.switch1_ctr1_gpio, 0);
			}
		}
		chg_err("chip->warp_gpio.switch1_ctr1_gpio =%d\n", chip->warp_gpio.switch1_ctr1_gpio);
	}
	/* Parsing gpio swutch2*/
	/*if(get_PCB_Version()== 0)*/
	if (1) {
		chip->warp_gpio.switch2_gpio = of_get_named_gpio(node,
			"qcom,charging_switch3-gpio", 0);
		if (chip->warp_gpio.switch2_gpio < 0) {
			chg_err("chip->warp_gpio.switch2_gpio not specified\n");
		} else {
			if (gpio_is_valid(chip->warp_gpio.switch2_gpio)) {
				rc = gpio_request(chip->warp_gpio.switch2_gpio,
					"charging-switch3-gpio");
				if (rc) {
					chg_err("unable to request gpio [%d]\n",
						chip->warp_gpio.switch2_gpio);
				}
			}
			chg_err("chip->warp_gpio.switch2_gpio =%d\n",
				chip->warp_gpio.switch2_gpio);
		}
	} else {
		chip->warp_gpio.switch2_gpio = of_get_named_gpio(node,
			"qcom,charging_switch2-gpio", 0);
		if (chip->warp_gpio.switch2_gpio < 0) {
			chg_err("chip->warp_gpio.switch2_gpio not specified\n");
		} else {
			if (gpio_is_valid(chip->warp_gpio.switch2_gpio)) {
				rc = gpio_request(chip->warp_gpio.switch2_gpio,
					"charging-switch2-gpio");
				if (rc) {
					chg_err("unable to request gpio [%d]\n",
						chip->warp_gpio.switch2_gpio);
				}
			}
			chg_err("chip->warp_gpio.switch2_gpio =%d\n",
				chip->warp_gpio.switch2_gpio);
		}
	}
	/* Parsing gpio reset*/
	chip->warp_gpio.reset_gpio = of_get_named_gpio(node,
		"qcom,charging_reset-gpio", 0);
	if (chip->warp_gpio.reset_gpio < 0) {
		chg_err("chip->warp_gpio.reset_gpio not specified\n");
	} else {
		if (gpio_is_valid(chip->warp_gpio.reset_gpio)) {
			rc = gpio_request(chip->warp_gpio.reset_gpio,
				"charging-reset-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d]\n",
					chip->warp_gpio.reset_gpio);
			}
		}
		chg_err("chip->warp_gpio.reset_gpio =%d\n",
			chip->warp_gpio.reset_gpio);
	}
	/* Parsing gpio clock*/
	chip->warp_gpio.clock_gpio = of_get_named_gpio(node, "qcom,charging_clock-gpio", 0);
	if (chip->warp_gpio.clock_gpio < 0) {
		chg_err("chip->warp_gpio.reset_gpio not specified\n");
	} else {
		if (gpio_is_valid(chip->warp_gpio.clock_gpio)) {
			rc = gpio_request(chip->warp_gpio.clock_gpio, "charging-clock-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d], rc = %d\n",
					chip->warp_gpio.clock_gpio, rc);
			}
		}
		chg_err("chip->warp_gpio.clock_gpio =%d\n", chip->warp_gpio.clock_gpio);
	}
	/* Parsing gpio data*/
	chip->warp_gpio.data_gpio = of_get_named_gpio(node, "qcom,charging_data-gpio", 0);
	if (chip->warp_gpio.data_gpio < 0) {
		chg_err("chip->warp_gpio.data_gpio not specified\n");
	} else {
		if (gpio_is_valid(chip->warp_gpio.data_gpio)) {
			rc = gpio_request(chip->warp_gpio.data_gpio, "charging-data-gpio");
			if (rc) {
				chg_err("unable to request gpio [%d]\n", chip->warp_gpio.data_gpio);
			}
		}
		chg_err("chip->warp_gpio.data_gpio =%d\n", chip->warp_gpio.data_gpio);
	}
	oplus_warp_data_irq_init(chip);
	rc = opchg_bq27541_gpio_pinctrl_init(chip);
	chg_debug(" switch1_gpio = %d,switch2_gpio = %d, reset_gpio = %d,\
			clock_gpio = %d, data_gpio = %d, data_irq = %d\n",
			chip->warp_gpio.switch1_gpio, chip->warp_gpio.switch2_gpio,
			chip->warp_gpio.reset_gpio, chip->warp_gpio.clock_gpio,
			chip->warp_gpio.data_gpio, chip->warp_gpio.data_irq);
	return rc;
}

void opchg_set_clock_active(struct oplus_warp_chip *chip)
{
	if (chip->mcu_boot_by_gpio) {
		chg_debug(" mcu_boot_by_gpio,return\n");
		return;
	}

	mutex_lock(&chip->pinctrl_mutex);
	pinctrl_select_state(chip->warp_gpio.pinctrl, chip->warp_gpio.gpio_clock_sleep); /* PULL_down */
	gpio_direction_output(chip->warp_gpio.clock_gpio, 0);		/* out 0 */
	mutex_unlock(&chip->pinctrl_mutex);
}

void opchg_set_clock_sleep(struct oplus_warp_chip *chip)
{
	if (chip->mcu_boot_by_gpio) {
		chg_debug(" mcu_boot_by_gpio,return\n");
		return;
	}

	mutex_lock(&chip->pinctrl_mutex);
	pinctrl_select_state(chip->warp_gpio.pinctrl, chip->warp_gpio.gpio_clock_active);/* PULL_up */
	gpio_direction_output(chip->warp_gpio.clock_gpio, 1);	/* out 1 */
	mutex_unlock(&chip->pinctrl_mutex);
}

void opchg_set_data_active(struct oplus_warp_chip *chip)
{
	mutex_lock(&chip->pinctrl_mutex);
	gpio_direction_input(chip->warp_gpio.data_gpio);	/* in */
	pinctrl_select_state(chip->warp_gpio.pinctrl, chip->warp_gpio.gpio_data_active); /* no_PULL */
	mutex_unlock(&chip->pinctrl_mutex);
}

void opchg_set_data_sleep(struct oplus_warp_chip *chip)
{
	mutex_lock(&chip->pinctrl_mutex);
	pinctrl_select_state(chip->warp_gpio.pinctrl, chip->warp_gpio.gpio_data_sleep);/* PULL_down */
	gpio_direction_output(chip->warp_gpio.data_gpio, 0);	/* out 1 */
	mutex_unlock(&chip->pinctrl_mutex);
}

void opchg_set_reset_sleep(struct oplus_warp_chip *chip)
{
	if (chip->adapter_update_real == ADAPTER_FW_NEED_UPDATE || chip->btb_temp_over || chip->mcu_update_ing) {
		chg_debug(" adapter_fw_need_update:%d,btb_temp_over:%d,mcu_update_ing:%d,return\n",
			chip->adapter_update_real, chip->btb_temp_over, chip->mcu_update_ing);
		return;
	}
	mutex_lock(&chip->pinctrl_mutex);
	gpio_direction_output(chip->warp_gpio.switch1_gpio, 0);	/* in 0*/
	gpio_direction_output(chip->warp_gpio.reset_gpio, 0); /* out 0 */
	usleep_range(10000, 10000);
#ifdef CONFIG_OPLUS_CHARGER_MTK
	pinctrl_select_state(chip->warp_gpio.pinctrl, chip->warp_gpio.gpio_reset_sleep); /* PULL_down */
#else
	pinctrl_select_state(chip->warp_gpio.pinctrl, chip->warp_gpio.gpio_reset_active); /* PULL_up */
#endif
	gpio_set_value(chip->warp_gpio.reset_gpio, 1);
	usleep_range(10000, 10000);
	gpio_direction_output(chip->warp_gpio.reset_gpio, 0); /* out 0 */
	usleep_range(1000, 1000);
	mutex_unlock(&chip->pinctrl_mutex);
	chg_debug("%s\n", __func__);
}

void opchg_set_reset_active(struct oplus_warp_chip *chip)
{
	if (chip->adapter_update_real == ADAPTER_FW_NEED_UPDATE
			|| chip->btb_temp_over || chip->mcu_update_ing) {
		chg_debug(" adapter_fw_need_update:%d,btb_temp_over:%d,mcu_update_ing:%d,return\n",
			chip->adapter_update_real, chip->btb_temp_over, chip->mcu_update_ing);
		return;
	}
	opchg_set_reset_active_force(chip);

}

void opchg_set_reset_active_force(struct oplus_warp_chip *chip)
{
	int active_level = 0;
	int sleep_level = 1;
	int mcu_hwid_type = OPLUS_WARP_MCU_HWID_UNKNOW;

	mcu_hwid_type = get_warp_mcu_type(chip);
#ifndef OPLUS_CHG_OP_DEF
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125) {
#else
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125
		|| is_warp_asic_hwid_check_by_i2c(chip)) {
#endif
		active_level = 1;
		sleep_level = 0;
	}
#ifndef OPLUS_CHG_OP_DEF
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826) {
#else
	if ((mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826) ||
	    ((chip->mcu_hwid_type == OPLUS_WARP_MCU_HWID_UNKNOW) &&
	     is_warp_asic_hwid_check_by_i2c(chip))) {
#endif
		if (oplus_is_rf_ftm_mode())
			return;
	}
	mutex_lock(&chip->pinctrl_mutex);
	gpio_direction_output(chip->warp_gpio.switch1_gpio, 0);	/* in 0*/
	gpio_direction_output(chip->warp_gpio.reset_gpio, active_level);		/* out 1 */

#ifdef CONFIG_OPLUS_CHARGER_MTK
	pinctrl_select_state(chip->warp_gpio.pinctrl,
		chip->warp_gpio.gpio_reset_sleep);	/* PULL_down */
#else
	pinctrl_select_state(chip->warp_gpio.pinctrl,
		chip->warp_gpio.gpio_reset_active);	/* PULL_up */
#endif

	gpio_set_value(chip->warp_gpio.reset_gpio, active_level);
	usleep_range(10000, 10000);
	gpio_set_value(chip->warp_gpio.reset_gpio, sleep_level);
	usleep_range(10000, 10000);
	gpio_set_value(chip->warp_gpio.reset_gpio, active_level);
	usleep_range(2500, 2500);
	if (chip->dpdm_switch_mode == WARP_CHARGER_MODE) {
		gpio_direction_output(chip->warp_gpio.switch1_gpio, 1);	/* in 1*/
	}
	mutex_unlock(&chip->pinctrl_mutex);
	chg_debug("%s\n", __func__);
}


int oplus_warp_get_reset_gpio_val(struct oplus_warp_chip *chip)
{
	return gpio_get_value(chip->warp_gpio.reset_gpio);
}

bool oplus_is_power_off_charging(struct oplus_warp_chip *chip)
{
#ifdef CONFIG_OPLUS_CHARGER_MTK
	if (get_boot_mode() == KERNEL_POWER_OFF_CHARGING_BOOT) {
		return true;
	} else {
		return false;
	}
#else
#ifndef CONFIG_OPLUS_CHG_OOS
	return qpnp_is_power_off_charging();
#else
	return false;
#endif
#endif
}

bool oplus_is_charger_reboot(struct oplus_warp_chip *chip)
{
#ifdef CONFIG_OPLUS_CHARGER_MTK
	int charger_type;

	charger_type = oplus_chg_get_chg_type();
	if (charger_type == 5) {
		chg_debug("dont need check fw_update\n");
		return true;
	} else {
		return false;
	}
#else
#ifndef CONFIG_OPLUS_CHG_OOS
	return qpnp_is_charger_reboot();
#else
	return false;
#endif
#endif
}

static void delay_reset_mcu_work_func(struct work_struct *work)
{
	struct delayed_work *dwork = to_delayed_work(work);
	struct oplus_warp_chip *chip = container_of(dwork,
		struct oplus_warp_chip, delay_reset_mcu_work);
	opchg_set_clock_sleep(chip);
	opchg_set_reset_active(chip);
}

void oplus_warp_delay_reset_mcu_init(struct oplus_warp_chip *chip)
{
	INIT_DELAYED_WORK(&chip->delay_reset_mcu_work, delay_reset_mcu_work_func);
}

static void oplus_warp_delay_reset_mcu(struct oplus_warp_chip *chip)
{
	schedule_delayed_work(&chip->delay_reset_mcu_work,
		round_jiffies_relative(msecs_to_jiffies(1500)));
}

static bool is_allow_fast_chg_real(struct oplus_warp_chip *chip)
{
	int temp = 0;
	int cap = 0;
	int chg_type = 0;
	int volt = 0;
	int mcu_hwid_type = OPLUS_WARP_MCU_HWID_UNKNOW;

	temp = oplus_chg_get_chg_temperature();
	cap = oplus_chg_get_ui_soc();
	chg_type = oplus_chg_get_chg_type();
	volt = oplus_gauge_get_prev_batt_mvolts_2cell_min();

	if (chg_type != POWER_SUPPLY_TYPE_USB_DCP) {
		return false;
	}
	if (temp < chip->warp_low_temp) {
		return false;
	}
	if (temp >= chip->warp_high_temp) {
		return false;
	}

	mcu_hwid_type = get_warp_mcu_type(chip);
	chg_err("temp is %d, volt is %d, suspend_charger is %d, mcu_hwid_type is %d\n",
		temp, volt, chip->suspend_charger, mcu_hwid_type);
#ifndef OPLUS_CHG_OP_DEF
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125) {
#else
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125
		|| is_warp_asic_hwid_check_by_i2c(chip)) {
#endif
		if (!chip->suspend_charger) {
			if (temp < oplus_chg_get_cool_bat_decidegc()) {
				if (volt < chip->warp_cool_bat_volt) {
					return false;
				}
			} else if (temp <
				   oplus_chg_get_little_cool_bat_decidegc()) {
				if (volt < chip->warp_little_cool_bat_volt) {
					return false;
				}
			} else if (temp < oplus_chg_get_normal_bat_decidegc()) {
				if (volt < chip->warp_normal_bat_volt) {
					return false;
				}
			} else if (temp < chip->warp_high_temp) {
				if (volt < chip->warp_warm_bat_volt) {
					return false;
				}
			}
		} else {
			chip->suspend_charger = false;
			if (temp < oplus_chg_get_cool_bat_decidegc()) {
				if (volt < chip->warp_cool_bat_suspend_volt) {
					return false;
				}
			} else if (temp <
				   oplus_chg_get_little_cool_bat_decidegc()) {
				if (volt < chip->warp_little_cool_bat_suspend_volt) {
					return false;
				}
			} else if (temp < oplus_chg_get_normal_bat_decidegc()) {
				if (volt < chip->warp_normal_bat_suspend_volt) {
					return false;
				}
			} else if (temp < chip->warp_high_temp) {
				if (volt < chip->warp_warm_bat_suspend_volt) {
					return false;
				}
			}
		}
	}

	if (cap < chip->warp_low_soc) {
		return false;
	}
	if (cap > chip->warp_high_soc) {
		return false;
	}
	if (oplus_warp_get_fastchg_to_normal() == true) {
		chg_debug(" oplus_warp_get_fastchg_to_normal is true\n");
		return false;
	}

	if(chip->disable_real_fast_chg)
		return false;

	return true;
}

static bool is_allow_fast_chg_dummy(struct oplus_warp_chip *chip)
{
	int chg_type = 0;
	bool allow_real = false;
	int mcu_hwid_type = OPLUS_WARP_MCU_HWID_UNKNOW;

	chg_type = oplus_chg_get_chg_type();
	if (chg_type != POWER_SUPPLY_TYPE_USB_DCP) {
		chip->reset_adapter = false;
		chg_err("chg_type unkown return false\n");
		return false;
	}
	if (oplus_warp_get_fastchg_to_normal() == true) {
		chip->reset_adapter = false;
		chg_debug(" fast_switch_to_noraml is true\n");
		return false;
	}
	allow_real = is_allow_fast_chg_real(chip);
	if (oplus_warp_get_fastchg_dummy_started() == true && (!allow_real)) {
		chip->reset_adapter = false;
		chg_debug(" dummy_started true, allow_real false\n");
		return false;
	}

	mcu_hwid_type = get_warp_mcu_type(chip);
#ifndef OPLUS_CHG_OP_DEF
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125) {
#else
	if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
		|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125
		|| is_warp_asic_hwid_check_by_i2c(chip)) {
#endif
		if (oplus_warp_get_fastchg_dummy_started() == true && allow_real && !chip->reset_adapter){
			chip->reset_adapter = true;
			chip->suspend_charger = true;
			oplus_chg_suspend_charger();
			oplus_chg_set_charger_type_unknown();
			chg_debug(" dummy_started true, allow_real true, reset adapter\n");
			return false;
		}
	}
	oplus_warp_set_fastchg_allow(allow_real);
	return true;
}

#ifndef OPLUS_CHG_OP_DEF
void switch_fast_chg(struct oplus_warp_chip *chip)
{
	bool allow_real = false;

	if (chip->dpdm_switch_mode == WARP_CHARGER_MODE
		&& gpio_get_value(chip->warp_gpio.switch1_gpio) == 1)
		{
		if (oplus_warp_get_fastchg_started() == false) {
			allow_real = is_allow_fast_chg_real(chip);
			oplus_warp_set_fastchg_allow(allow_real);
		}
		return;
	}

	if (is_allow_fast_chg_dummy(chip) == true) {
		if (oplus_warp_get_adapter_update_status() == ADAPTER_FW_UPDATE_FAIL) {
			oplus_warp_delay_reset_mcu(chip);
			opchg_set_switch_mode(chip, WARP_CHARGER_MODE);
		} else {
			if (oplus_warp_get_fastchg_allow() == false
					&& oplus_warp_get_fastchg_to_warm() == true) {
				chg_err(" fastchg_allow false, to_warm true, don't switch to warp mode\n");
			} else {
				opchg_set_clock_sleep(chip);
				opchg_set_reset_active(chip);
				opchg_set_switch_mode(chip, WARP_CHARGER_MODE);

				if (opchg_get_mcu_update_state() == false &&
				    oplus_warp_check_asic_fw_status() == 0) {
					chg_err("check fw fail, go to update fw!\n");
					oplus_chg_set_chargerid_switch_val(0);
					opchg_set_switch_mode(
						chip, NORMAL_CHARGER_MODE);
					oplus_chg_clear_chargerid_info();
					oplus_warp_fw_update_work_plug_in();
				}
			}
		}
	}
	chg_err(" end, allow_fast_chg:%d\n", oplus_warp_get_fastchg_allow());
}
#else
bool switch_fast_chg(struct oplus_warp_chip *chip)
{
	bool allow_real = false;

	if (chip->dpdm_switch_mode == WARP_CHARGER_MODE
		&& gpio_get_value(chip->warp_gpio.switch1_gpio) == 1)
		{
		if (oplus_warp_get_fastchg_started() == false) {
			allow_real = is_allow_fast_chg_real(chip);
			oplus_warp_set_fastchg_allow(allow_real);
			return allow_real;
		} else {
			return true;
		}
	}

	if (is_allow_fast_chg_dummy(chip) == true) {
		if (oplus_warp_get_adapter_update_status() == ADAPTER_FW_UPDATE_FAIL) {
			oplus_warp_delay_reset_mcu(chip);
			opchg_set_switch_mode(chip, WARP_CHARGER_MODE);
			allow_real = true;
		} else {
			if (oplus_warp_get_fastchg_allow() == false
					&& oplus_warp_get_fastchg_to_warm() == true) {
				chg_err(" fastchg_allow false, to_warm true, don't switch to warp mode\n");
				allow_real = false;
			} else {
				opchg_set_clock_sleep(chip);
				opchg_set_reset_active(chip);
				opchg_set_switch_mode(chip, WARP_CHARGER_MODE);
				allow_real = true;
				if(opchg_get_mcu_update_state() == false &&
				   oplus_warp_check_asic_fw_status() == 0) {
					chg_err("check fw fail, go to update fw!\n");
					oplus_chg_set_chargerid_switch_val(0);
					opchg_set_switch_mode(chip, NORMAL_CHARGER_MODE);
					oplus_chg_clear_chargerid_info();
					oplus_warp_fw_update_work_plug_in();
				}
			}
		}
	} else {
		allow_real = false;
	}
	chg_err(" end, allow_fast_chg:%d\n", oplus_warp_get_fastchg_allow());
	return allow_real;
}
#endif

int oplus_warp_get_ap_clk_gpio_val(struct oplus_warp_chip *chip)
{
	return gpio_get_value(chip->warp_gpio.clock_gpio);
}

int opchg_get_gpio_ap_data(struct oplus_warp_chip *chip)
{
	return gpio_get_value(chip->warp_gpio.data_gpio);
}

int opchg_get_clk_gpio_num(struct oplus_warp_chip *chip)
{
	return chip->warp_gpio.clock_gpio;
}

int opchg_get_data_gpio_num(struct oplus_warp_chip *chip)
{
	return chip->warp_gpio.data_gpio;
}

int opchg_read_ap_data(struct oplus_warp_chip *chip)
{
	int bit = 0;
	opchg_set_clock_active(chip);
	usleep_range(1000, 1000);
	opchg_set_clock_sleep(chip);
	usleep_range(19000, 19000);
	bit = gpio_get_value(chip->warp_gpio.data_gpio);
	return bit;
}

void opchg_reply_mcu_data(struct oplus_warp_chip *chip, int ret_info, int device_type)
{
	int i = 0;
	int reply_counts = 0;

	if (chip->warp_multistep_adjust_current_support == false) {
		reply_counts = 3;
	} else {
		if (chip->warp_reply_mcu_bits == 4) {
			reply_counts = 4;
		} else if (chip->warp_reply_mcu_bits == 7) {
			reply_counts = 7;
		} else {
			reply_counts = 3;
		}
	}
	chg_err("reply_counts = %d,ret_info:%d\n", reply_counts, ret_info);
	if (chip->w_soc_temp_to_mcu == false) {
		for (i = 1; i < reply_counts; i++) {
				gpio_set_value(chip->warp_gpio.data_gpio, (ret_info >> (reply_counts - i - 1)) & 0x01);
				chg_err("send_bit[%d] = %d\n", i, (ret_info >> (reply_counts - i - 1)) & 0x01);
				opchg_set_clock_active(chip);
				usleep_range(1000, 1000);
				opchg_set_clock_sleep(chip);
				usleep_range(19000, 19000);
		}
		gpio_set_value(chip->warp_gpio.data_gpio, device_type);
		chg_err("i=%d, device_type = %d\n", i, device_type);
		opchg_set_clock_active(chip);
		usleep_range(1000, 1000);
		opchg_set_clock_sleep(chip);
		usleep_range(19000, 19000);
	} else {
		chip->w_soc_temp_to_mcu = false;
		for (i = 0; i < reply_counts; i++) {
				gpio_set_value(chip->warp_gpio.data_gpio, (ret_info >> (reply_counts - i - 1)) & 0x01);
				chg_err("send_bit[%d] = %d\n", i, (ret_info >> (reply_counts - i - 1)) & 0x01);
				opchg_set_clock_active(chip);
				usleep_range(1000, 1000);
				opchg_set_clock_sleep(chip);
				usleep_range(19000, 19000);
		}
	}
}


void opchg_reply_mcu_data_4bits
		(struct oplus_warp_chip *chip, int ret_info, int device_type)
{
	int i = 0;
	for (i = 0; i < 4; i++) {
		if (i == 0) {					/*tell mcu1503 device_type*/
			gpio_set_value(chip->warp_gpio.data_gpio, ret_info >> 2);
			chg_err("first_send_bit = %d\n", ret_info >> 2);
		} else if (i == 1) {
			gpio_set_value(chip->warp_gpio.data_gpio, (ret_info >> 1) & 0x1);
			chg_err("second_send_bit = %d\n", (ret_info >> 1) & 0x1);
		} else if (i == 2) {
			gpio_set_value(chip->warp_gpio.data_gpio, ret_info & 0x1);
			chg_err("third_send_bit = %d\n", ret_info & 0x1);
		}else {
			gpio_set_value(chip->warp_gpio.data_gpio, device_type);
			chg_err("device_type = %d\n", device_type);
		}
		opchg_set_clock_active(chip);
		usleep_range(1000, 1000);
		opchg_set_clock_sleep(chip);
		usleep_range(19000, 19000);
	}
}


void opchg_set_switch_fast_charger(struct oplus_warp_chip *chip)
{
	gpio_direction_output(chip->warp_gpio.switch1_gpio, 1);	/* out 1*/
	if (chip->warp_gpio.switch1_ctr1_gpio > 0) {//asic rk826
#ifndef OPLUS_CHG_OP_DEF
		gpio_direction_output(chip->warp_gpio.switch1_ctr1_gpio, 0);        /* out 0*/
#else
		gpio_direction_output(chip->warp_gpio.switch1_ctr1_gpio, 1);        /* out 1*/
#endif
	}
}

void opchg_set_warp_chargerid_switch_val(struct oplus_warp_chip *chip, int value)
{
	int level = 0;

	if (value == 1)
		level = 1;
	else if (value == 0)
		level = 0;
	else
		return;
	/*
	if (chip->warp_gpio.switch1_ctr1_gpio > 0) {//asic rk826/op10
		if (level == 1) {
			gpio_direction_output(chip->warp_gpio.reset_gpio, 1);
			gpio_set_value(chip->warp_gpio.reset_gpio, 1);
		}
		gpio_direction_output(chip->warp_gpio.switch1_ctr1_gpio, level);
		chg_err("switch1_gpio[%d], switch1_ctr1_gpio[%d]\n",
			gpio_get_value(chip->warp_gpio.switch1_gpio),
			gpio_get_value(chip->warp_gpio.switch1_ctr1_gpio));
		if (level == 0) {
			gpio_direction_output(chip->warp_gpio.reset_gpio, 0);
			gpio_set_value(chip->warp_gpio.reset_gpio, 0);
		}
	}
	*/
}

void opchg_set_switch_normal_charger(struct oplus_warp_chip *chip)
{
	if (chip->warp_gpio.switch1_gpio > 0) {
		gpio_direction_output(chip->warp_gpio.switch1_gpio, 0);	/* in 0*/
	}
	if (chip->warp_gpio.switch1_ctr1_gpio > 0) {//asic rk826
		gpio_direction_output(chip->warp_gpio.switch1_ctr1_gpio, 0);/* out 0*/
		/*gpio_set_value(chip->warp_gpio.reset_gpio, 0);*/
	}
}

void opchg_set_switch_earphone(struct oplus_warp_chip *chip)
{
	return;
}

void opchg_set_switch_mode(struct oplus_warp_chip *chip, int mode)
{
	int retry = 10;
	int mcu_hwid_type = OPLUS_WARP_MCU_HWID_UNKNOW;
#ifdef OPLUS_CHG_OP_DEF
	struct oplus_chg_chip *chg_chip = oplus_chg_get_chg_struct();
#endif

	if (chip->adapter_update_real == ADAPTER_FW_NEED_UPDATE || chip->btb_temp_over) {
		chg_err("adapter_fw_need_update: %d, btb_temp_over: %d\n",
			chip->adapter_update_real, chip->btb_temp_over);
		return;
	}
	if (mode == WARP_CHARGER_MODE && chip->mcu_update_ing) {
		chg_err(" mcu_update_ing, don't switch to warp mode\n");
		return;
	}

	mcu_hwid_type = get_warp_mcu_type(chip);

	switch (mode) {
	case WARP_CHARGER_MODE:	       /*11*/
#ifdef OPLUS_CHG_OP_DEF
		if (chg_chip && chg_chip->chg_ops->disconnect_pd && chg_chip->is_oplus_svid)
			chg_chip->chg_ops->disconnect_pd(true);
#endif
#ifndef OPLUS_CHG_OP_DEF
		if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
			|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
			|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125) {
#else
		if (mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RK826
			|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_OP10
			|| mcu_hwid_type == OPLUS_WARP_ASIC_HWID_RT5125
			|| is_warp_asic_hwid_check_by_i2c(chip)) {
#endif
			do {
				if (gpio_get_value(chip->warp_gpio.reset_gpio) == 1) {
					opchg_set_switch_fast_charger(chip);
					chg_err(" warp mode, switch1_gpio:%d\n", gpio_get_value(chip->warp_gpio.switch1_gpio));
					break;
				}
				usleep_range(5000,5000);
			} while((--retry > 0));
			break;
		} else {
			opchg_set_switch_fast_charger(chip);
			chg_err(" warp mode, switch1_gpio:%d\n", gpio_get_value(chip->warp_gpio.switch1_gpio));
			break;
		}
	case HEADPHONE_MODE:		  /*10*/
#ifdef OPLUS_CHG_OP_DEF
		if (chg_chip && chg_chip->chg_ops->disconnect_pd && chg_chip->is_oplus_svid)
			chg_chip->chg_ops->disconnect_pd(false);
		oplus_chg_update_float_voltage_by_fastchg(false);
#endif
		opchg_set_switch_earphone(chip);
		chg_err(" headphone mode, switch1_gpio:%d\n", gpio_get_value(chip->warp_gpio.switch1_gpio));
		break;
	case NORMAL_CHARGER_MODE:	    /*01*/
	default:
#ifdef OPLUS_CHG_OP_DEF
		if (chg_chip && chg_chip->chg_ops->disconnect_pd && chg_chip->is_oplus_svid)
			chg_chip->chg_ops->disconnect_pd(false);
		oplus_chg_update_float_voltage_by_fastchg(false);
#endif
		opchg_set_switch_normal_charger(chip);
		chg_err(" normal mode, switch1_gpio:%d\n", gpio_get_value(chip->warp_gpio.switch1_gpio));
		break;
	}
	chip->dpdm_switch_mode = mode;
}

int oplus_warp_get_switch_gpio_val(struct oplus_warp_chip *chip)
{
	return gpio_get_value(chip->warp_gpio.switch1_gpio);
}

void reset_fastchg_after_usbout(struct oplus_warp_chip *chip)
{
	if (oplus_warp_get_fastchg_started() == false) {
		chg_err(" switch off fastchg\n");
		oplus_warp_set_fastchg_type_unknow();
		opchg_set_switch_mode(chip, NORMAL_CHARGER_MODE);
		if (oplus_warp_get_fastchg_dummy_started() == false) {
			oplus_warp_set_mcu_sleep();
		}
	}
	oplus_warp_set_fastchg_to_normal_false();
	oplus_warp_set_fastchg_to_warm_false();
	oplus_warp_set_fastchg_low_temp_full_false();
	oplus_warp_set_fastchg_dummy_started_false();
}

static irqreturn_t irq_rx_handler(int irq, void *dev_id)
{
	oplus_warp_shedule_fastchg_work();
	return IRQ_HANDLED;
}

void oplus_warp_data_irq_init(struct oplus_warp_chip *chip)
{
#ifdef CONFIG_OPLUS_CHARGER_MTK
	struct device_node *node = NULL;
	struct device_node *node_new = NULL;
	u32 intr[2] = {0, 0};

	node = of_find_compatible_node(NULL, NULL, "mediatek, WARP_AP_DATA-eint");
	node_new = of_find_compatible_node(NULL, NULL, "mediatek, WARP_EINT_NEW_FUNCTION");
	if (node) {
		if (node_new) {
			chip->warp_gpio.data_irq = gpio_to_irq(chip->warp_gpio.data_gpio);
			chg_err("warp_gpio.data_irq:%d\n", chip->warp_gpio.data_irq);
		} else {
			of_property_read_u32_array(node , "interrupts", intr, ARRAY_SIZE(intr));
			chg_debug(" intr[0]  = %d, intr[1]  = %d\r\n", intr[0], intr[1]);
			chip->warp_gpio.data_irq = irq_of_parse_and_map(node, 0);
		}
	} else {
		chg_err(" node not exist!\r\n");
		chip->warp_gpio.data_irq = CUST_EINT_MCU_AP_DATA;
	}
#else
	chip->warp_gpio.data_irq = gpio_to_irq(chip->warp_gpio.data_gpio);
#endif
}

void oplus_warp_eint_register(struct oplus_warp_chip *chip)
{
#ifdef CONFIG_OPLUS_CHARGER_MTK
	static int register_status = 0;
	int ret = 0;
	struct device_node *node = NULL;
	node = of_find_compatible_node(NULL, NULL, "mediatek, WARP_EINT_NEW_FUNCTION");
	if (node) {
		opchg_set_data_active(chip);
		ret = request_irq(chip->warp_gpio.data_irq, (irq_handler_t)irq_rx_handler,
				IRQF_TRIGGER_RISING, "WARP_AP_DATA-eint", chip);
		if (ret < 0) {
			chg_err("ret = %d, oplus_warp_eint_register failed to request_irq \n", ret);
		}
	} else {
		if (!register_status) {
			opchg_set_data_active(chip);
			ret = request_irq(chip->warp_gpio.data_irq, (irq_handler_t)irq_rx_handler,
					IRQF_TRIGGER_RISING, "WARP_AP_DATA-eint",  NULL);
			if (ret) {
				chg_err("ret = %d, oplus_warp_eint_register failed to request_irq \n", ret);
			}
			register_status = 1;
		} else {
			chg_debug("enable_irq!\r\n");
			enable_irq(chip->warp_gpio.data_irq);
		}
	}
#else
	int retval = 0;
	opchg_set_data_active(chip);
	retval = request_irq(chip->warp_gpio.data_irq, irq_rx_handler, IRQF_TRIGGER_RISING, "mcu_data", chip);
	if (retval < 0) {
		chg_err("request ap rx irq failed.\n");
	}
#ifdef OPLUS_CHG_OP_DEF

	enable_irq_wake(chip->warp_gpio.data_irq);
#endif
#endif
}

void oplus_warp_eint_unregister(struct oplus_warp_chip *chip)
{
#ifdef CONFIG_OPLUS_CHARGER_MTK
	struct device_node *node = NULL;
	node = of_find_compatible_node(NULL, NULL, "mediatek, WARP_EINT_NEW_FUNCTION");
	chg_debug("disable_irq_mtk!\r\n");
	if (node) {
		free_irq(chip->warp_gpio.data_irq, chip);
	} else {
		disable_irq(chip->warp_gpio.data_irq);
	}
#else
	free_irq(chip->warp_gpio.data_irq, chip);
#endif
}

