$date
	Sun Aug 06 21:32:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module D_filp_flop_tb $end
$var wire 1 ! Q_hat $end
$var wire 1 " Q $end
$var reg 1 # clk $end
$var reg 1 $ data_input $end
$scope module Dff_test $end
$var wire 1 " Q $end
$var wire 1 ! Q_hat $end
$var wire 1 # clk $end
$var wire 1 % d_and_c $end
$var wire 1 $ data_input $end
$var wire 1 & r_and_c $end
$var wire 1 ' reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
0&
0%
x$
0#
x"
x!
$end
#5
1!
0"
1'
1&
0$
1#
#10
0'
0&
1$
0#
#15
1"
0!
1%
1#
#20
1'
0%
0$
0#
#25
1"
0'
1%
0&
1$
1#
#30
0%
0#
