21:35:20 INFO  : Registering command handlers for SDK TCF services
21:35:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\DSP_test\DSP_test_v1\DSP_test_v1.sdk\temp_xsdb_launch_script.tcl
21:35:27 INFO  : XSCT server has started successfully.
21:35:32 INFO  : Successfully done setting XSCT server connection channel  
21:35:32 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper.hdf.
21:35:32 INFO  : Successfully done setting SDK workspace  
21:35:49 INFO  : Registering command handlers for SDK TCF services
21:35:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\DSP_test\DSP_test_v1\DSP_test_v1.sdk\temp_xsdb_launch_script.tcl
21:35:52 INFO  : XSCT server has started successfully.
21:35:52 INFO  : Successfully done setting XSCT server connection channel  
21:35:52 INFO  : Successfully done setting SDK workspace  
21:35:52 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper.hdf.
21:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:01 INFO  : 'jtag frequency' command is executed.
21:55:01 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:55:01 INFO  : Context for 'APU' is selected.
21:55:02 INFO  : System reset is completed.
21:55:05 INFO  : 'after 3000' command is executed.
21:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:07 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system.hdf'.
21:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : 'ps7_init' command is executed.
21:55:08 INFO  : 'ps7_post_config' command is executed.
21:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/DSP_test_v1/Debug/DSP_test_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/DSP_test_v1/Debug/DSP_test_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : 'con' command is executed.
21:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:09 INFO  : Disconnected from the channel tcfchan#1.
21:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:24 INFO  : 'jtag frequency' command is executed.
21:57:24 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:57:25 INFO  : Context for 'APU' is selected.
21:57:25 INFO  : System reset is completed.
21:57:28 INFO  : 'after 3000' command is executed.
21:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:31 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
21:57:32 INFO  : Context for 'APU' is selected.
21:57:34 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system.hdf'.
21:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:34 INFO  : Context for 'APU' is selected.
21:57:35 INFO  : 'ps7_init' command is executed.
21:57:35 INFO  : 'ps7_post_config' command is executed.
21:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:36 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/DSP_test_v1/Debug/DSP_test_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/DSP_test_v1/Debug/DSP_test_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:36 INFO  : 'con' command is executed.
21:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:36 INFO  : Disconnected from the channel tcfchan#2.
22:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:07 INFO  : 'jtag frequency' command is executed.
22:19:07 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:19:07 INFO  : Context for 'APU' is selected.
22:19:07 INFO  : System reset is completed.
22:19:10 INFO  : 'after 3000' command is executed.
22:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:12 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
22:19:12 INFO  : Context for 'APU' is selected.
22:19:14 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system.hdf'.
22:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:14 INFO  : Context for 'APU' is selected.
22:19:15 INFO  : 'ps7_init' command is executed.
22:19:15 INFO  : 'ps7_post_config' command is executed.
22:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:15 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/DSP_test_v1/Debug/DSP_test_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.sdk/DSP_test_v1/Debug/DSP_test_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:15 INFO  : 'con' command is executed.
22:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:15 INFO  : Disconnected from the channel tcfchan#3.
