-- -------------------------------------------------------------
--
--  Entity Declaration for inst_ec_e
--
-- Generated
--  by:  wig
--  on:  Wed May 11 18:40:42 2005
--  cmd: H:/work/eclipse/MIX/mix_0.pl -nodelta ../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ec_e-e.vhd,v 1.2 2005/10/06 11:16:05 wig Exp $
-- $Date: 2005/10/06 11:16:05 $
-- $Log: inst_ec_e-e.vhd,v $
-- Revision 1.2  2005/10/06 11:16:05  wig
-- Got testcoverage up, fixed generic problem, prepared report
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.52 2005/05/11 11:39:15 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.34 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_ec_e
--
entity inst_ec_e is
        -- Generics:
		-- No Generated Generics for Entity inst_ec_e


    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_ec_e
			p_mix_c_addr_12_0_gi	: in	std_ulogic_vector(12 downto 0);
			p_mix_c_bus_in_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			p_mix_v_select_2_2_gi	: in	std_ulogic; -- __W_SINGLEBITBUS
			p_mix_v_select_5_5_gi	: in	std_ulogic -- __W_SINGLEBITBUS
		-- End of Generated Port for Entity inst_ec_e
		);
end inst_ec_e;
--
-- End of Generated Entity inst_ec_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------



