#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x61ab8ed82dd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61ab8ed82f60 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x61ab8ed98800 .functor NOT 1, L_0x61ab8edc03c0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edc0120 .functor XOR 1, L_0x61ab8edbffc0, L_0x61ab8edc0080, C4<0>, C4<0>;
L_0x61ab8edc02b0 .functor XOR 1, L_0x61ab8edc0120, L_0x61ab8edc01e0, C4<0>, C4<0>;
v0x61ab8edbb760_0 .net *"_ivl_10", 0 0, L_0x61ab8edc01e0;  1 drivers
v0x61ab8edbb860_0 .net *"_ivl_12", 0 0, L_0x61ab8edc02b0;  1 drivers
v0x61ab8edbb940_0 .net *"_ivl_2", 0 0, L_0x61ab8edbd4e0;  1 drivers
v0x61ab8edbba00_0 .net *"_ivl_4", 0 0, L_0x61ab8edbffc0;  1 drivers
v0x61ab8edbbae0_0 .net *"_ivl_6", 0 0, L_0x61ab8edc0080;  1 drivers
v0x61ab8edbbc10_0 .net *"_ivl_8", 0 0, L_0x61ab8edc0120;  1 drivers
v0x61ab8edbbcf0_0 .net "a", 0 0, v0x61ab8edb7e70_0;  1 drivers
v0x61ab8edbbd90_0 .net "b", 0 0, v0x61ab8edb7f10_0;  1 drivers
v0x61ab8edbbe30_0 .net "c", 0 0, v0x61ab8edb7fb0_0;  1 drivers
v0x61ab8edbbed0_0 .var "clk", 0 0;
v0x61ab8edbbf70_0 .net "d", 0 0, v0x61ab8edb80f0_0;  1 drivers
v0x61ab8edbc010_0 .net "q_dut", 0 0, L_0x61ab8edbfe60;  1 drivers
v0x61ab8edbc0b0_0 .net "q_ref", 0 0, L_0x61ab8ed71b60;  1 drivers
v0x61ab8edbc150_0 .var/2u "stats1", 159 0;
v0x61ab8edbc1f0_0 .var/2u "strobe", 0 0;
v0x61ab8edbc290_0 .net "tb_match", 0 0, L_0x61ab8edc03c0;  1 drivers
v0x61ab8edbc350_0 .net "tb_mismatch", 0 0, L_0x61ab8ed98800;  1 drivers
v0x61ab8edbc410_0 .net "wavedrom_enable", 0 0, v0x61ab8edb81e0_0;  1 drivers
v0x61ab8edbc4b0_0 .net "wavedrom_title", 511 0, v0x61ab8edb8280_0;  1 drivers
L_0x61ab8edbd4e0 .concat [ 1 0 0 0], L_0x61ab8ed71b60;
L_0x61ab8edbffc0 .concat [ 1 0 0 0], L_0x61ab8ed71b60;
L_0x61ab8edc0080 .concat [ 1 0 0 0], L_0x61ab8edbfe60;
L_0x61ab8edc01e0 .concat [ 1 0 0 0], L_0x61ab8ed71b60;
L_0x61ab8edc03c0 .cmp/eeq 1, L_0x61ab8edbd4e0, L_0x61ab8edc02b0;
S_0x61ab8ed87890 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x61ab8ed82f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x61ab8ed71b60 .functor OR 1, v0x61ab8edb7fb0_0, v0x61ab8edb7f10_0, C4<0>, C4<0>;
v0x61ab8ed989a0_0 .net "a", 0 0, v0x61ab8edb7e70_0;  alias, 1 drivers
v0x61ab8ed98a40_0 .net "b", 0 0, v0x61ab8edb7f10_0;  alias, 1 drivers
v0x61ab8ed71cc0_0 .net "c", 0 0, v0x61ab8edb7fb0_0;  alias, 1 drivers
v0x61ab8ed71d60_0 .net "d", 0 0, v0x61ab8edb80f0_0;  alias, 1 drivers
v0x61ab8edb74b0_0 .net "q", 0 0, L_0x61ab8ed71b60;  alias, 1 drivers
S_0x61ab8edb7660 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x61ab8ed82f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x61ab8edb7e70_0 .var "a", 0 0;
v0x61ab8edb7f10_0 .var "b", 0 0;
v0x61ab8edb7fb0_0 .var "c", 0 0;
v0x61ab8edb8050_0 .net "clk", 0 0, v0x61ab8edbbed0_0;  1 drivers
v0x61ab8edb80f0_0 .var "d", 0 0;
v0x61ab8edb81e0_0 .var "wavedrom_enable", 0 0;
v0x61ab8edb8280_0 .var "wavedrom_title", 511 0;
E_0x61ab8ed82880/0 .event negedge, v0x61ab8edb8050_0;
E_0x61ab8ed82880/1 .event posedge, v0x61ab8edb8050_0;
E_0x61ab8ed82880 .event/or E_0x61ab8ed82880/0, E_0x61ab8ed82880/1;
E_0x61ab8ed82ad0 .event posedge, v0x61ab8edb8050_0;
E_0x61ab8ed6a820 .event negedge, v0x61ab8edb8050_0;
S_0x61ab8edb7970 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x61ab8edb7660;
 .timescale -12 -12;
v0x61ab8edb7b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x61ab8edb7c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x61ab8edb7660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x61ab8edb83e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x61ab8ed82f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x61ab8ed882c0 .functor NOT 1, v0x61ab8edb7e70_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbc710 .functor NOT 1, v0x61ab8edb7f10_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbc7d0 .functor AND 1, L_0x61ab8ed882c0, L_0x61ab8edbc710, C4<1>, C4<1>;
L_0x61ab8edbc870 .functor NOT 1, v0x61ab8edb7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbc910 .functor AND 1, L_0x61ab8edbc7d0, L_0x61ab8edbc870, C4<1>, C4<1>;
L_0x61ab8edbc9d0 .functor AND 1, L_0x61ab8edbc910, v0x61ab8edb80f0_0, C4<1>, C4<1>;
L_0x61ab8edbcb60 .functor NOT 1, v0x61ab8edb7e70_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbcbd0 .functor NOT 1, v0x61ab8edb7f10_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbcc90 .functor AND 1, L_0x61ab8edbcb60, L_0x61ab8edbcbd0, C4<1>, C4<1>;
L_0x61ab8edbcd50 .functor AND 1, L_0x61ab8edbcc90, v0x61ab8edb7fb0_0, C4<1>, C4<1>;
L_0x61ab8edbce70 .functor NOT 1, v0x61ab8edb80f0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbcee0 .functor AND 1, L_0x61ab8edbcd50, L_0x61ab8edbce70, C4<1>, C4<1>;
L_0x61ab8edbd010 .functor OR 1, L_0x61ab8edbc9d0, L_0x61ab8edbcee0, C4<0>, C4<0>;
L_0x61ab8edbd120 .functor NOT 1, v0x61ab8edb7e70_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbcfa0 .functor AND 1, L_0x61ab8edbd120, v0x61ab8edb7f10_0, C4<1>, C4<1>;
L_0x61ab8edbd260 .functor NOT 1, v0x61ab8edb7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbd360 .functor AND 1, L_0x61ab8edbcfa0, L_0x61ab8edbd260, C4<1>, C4<1>;
L_0x61ab8edbd470 .functor NOT 1, v0x61ab8edb80f0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbd580 .functor AND 1, L_0x61ab8edbd360, L_0x61ab8edbd470, C4<1>, C4<1>;
L_0x61ab8edbd690 .functor OR 1, L_0x61ab8edbd010, L_0x61ab8edbd580, C4<0>, C4<0>;
L_0x61ab8edbd850 .functor NOT 1, v0x61ab8edb7e70_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbd8c0 .functor AND 1, L_0x61ab8edbd850, v0x61ab8edb7f10_0, C4<1>, C4<1>;
L_0x61ab8edbdb50 .functor AND 1, L_0x61ab8edbd8c0, v0x61ab8edb7fb0_0, C4<1>, C4<1>;
L_0x61ab8edbdd20 .functor NOT 1, v0x61ab8edb80f0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbde60 .functor AND 1, L_0x61ab8edbdb50, L_0x61ab8edbdd20, C4<1>, C4<1>;
L_0x61ab8edbdf70 .functor OR 1, L_0x61ab8edbd690, L_0x61ab8edbde60, C4<0>, C4<0>;
L_0x61ab8edbe160 .functor NOT 1, v0x61ab8edb7f10_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbe1d0 .functor AND 1, v0x61ab8edb7e70_0, L_0x61ab8edbe160, C4<1>, C4<1>;
L_0x61ab8edbe490 .functor NOT 1, v0x61ab8edb7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbe500 .functor AND 1, L_0x61ab8edbe1d0, L_0x61ab8edbe490, C4<1>, C4<1>;
L_0x61ab8edbe710 .functor NOT 1, v0x61ab8edb80f0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbe890 .functor AND 1, L_0x61ab8edbe500, L_0x61ab8edbe710, C4<1>, C4<1>;
L_0x61ab8edbeab0 .functor OR 1, L_0x61ab8edbdf70, L_0x61ab8edbe890, C4<0>, C4<0>;
L_0x61ab8edbebc0 .functor NOT 1, v0x61ab8edb7f10_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbed50 .functor AND 1, v0x61ab8edb7e70_0, L_0x61ab8edbebc0, C4<1>, C4<1>;
L_0x61ab8edbee10 .functor AND 1, L_0x61ab8edbed50, v0x61ab8edb7fb0_0, C4<1>, C4<1>;
L_0x61ab8edbf000 .functor AND 1, L_0x61ab8edbee10, v0x61ab8edb80f0_0, C4<1>, C4<1>;
L_0x61ab8edbf0c0 .functor OR 1, L_0x61ab8edbeab0, L_0x61ab8edbf000, C4<0>, C4<0>;
L_0x61ab8edbf310 .functor AND 1, v0x61ab8edb7e70_0, v0x61ab8edb7f10_0, C4<1>, C4<1>;
L_0x61ab8edbf380 .functor NOT 1, v0x61ab8edb7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x61ab8edbf540 .functor AND 1, L_0x61ab8edbf310, L_0x61ab8edbf380, C4<1>, C4<1>;
L_0x61ab8edbf650 .functor AND 1, L_0x61ab8edbf540, v0x61ab8edb80f0_0, C4<1>, C4<1>;
L_0x61ab8edbf870 .functor OR 1, L_0x61ab8edbf0c0, L_0x61ab8edbf650, C4<0>, C4<0>;
L_0x61ab8edbf980 .functor AND 1, v0x61ab8edb7e70_0, v0x61ab8edb7f10_0, C4<1>, C4<1>;
L_0x61ab8edbfb60 .functor AND 1, L_0x61ab8edbf980, v0x61ab8edb7fb0_0, C4<1>, C4<1>;
L_0x61ab8edbfc20 .functor AND 1, L_0x61ab8edbfb60, v0x61ab8edb80f0_0, C4<1>, C4<1>;
L_0x61ab8edbfe60 .functor OR 1, L_0x61ab8edbf870, L_0x61ab8edbfc20, C4<0>, C4<0>;
v0x61ab8edb85c0_0 .net *"_ivl_0", 0 0, L_0x61ab8ed882c0;  1 drivers
v0x61ab8edb86a0_0 .net *"_ivl_10", 0 0, L_0x61ab8edbc9d0;  1 drivers
v0x61ab8edb8780_0 .net *"_ivl_12", 0 0, L_0x61ab8edbcb60;  1 drivers
v0x61ab8edb8870_0 .net *"_ivl_14", 0 0, L_0x61ab8edbcbd0;  1 drivers
v0x61ab8edb8950_0 .net *"_ivl_16", 0 0, L_0x61ab8edbcc90;  1 drivers
v0x61ab8edb8a80_0 .net *"_ivl_18", 0 0, L_0x61ab8edbcd50;  1 drivers
v0x61ab8edb8b60_0 .net *"_ivl_2", 0 0, L_0x61ab8edbc710;  1 drivers
v0x61ab8edb8c40_0 .net *"_ivl_20", 0 0, L_0x61ab8edbce70;  1 drivers
v0x61ab8edb8d20_0 .net *"_ivl_22", 0 0, L_0x61ab8edbcee0;  1 drivers
v0x61ab8edb8e00_0 .net *"_ivl_24", 0 0, L_0x61ab8edbd010;  1 drivers
v0x61ab8edb8ee0_0 .net *"_ivl_26", 0 0, L_0x61ab8edbd120;  1 drivers
v0x61ab8edb8fc0_0 .net *"_ivl_28", 0 0, L_0x61ab8edbcfa0;  1 drivers
v0x61ab8edb90a0_0 .net *"_ivl_30", 0 0, L_0x61ab8edbd260;  1 drivers
v0x61ab8edb9180_0 .net *"_ivl_32", 0 0, L_0x61ab8edbd360;  1 drivers
v0x61ab8edb9260_0 .net *"_ivl_34", 0 0, L_0x61ab8edbd470;  1 drivers
v0x61ab8edb9340_0 .net *"_ivl_36", 0 0, L_0x61ab8edbd580;  1 drivers
v0x61ab8edb9420_0 .net *"_ivl_38", 0 0, L_0x61ab8edbd690;  1 drivers
v0x61ab8edb9500_0 .net *"_ivl_4", 0 0, L_0x61ab8edbc7d0;  1 drivers
v0x61ab8edb95e0_0 .net *"_ivl_40", 0 0, L_0x61ab8edbd850;  1 drivers
v0x61ab8edb96c0_0 .net *"_ivl_42", 0 0, L_0x61ab8edbd8c0;  1 drivers
v0x61ab8edb97a0_0 .net *"_ivl_44", 0 0, L_0x61ab8edbdb50;  1 drivers
v0x61ab8edb9880_0 .net *"_ivl_46", 0 0, L_0x61ab8edbdd20;  1 drivers
v0x61ab8edb9960_0 .net *"_ivl_48", 0 0, L_0x61ab8edbde60;  1 drivers
v0x61ab8edb9a40_0 .net *"_ivl_50", 0 0, L_0x61ab8edbdf70;  1 drivers
v0x61ab8edb9b20_0 .net *"_ivl_52", 0 0, L_0x61ab8edbe160;  1 drivers
v0x61ab8edb9c00_0 .net *"_ivl_54", 0 0, L_0x61ab8edbe1d0;  1 drivers
v0x61ab8edb9ce0_0 .net *"_ivl_56", 0 0, L_0x61ab8edbe490;  1 drivers
v0x61ab8edb9dc0_0 .net *"_ivl_58", 0 0, L_0x61ab8edbe500;  1 drivers
v0x61ab8edb9ea0_0 .net *"_ivl_6", 0 0, L_0x61ab8edbc870;  1 drivers
v0x61ab8edb9f80_0 .net *"_ivl_60", 0 0, L_0x61ab8edbe710;  1 drivers
v0x61ab8edba060_0 .net *"_ivl_62", 0 0, L_0x61ab8edbe890;  1 drivers
v0x61ab8edba140_0 .net *"_ivl_64", 0 0, L_0x61ab8edbeab0;  1 drivers
v0x61ab8edba220_0 .net *"_ivl_66", 0 0, L_0x61ab8edbebc0;  1 drivers
v0x61ab8edba510_0 .net *"_ivl_68", 0 0, L_0x61ab8edbed50;  1 drivers
v0x61ab8edba5f0_0 .net *"_ivl_70", 0 0, L_0x61ab8edbee10;  1 drivers
v0x61ab8edba6d0_0 .net *"_ivl_72", 0 0, L_0x61ab8edbf000;  1 drivers
v0x61ab8edba7b0_0 .net *"_ivl_74", 0 0, L_0x61ab8edbf0c0;  1 drivers
v0x61ab8edba890_0 .net *"_ivl_76", 0 0, L_0x61ab8edbf310;  1 drivers
v0x61ab8edba970_0 .net *"_ivl_78", 0 0, L_0x61ab8edbf380;  1 drivers
v0x61ab8edbaa50_0 .net *"_ivl_8", 0 0, L_0x61ab8edbc910;  1 drivers
v0x61ab8edbab30_0 .net *"_ivl_80", 0 0, L_0x61ab8edbf540;  1 drivers
v0x61ab8edbac10_0 .net *"_ivl_82", 0 0, L_0x61ab8edbf650;  1 drivers
v0x61ab8edbacf0_0 .net *"_ivl_84", 0 0, L_0x61ab8edbf870;  1 drivers
v0x61ab8edbadd0_0 .net *"_ivl_86", 0 0, L_0x61ab8edbf980;  1 drivers
v0x61ab8edbaeb0_0 .net *"_ivl_88", 0 0, L_0x61ab8edbfb60;  1 drivers
v0x61ab8edbaf90_0 .net *"_ivl_90", 0 0, L_0x61ab8edbfc20;  1 drivers
v0x61ab8edbb070_0 .net "a", 0 0, v0x61ab8edb7e70_0;  alias, 1 drivers
v0x61ab8edbb110_0 .net "b", 0 0, v0x61ab8edb7f10_0;  alias, 1 drivers
v0x61ab8edbb200_0 .net "c", 0 0, v0x61ab8edb7fb0_0;  alias, 1 drivers
v0x61ab8edbb2f0_0 .net "d", 0 0, v0x61ab8edb80f0_0;  alias, 1 drivers
v0x61ab8edbb3e0_0 .net "q", 0 0, L_0x61ab8edbfe60;  alias, 1 drivers
S_0x61ab8edbb540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x61ab8ed82f60;
 .timescale -12 -12;
E_0x61ab8ed82620 .event anyedge, v0x61ab8edbc1f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x61ab8edbc1f0_0;
    %nor/r;
    %assign/vec4 v0x61ab8edbc1f0_0, 0;
    %wait E_0x61ab8ed82620;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61ab8edb7660;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb80f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7f10_0, 0;
    %assign/vec4 v0x61ab8edb7e70_0, 0;
    %wait E_0x61ab8ed6a820;
    %wait E_0x61ab8ed82ad0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb80f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7f10_0, 0;
    %assign/vec4 v0x61ab8edb7e70_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61ab8ed82880;
    %load/vec4 v0x61ab8edb7e70_0;
    %load/vec4 v0x61ab8edb7f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61ab8edb7fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61ab8edb80f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb80f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7f10_0, 0;
    %assign/vec4 v0x61ab8edb7e70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61ab8edb7c70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61ab8ed82880;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb80f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61ab8edb7f10_0, 0;
    %assign/vec4 v0x61ab8edb7e70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x61ab8ed82f60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ab8edbbed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ab8edbc1f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x61ab8ed82f60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x61ab8edbbed0_0;
    %inv;
    %store/vec4 v0x61ab8edbbed0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x61ab8ed82f60;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x61ab8edb8050_0, v0x61ab8edbc350_0, v0x61ab8edbbcf0_0, v0x61ab8edbbd90_0, v0x61ab8edbbe30_0, v0x61ab8edbbf70_0, v0x61ab8edbc0b0_0, v0x61ab8edbc010_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x61ab8ed82f60;
T_7 ;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x61ab8ed82f60;
T_8 ;
    %wait E_0x61ab8ed82880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61ab8edbc150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61ab8edbc150_0, 4, 32;
    %load/vec4 v0x61ab8edbc290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61ab8edbc150_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61ab8edbc150_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61ab8edbc150_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x61ab8edbc0b0_0;
    %load/vec4 v0x61ab8edbc0b0_0;
    %load/vec4 v0x61ab8edbc010_0;
    %xor;
    %load/vec4 v0x61ab8edbc0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61ab8edbc150_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x61ab8edbc150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61ab8edbc150_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth1/circuit4/iter0/response0/top_module.sv";
