#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep 25 11:50:29 2018
# Process ID: 20379
# Current directory: /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper.vdi
# Journal file: /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/pcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.523 ; gain = 298.992 ; free physical = 11326 ; free virtual = 28392
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_0_0/system_a3_slot_0_0.dcp' for cell 'system_i/a3_slot_0'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_1_0/system_a3_slot_1_0.dcp' for cell 'system_i/a3_slot_1'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_2_0/system_a3_slot_2_0.dcp' for cell 'system_i/a3_slot_2'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_3_0/system_a3_slot_3_0.dcp' for cell 'system_i/a3_slot_3'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_4_0/system_a3_slot_4_0.dcp' for cell 'system_i/a3_slot_4'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_5_0/system_a3_slot_5_0.dcp' for cell 'system_i/a3_slot_5'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_6_0/system_a3_slot_6_0.dcp' for cell 'system_i/a3_slot_6'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_7_0/system_a3_slot_7_0.dcp' for cell 'system_i/a3_slot_7'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_artico3_shuffler_0_0/system_artico3_shuffler_0_0.dcp' for cell 'system_i/artico3_shuffler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_reset_0_0/system_reset_0_0.dcp' for cell 'system_i/reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'system_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/axi_a3ctrl/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_a3ctrl/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1.dcp' for cell 'system_i/axi_a3data/s00_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_reset_0_0/system_reset_0_0_board.xdc] for cell 'system_i/reset_0/U0'
Finished Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_reset_0_0/system_reset_0_0_board.xdc] for cell 'system_i/reset_0/U0'
Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_reset_0_0/system_reset_0_0.xdc] for cell 'system_i/reset_0/U0'
Finished Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_reset_0_0/system_reset_0_0.xdc] for cell 'system_i/reset_0/U0'
Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/xczu9eg.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE. [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/xczu9eg.xdc:19]
Finished Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/xczu9eg.xdc]
Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/axi_a3data/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/axi_a3data/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/axi_a3ctrl/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/axi_a3ctrl/s00_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1950.723 ; gain = 566.199 ; free physical = 10576 ; free virtual = 27643
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -268 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -268 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2046.746 ; gain = 87.031 ; free physical = 10554 ; free virtual = 27623
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 3096 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aebb3225

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10154 ; free virtual = 27224
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 280 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1160b444d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10148 ; free virtual = 27218
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 31 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 687d9d45

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10143 ; free virtual = 27212
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 674 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 687d9d45

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10142 ; free virtual = 27212
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 687d9d45

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10142 ; free virtual = 27212
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10142 ; free virtual = 27212
Ending Logic Optimization Task | Checksum: 41aebdc4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2532.832 ; gain = 0.000 ; free physical = 10142 ; free virtual = 27212

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: f40e8359

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2596.832 ; gain = 64.000 ; free physical = 10137 ; free virtual = 27211
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2596.832 ; gain = 646.109 ; free physical = 10137 ; free virtual = 27211
INFO: [Common 17-1381] The checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -268 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2660.863 ; gain = 0.000 ; free physical = 10105 ; free virtual = 27183
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18c6519b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2660.863 ; gain = 0.000 ; free physical = 10105 ; free virtual = 27183
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2660.863 ; gain = 0.000 ; free physical = 10109 ; free virtual = 27187

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7bda00c1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3686.113 ; gain = 1025.250 ; free physical = 8750 ; free virtual = 26169

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eed84af9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 3725.156 ; gain = 1064.293 ; free physical = 8711 ; free virtual = 26132

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eed84af9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 3725.156 ; gain = 1064.293 ; free physical = 8711 ; free virtual = 26132
Phase 1 Placer Initialization | Checksum: eed84af9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 3725.156 ; gain = 1064.293 ; free physical = 8711 ; free virtual = 26132

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 209477637

Time (s): cpu = 00:01:39 ; elapsed = 00:01:18 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8571 ; free virtual = 25998

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 209477637

Time (s): cpu = 00:01:39 ; elapsed = 00:01:18 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8573 ; free virtual = 26000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ddbb1d9c

Time (s): cpu = 00:01:41 ; elapsed = 00:01:20 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8568 ; free virtual = 25995

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16fc3094d

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8565 ; free virtual = 25992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e35663a1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8565 ; free virtual = 25992

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 19f8e24d6

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8567 ; free virtual = 25994

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 19f8e24d6

Time (s): cpu = 00:01:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8567 ; free virtual = 25994

Phase 3.7 Small Shape Clustering
Phase 3.7 Small Shape Clustering | Checksum: 1cd6d05bf

Time (s): cpu = 00:01:45 ; elapsed = 00:01:23 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8550 ; free virtual = 25978

Phase 3.8 DP Optimization
Phase 3.8 DP Optimization | Checksum: 1c0439cef

Time (s): cpu = 00:01:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8546 ; free virtual = 25973

Phase 3.9 Flow Legalize Slice Clusters
Phase 3.9 Flow Legalize Slice Clusters | Checksum: 13724a161

Time (s): cpu = 00:01:51 ; elapsed = 00:01:26 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8547 ; free virtual = 25974

Phase 3.10 Slice Area Swap
Phase 3.10 Slice Area Swap | Checksum: 147454530

Time (s): cpu = 00:01:52 ; elapsed = 00:01:27 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8522 ; free virtual = 25950

Phase 3.11 Commit Slice Clusters
Phase 3.11 Commit Slice Clusters | Checksum: 180aeaabf

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8532 ; free virtual = 25961

Phase 3.12 Place Remaining
Phase 3.12 Place Remaining | Checksum: 188257721

Time (s): cpu = 00:01:58 ; elapsed = 00:01:30 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8527 ; free virtual = 25956

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: eba18a62

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8527 ; free virtual = 25955

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: eba18a62

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8534 ; free virtual = 25963
Phase 3 Detail Placement | Checksum: eba18a62

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8535 ; free virtual = 25963

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d4b1d787

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-40] Processed net system_i/reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 1158 loads.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17baa0e05

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8510 ; free virtual = 25939
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.125. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18abacb92

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8510 ; free virtual = 25939
Phase 4.1 Post Commit Optimization | Checksum: 18abacb92

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8510 ; free virtual = 25939

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18abacb92

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8522 ; free virtual = 25951

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2585859f8

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8499 ; free virtual = 25927

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 244d4a8f0

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8499 ; free virtual = 25928
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 244d4a8f0

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8500 ; free virtual = 25929
Ending Placer Task | Checksum: 1dec6b017

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8580 ; free virtual = 26009
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:40 . Memory (MB): peak = 3781.184 ; gain = 1120.320 ; free physical = 8580 ; free virtual = 26009
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3781.184 ; gain = 0.000 ; free physical = 8556 ; free virtual = 26007
INFO: [Common 17-1381] The checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3781.184 ; gain = 0.000 ; free physical = 8551 ; free virtual = 25985
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3781.184 ; gain = 0.000 ; free physical = 8574 ; free virtual = 26008
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3781.184 ; gain = 0.000 ; free physical = 8573 ; free virtual = 26007
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -268 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 670b18ce ConstDB: 0 ShapeSum: aa1e08e3 RouteDB: cd9d8e66

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1280647c5

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 4064.430 ; gain = 283.246 ; free physical = 8311 ; free virtual = 25751

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc53e792

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 4064.430 ; gain = 283.246 ; free physical = 8310 ; free virtual = 25751

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc53e792

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 4107.441 ; gain = 326.258 ; free physical = 8203 ; free virtual = 25644

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc53e792

Time (s): cpu = 00:01:34 ; elapsed = 00:01:20 . Memory (MB): peak = 4107.441 ; gain = 326.258 ; free physical = 8203 ; free virtual = 25644

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 725ad65f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:26 . Memory (MB): peak = 4226.770 ; gain = 445.586 ; free physical = 8187 ; free virtual = 25629

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18516f4d3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:33 . Memory (MB): peak = 4226.770 ; gain = 445.586 ; free physical = 8189 ; free virtual = 25630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.728  | TNS=0.000  | WHS=-1.670 | THS=-407.276|

Phase 2 Router Initialization | Checksum: 18d92d967

Time (s): cpu = 00:01:59 ; elapsed = 00:01:35 . Memory (MB): peak = 4226.770 ; gain = 445.586 ; free physical = 8186 ; free virtual = 25627

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 271503ddc

Time (s): cpu = 00:07:41 ; elapsed = 00:02:38 . Memory (MB): peak = 4495.754 ; gain = 714.570 ; free physical = 8013 ; free virtual = 25455

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3086
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.991 | TNS=-1714.692| WHS=-0.752 | THS=-42.381|

Phase 4.1 Global Iteration 0 | Checksum: 2233203da

Time (s): cpu = 00:29:02 ; elapsed = 00:09:11 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7817 ; free virtual = 25263

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.000 | TNS=-1723.957| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14ec8481b

Time (s): cpu = 00:30:12 ; elapsed = 00:09:35 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7815 ; free virtual = 25261

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.641 | TNS=-401.810| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23315aac8

Time (s): cpu = 00:33:58 ; elapsed = 00:12:04 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7896 ; free virtual = 25343

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.580 | TNS=-160.964| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2d55937c1

Time (s): cpu = 00:34:12 ; elapsed = 00:12:12 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7909 ; free virtual = 25356

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.592 | TNS=-154.615| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 18a14c198

Time (s): cpu = 00:34:45 ; elapsed = 00:12:36 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7901 ; free virtual = 25348
Phase 4 Rip-up And Reroute | Checksum: 18a14c198

Time (s): cpu = 00:34:45 ; elapsed = 00:12:36 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7901 ; free virtual = 25348

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1516706ce

Time (s): cpu = 00:34:50 ; elapsed = 00:12:37 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7907 ; free virtual = 25354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.580 | TNS=-160.761| WHS=0.015  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2c776e326

Time (s): cpu = 00:34:54 ; elapsed = 00:12:39 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7872 ; free virtual = 25319

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c776e326

Time (s): cpu = 00:34:54 ; elapsed = 00:12:39 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7872 ; free virtual = 25319
Phase 5 Delay and Skew Optimization | Checksum: 2c776e326

Time (s): cpu = 00:34:54 ; elapsed = 00:12:39 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7868 ; free virtual = 25316

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2950a823a

Time (s): cpu = 00:34:58 ; elapsed = 00:12:40 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7870 ; free virtual = 25317
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.344 | TNS=-39.390| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d057da05

Time (s): cpu = 00:34:58 ; elapsed = 00:12:40 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7870 ; free virtual = 25317
Phase 6 Post Hold Fix | Checksum: 1d057da05

Time (s): cpu = 00:34:58 ; elapsed = 00:12:40 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7870 ; free virtual = 25317

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.63622 %
  Global Horizontal Routing Utilization  = 1.05343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.6226%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.6114%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 56.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0

Phase 7 Route finalize | Checksum: 2366445f3

Time (s): cpu = 00:34:59 ; elapsed = 00:12:41 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7865 ; free virtual = 25312

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2366445f3

Time (s): cpu = 00:35:00 ; elapsed = 00:12:41 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7865 ; free virtual = 25312

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2366445f3

Time (s): cpu = 00:35:01 ; elapsed = 00:12:42 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7865 ; free virtual = 25312

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.344 | TNS=-39.390| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2366445f3

Time (s): cpu = 00:35:01 ; elapsed = 00:12:42 . Memory (MB): peak = 5810.754 ; gain = 2029.570 ; free physical = 7868 ; free virtual = 25316
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:35:11 ; elapsed = 00:12:52 . Memory (MB): peak = 5866.781 ; gain = 2085.598 ; free physical = 8300 ; free virtual = 25747

Routing Is Done.
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:35:21 ; elapsed = 00:12:56 . Memory (MB): peak = 5866.781 ; gain = 2085.598 ; free physical = 8300 ; free virtual = 25747
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5866.781 ; gain = 0.000 ; free physical = 8268 ; free virtual = 25745
INFO: [Common 17-1381] The checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5890.793 ; gain = 16.008 ; free physical = 8152 ; free virtual = 25615
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 12:06:23 2018...
