Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan  9 17:03:46 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  261         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (261)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (784)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (261)
--------------------------
 There are 261 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (784)
--------------------------------------------------
 There are 784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  787          inf        0.000                      0                  787           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           787 Endpoints
Min Delay           787 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 2.370ns (23.799%)  route 7.588ns (76.201%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.510     9.958    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 2.370ns (24.061%)  route 7.480ns (75.939%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.401     9.850    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 2.370ns (24.061%)  route 7.480ns (75.939%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.401     9.850    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 2.370ns (24.061%)  route 7.480ns (75.939%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.401     9.850    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 2.370ns (24.061%)  route 7.480ns (75.939%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.401     9.850    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 2.370ns (24.373%)  route 7.354ns (75.627%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.275     9.724    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 2.370ns (24.373%)  route 7.354ns (75.627%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.275     9.724    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[12][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 2.370ns (24.373%)  route 7.354ns (75.627%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          2.111     9.344    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  u_uart_mmio/fifo_mem[12][7]_i_1/O
                         net (fo=8, routed)           0.275     9.724    u_uart_mmio/fifo_mem[12][7]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  u_uart_mmio/fifo_mem_reg[12][7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[10][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 2.370ns (24.843%)  route 7.170ns (75.157%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          1.277     8.510    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.105     8.615 r  u_uart_mmio/fifo_mem[10][7]_i_1/O
                         net (fo=8, routed)           0.925     9.540    u_uart_mmio/fifo_mem[10][7]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  u_uart_mmio/fifo_mem_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_pc/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/fifo_mem_reg[10][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 2.370ns (24.843%)  route 7.170ns (75.157%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_cpu/u_pc/pc_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_cpu/u_pc/pc_reg[4]/Q
                         net (fo=16, routed)          0.745     1.124    u_cpu/u_pc/pc_reg_n_0_[4]
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.105     1.229 f  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11/O
                         net (fo=6, routed)           0.701     1.930    u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.105     2.035 r  u_cpu/u_pc/regs_reg_r1_0_3_0_5_i_8/O
                         net (fo=91, routed)          1.455     3.490    u_cpu/u_regfile/regs_reg_r1_0_3_0_5/ADDRC0
    SLICE_X60Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     3.595 r  u_cpu/u_regfile/regs_reg_r1_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.588     4.183    u_cpu/u_pc/rs1_data_o0[5]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.105     4.288 r  u_cpu/u_pc/result_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.254     4.542    u_cpu/u_alu/rs1_data[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.960 r  u_cpu/u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    u_cpu/u_alu/result_o0_carry__0_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.058 r  u_cpu/u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_cpu/u_alu/result_o0_carry__1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.156 r  u_cpu/u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.156    u_cpu/u_alu/result_o0_carry__2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.254 r  u_cpu/u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.254    u_cpu/u_alu/result_o0_carry__3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.352 r  u_cpu/u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.352    u_cpu/u_alu/result_o0_carry__4_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.450 r  u_cpu/u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.450    u_cpu/u_alu/result_o0_carry__5_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.650 f  u_cpu/u_alu/result_o0_carry__6/O[2]
                         net (fo=3, routed)           0.803     6.453    u_cpu/u_alu/result_o0_carry__6_n_5
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.253     6.706 f  u_cpu/u_alu/count[4]_i_4/O
                         net (fo=7, routed)           0.421     7.128    u_uart_mmio/count_reg[1]_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=32, routed)          1.277     8.510    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.105     8.615 r  u_uart_mmio/fifo_mem[10][7]_i_1/O
                         net (fo=8, routed)           0.925     9.540    u_uart_mmio/fifo_mem[10][7]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  u_uart_mmio/fifo_mem_reg[10][4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_mmio/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.848%)  route 0.110ns (37.152%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE                         0.000     0.000 r  u_uart_mmio/count_reg[1]/C
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart_mmio/count_reg[1]/Q
                         net (fo=7, routed)           0.110     0.251    u_uart_mmio/uart_rdata[9]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  u_uart_mmio/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.296    u_uart_mmio/count[4]
    SLICE_X64Y34         FDCE                                         r  u_uart_mmio/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_mmio/fifo_mem_reg[14][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/shifter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.440%)  route 0.106ns (33.560%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE                         0.000     0.000 r  u_uart_mmio/fifo_mem_reg[14][2]/C
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_uart_mmio/fifo_mem_reg[14][2]/Q
                         net (fo=1, routed)           0.106     0.270    u_uart_mmio/fifo_mem_reg[14]_1[2]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.315 r  u_uart_mmio/shifter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.315    u_uart/D[2]
    SLICE_X61Y27         FDPE                                         r  u_uart/shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/baud_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart/baud_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.760%)  route 0.136ns (42.240%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  u_uart/baud_cnt_reg[8]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_uart/baud_cnt_reg[8]/Q
                         net (fo=6, routed)           0.136     0.277    u_uart/baud_cnt[8]
    SLICE_X63Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  u_uart/baud_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.322    u_uart/p_0_in[0]
    SLICE_X63Y41         FDCE                                         r  u_uart/baud_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_mmio/fifo_mem_reg[14][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/shifter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE                         0.000     0.000 r  u_uart_mmio/fifo_mem_reg[14][1]/C
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_uart_mmio/fifo_mem_reg[14][1]/Q
                         net (fo=1, routed)           0.134     0.298    u_uart_mmio/fifo_mem_reg[14]_1[1]
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  u_uart_mmio/shifter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    u_uart/D[1]
    SLICE_X61Y26         FDPE                                         r  u_uart/shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart/baud_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.783%)  route 0.166ns (47.217%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE                         0.000     0.000 r  u_uart/baud_cnt_reg[2]/C
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart/baud_cnt_reg[2]/Q
                         net (fo=11, routed)          0.166     0.307    u_uart/baud_cnt[2]
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.352 r  u_uart/baud_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.352    u_uart/p_0_in[6]
    SLICE_X62Y40         FDCE                                         r  u_uart/baud_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_mmio/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (58.982%)  route 0.145ns (41.018%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDCE                         0.000     0.000 r  u_uart_mmio/count_reg[4]/C
    SLICE_X64Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart_mmio/count_reg[4]/Q
                         net (fo=8, routed)           0.145     0.309    u_uart_mmio/uart_rdata[12]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  u_uart_mmio/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_uart_mmio/count[2]
    SLICE_X65Y34         FDCE                                         r  u_uart_mmio/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_mmio/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart_mmio/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.429%)  route 0.169ns (47.571%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE                         0.000     0.000 r  u_uart_mmio/count_reg[3]/C
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart_mmio/count_reg[3]/Q
                         net (fo=7, routed)           0.169     0.310    u_uart_mmio/uart_rdata[11]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  u_uart_mmio/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.355    u_uart_mmio/count[3]
    SLICE_X65Y34         FDCE                                         r  u_uart_mmio/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hb_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hb_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDCE                         0.000     0.000 r  hb_cnt_reg[11]/C
    SLICE_X61Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hb_cnt_reg[11]/Q
                         net (fo=1, routed)           0.107     0.248    hb_cnt_reg_n_0_[11]
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.356 r  hb_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.356    hb_cnt_reg[8]_i_1_n_4
    SLICE_X61Y41         FDCE                                         r  hb_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hb_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hb_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE                         0.000     0.000 r  hb_cnt_reg[15]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hb_cnt_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    hb_cnt_reg_n_0_[15]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.356 r  hb_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.356    hb_cnt_reg[12]_i_1_n_4
    SLICE_X61Y42         FDCE                                         r  hb_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hb_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hb_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDCE                         0.000     0.000 r  hb_cnt_reg[19]/C
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hb_cnt_reg[19]/Q
                         net (fo=1, routed)           0.107     0.248    hb_cnt_reg_n_0_[19]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.356 r  hb_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.356    hb_cnt_reg[16]_i_1_n_4
    SLICE_X61Y43         FDCE                                         r  hb_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





