
---------- Begin Simulation Statistics ----------
final_tick                               1925424838809                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 518325                       # Simulator instruction rate (inst/s)
host_mem_usage                               10954452                       # Number of bytes of host memory used
host_op_rate                                  1000729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3571.64                       # Real time elapsed on the host
host_tick_rate                              539087134                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1851268300                       # Number of instructions simulated
sim_ops                                    3574243672                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.925425                       # Number of seconds simulated
sim_ticks                                1925424838809                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5782056573                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5782056573                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        210838560                       # Number of branches fetched
system.cpu1.committedInsts                  851268299                       # Number of instructions committed
system.cpu1.committedOps                   1674240620                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  253120238                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      4386353                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   68597819                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       403367                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1051308853                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      1812103                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5782056553                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5782056553                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1087659691                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          609593421                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    174904215                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               7978504                       # Number of float alu accesses
system.cpu1.num_fp_insts                      7978504                       # number of float instructions
system.cpu1.num_fp_register_reads             5415663                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            3813695                       # number of times the floating registers were written
system.cpu1.num_func_calls                   24822836                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1654563491                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1654563491                       # number of integer instructions
system.cpu1.num_int_register_reads         3267413381                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1380601005                       # number of times the integer registers were written
system.cpu1.num_load_insts                  253014141                       # Number of load instructions
system.cpu1.num_mem_refs                    321565440                       # number of memory refs
system.cpu1.num_store_insts                  68551299                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             17169651      1.03%      1.03% # Class of executed instruction
system.cpu1.op_class::IntAlu               1330035487     79.44%     80.47% # Class of executed instruction
system.cpu1.op_class::IntMult                 1556914      0.09%     80.56% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3191028      0.19%     80.75% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 111798      0.01%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    6034      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  247052      0.01%     80.77% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     234      0.00%     80.77% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    2856      0.00%     80.77% # Class of executed instruction
system.cpu1.op_class::SimdMisc                 353238      0.02%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdShift                    23      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                590      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult               268      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.79% # Class of executed instruction
system.cpu1.op_class::MemRead               249975470     14.93%     95.72% # Class of executed instruction
system.cpu1.op_class::MemWrite               64393727      3.85%     99.57% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3038671      0.18%     99.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           4157572      0.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1674240620                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  208                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7311969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14886526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    104514726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    209030394                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15019                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7367159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       217246                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7094723                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207398                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7367159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22461083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22461083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22461083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    498675392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    498675392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               498675392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7574557                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7574557    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7574557                       # Request fanout histogram
system.membus.reqLayer4.occupancy         25750471896                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40522916854                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38391237                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38391237                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38391237                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38391237                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84748.867550                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84748.867550                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84748.867550                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84748.867550                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38089539                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38089539                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38089539                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38089539                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84082.867550                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84082.867550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84082.867550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84082.867550                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38391237                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38391237                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84748.867550                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84748.867550                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38089539                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38089539                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84082.867550                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84082.867550                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.493158                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.493158                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801744                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801744                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 668319231114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 668319231114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 668319231114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 668319231114                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53452.620060                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53452.620060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53452.620060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53452.620060                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2120                       # number of writebacks
system.cpu0.dcache.writebacks::total             2120                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 659992219128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 659992219128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 659992219128                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 659992219128                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52786.620060                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52786.620060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52786.620060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52786.620060                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 668277509877                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 668277509877                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53453.896193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53453.896193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 659951216505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 659951216505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 52787.896193                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52787.896193                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     41721237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41721237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38666.577386                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38666.577386                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     41002623                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     41002623                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38000.577386                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38000.577386                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1044609752                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1044609752                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1044609752                       # number of overall hits
system.cpu1.icache.overall_hits::total     1044609752                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6699101                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6699101                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6699101                       # number of overall misses
system.cpu1.icache.overall_misses::total      6699101                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  75731303889                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  75731303889                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  75731303889                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  75731303889                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1051308853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1051308853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1051308853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1051308853                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006372                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006372                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006372                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006372                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11304.696539                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11304.696539                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11304.696539                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11304.696539                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6698589                       # number of writebacks
system.cpu1.icache.writebacks::total          6698589                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6699101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6699101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6699101                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6699101                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  71269702623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  71269702623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  71269702623                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  71269702623                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006372                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006372                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006372                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006372                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10638.696539                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10638.696539                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10638.696539                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10638.696539                       # average overall mshr miss latency
system.cpu1.icache.replacements               6698589                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1044609752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1044609752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6699101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6699101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  75731303889                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  75731303889                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1051308853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1051308853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11304.696539                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11304.696539                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6699101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6699101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  71269702623                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  71269702623                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10638.696539                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10638.696539                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984670                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1051308853                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6699101                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.932826                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984670                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8417169925                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8417169925                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    236404964                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       236404964                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    236404964                       # number of overall hits
system.cpu1.dcache.overall_hits::total      236404964                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     85313093                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      85313093                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     85313093                       # number of overall misses
system.cpu1.dcache.overall_misses::total     85313093                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 996640185510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 996640185510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 996640185510                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 996640185510                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    321718057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    321718057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    321718057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    321718057                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.265180                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265180                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.265180                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265180                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11682.148079                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11682.148079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11682.148079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11682.148079                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     43957717                       # number of writebacks
system.cpu1.dcache.writebacks::total         43957717                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     85313093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     85313093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     85313093                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     85313093                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 939821666238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 939821666238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 939821666238                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 939821666238                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.265180                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.265180                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.265180                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.265180                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11016.148087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11016.148087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11016.148087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11016.148087                       # average overall mshr miss latency
system.cpu1.dcache.replacements              85313084                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    180575824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      180575824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     72544414                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     72544414                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 833668427403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 833668427403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    253120238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    253120238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.286601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.286601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11491.834883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11491.834883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     72544414                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     72544414                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 785353848345                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 785353848345                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.286601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.286601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10825.834893                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10825.834893                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     55829140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      55829140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12768679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12768679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 162971758107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 162971758107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     68597819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     68597819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.186138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.186138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12763.400044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12763.400044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12768679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12768679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 154467817893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 154467817893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.186138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.186138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12097.400044                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12097.400044                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          321718056                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         85313092                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.771028                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2659057548                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2659057548                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5566305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             6673116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            84701689                       # number of demand (read+write) hits
system.l2.demand_hits::total                 96941111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5566305                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            6673116                       # number of overall hits
system.l2.overall_hits::.cpu1.data           84701689                       # number of overall hits
system.l2.overall_hits::total                96941111                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6936716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25985                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            611404                       # number of demand (read+write) misses
system.l2.demand_misses::total                7574557                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6936716                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25985                       # number of overall misses
system.l2.overall_misses::.cpu1.data           611404                       # number of overall misses
system.l2.overall_misses::total               7574557                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37621008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 595425285360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2236220874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52028535717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     649727662959                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37621008                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 595425285360                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2236220874                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52028535717                       # number of overall miss cycles
system.l2.overall_miss_latency::total    649727662959                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6699101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        85313093                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104515668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6699101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       85313093                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104515668                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.554803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.003879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.007167                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072473                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.554803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.003879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.007167                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072473                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83232.318584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85836.768488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86058.144083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85096.819316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85777.645209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83232.318584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85836.768488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86058.144083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85096.819316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85777.645209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              217246                       # number of writebacks
system.l2.writebacks::total                    217246                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6936716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       611404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7574557                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6936716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       611404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7574557                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34536738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 548074117496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2058844284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47855161942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 598022660460                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34536738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 548074117496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2058844284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47855161942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 598022660460                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.554803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.003879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.007167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072473                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.554803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.003879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.007167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76408.712389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79010.603504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79232.029402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78270.933690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78951.503099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76408.712389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79010.603504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79232.029402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78270.933690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78951.503099                       # average overall mshr miss latency
system.l2.replacements                        7326624                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     43959837                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         43959837                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     43959837                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     43959837                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6698629                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6698629                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6698629                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6698629                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12561667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12562360                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         207012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              207398                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     32881086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17593006050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17625887136                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12768679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12769758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.357739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.016212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85184.160622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84985.440699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84985.810548                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       207012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         207398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     30249383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16179951296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16210200679                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.357739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.016212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78366.277202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78159.484938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78159.869811                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       6673116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6673117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25985                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37621008                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2236220874                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2273841882                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6699101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6699554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.003879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83232.318584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86058.144083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86009.830238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26437                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34536738                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2058844284                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2093381022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.003879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76408.712389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79232.029402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79183.758445                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5565612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     72140022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          77705634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6936330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       404392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7340722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 595392404274                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  34435529667                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 629827933941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     72544414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      85046356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.554820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.005574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85836.804805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85153.835059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85799.180781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6936330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       404392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7340722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 548043868113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31675210646                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 579719078759                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.554820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.005574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79010.639360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78327.985336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78973.032729                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259124.689200                       # Cycle average of tags in use
system.l2.tags.total_refs                   209030030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7588768                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.544659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     469.612673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       23.991832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    237004.611121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     1002.500168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    20623.973405                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.904101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.078674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988482                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       225756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3352075072                       # Number of tag accesses
system.l2.tags.data_accesses               3352075072                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     443949824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1663040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39129856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          484771648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1663040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1691968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13903744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13903744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6936716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         611404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7574557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       217246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             217246                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        230572399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           863726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         20322713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             251773862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       863726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           878750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7221130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7221130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7221130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       230572399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          863726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        20322713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            258994993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    217190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6936716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    598225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017373321638                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15833560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             205149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7574557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     217246                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7574557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   217246                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            236302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            236926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            235874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            235884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            236267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            236048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            236316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            235835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           235603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           236148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           235952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           236817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           236012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           236593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           236561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           236052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           236102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           236453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           236655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           236612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           236138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           236877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           236443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           236962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           236533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           236360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           235931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           237069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             6786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             6800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             6760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             6745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             6668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             6840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             6769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             6688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             6787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             6762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             6714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             6747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             6829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             6763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             6761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 161255694090                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25194511496                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            293519318066                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21326.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38818.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7574557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               217246                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7396581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7778518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      7778518    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7778518                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     624.540679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    583.653131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1814.755274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        12105     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-200703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.935079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.931357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.352585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              377      3.11%      3.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.33%      3.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11682     96.49%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              483928192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  843456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13896960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               484771648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13903744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       251.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    251.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1925424595386                       # Total gap between requests
system.mem_ctrls.avgGap                     247108.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    443949824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1663040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     38286400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13896960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15024.216690740232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 230572398.907355785370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 863726.262630276382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 19884650.508447069675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7217607.106697641313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6936716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       611404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       217246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16361083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 269094840010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1013818078                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23394298895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 105234711243196                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36197.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38792.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39015.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38263.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 484403446.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6068533135.391126                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         10713295035.162113                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10377368023.764486                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       255459815.184050                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167137725705.137115                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     96811878434.564774                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     561624071291.587036                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       852988331440.729858                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        443.013051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1664268817385                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86554300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174601721424                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6061101149.375299                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10700174721.387598                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10362753839.777275                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       256785604.656048                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167137725705.137115                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     96734699502.490112                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     561677352178.714233                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       852930592701.454346                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        442.983063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1664498071256                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86554300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 174372467553                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1925424838809                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          91745909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     44177083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6698629                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        60965638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12769758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12769758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6699554                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     85046356                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     20096791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    255939269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             313546061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800329024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    857452160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8273331776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9931144512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7326624                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13903744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        111842292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011587                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              111827273     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15019      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          111842292                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       103345659558                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       85227892120                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        6692405883                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12527198003                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453543                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
