// Seed: 1509740533
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output id_11,
    output id_12,
    output id_13,
    input id_14,
    input id_15,
    input logic id_16,
    output id_17
);
  logic id_18;
  logic id_19;
  logic id_20;
  always @(posedge 1 or 1'b0) if (id_3) id_7 = 1 ^ id_5;
  always @(*)
    if (id_8) begin
      id_17 = id_14 - id_20;
      id_12 <= 1;
    end else id_0 <= 1;
  assign id_6  = 1'd0 & 1 ? 1 : id_9#(.id_4(1'b0));
  assign id_18 = id_10;
endmodule
