# 1 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dts" 2
# 14 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dts"
/dts-v1/;


# 1 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8916.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8916.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "../arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8916.h" 1
# 16 "../arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-msm8916.h" 1
# 17 "../arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 18 "../arch/arm64/boot/dts/qcom/msm8916.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8916";
 compatible = "qcom,msm8916";

 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
 };

 chosen { };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz-apps@86000000 {
   reg = <0x0 0x86000000 0x0 0x300000>;
   no-map;
  };

  smem_mem: smem_region@86300000 {
   reg = <0x0 0x86300000 0x0 0x100000>;
   no-map;
  };

  hypervisor@86400000 {
   reg = <0x0 0x86400000 0x0 0x100000>;
   no-map;
  };

  tz@86500000 {
   reg = <0x0 0x86500000 0x0 0x180000>;
   no-map;
  };

  reserved@8668000 {
   reg = <0x0 0x86680000 0x0 0x80000>;
   no-map;
  };

  rmtfs@86700000 {
   reg = <0x0 0x86700000 0x0 0xe0000>;
   no-map;
  };

  rfsa@867e00000 {
   reg = <0x0 0x867e0000 0x0 0x20000>;
   no-map;
  };

  mpss_mem: mpss@86800000 {
   reg = <0x0 0x86800000 0x0 0x2b00000>;
   no-map;
  };

  wcnss_mem: wcnss@89300000 {
   reg = <0x0 0x89300000 0x0 0x600000>;
   no-map;
  };

  venus_mem: venus@89900000 {
   reg = <0x0 0x89900000 0x0 0x600000>;
   no-map;
  };

  mba_mem: mba@8ea00000 {
   no-map;
   reg = <0 0x8ea00000 0 0x100000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SPC>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SPC>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SPC>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SPC>;
  };

  L2_0: l2-cache {
        compatible = "cache";
        cache-level = <2>;
  };

  idle-states {
   CPU_SPC: spc {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x40000002>;
    entry-latency-us = <130>;
    exit-latency-us = <150>;
    min-residency-us = <2000>;
    local-timer-stop;
   };
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 (((1 << (4)) - 1) << 8)>;
 };

 thermal-zones {
  cpu-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 4>;

   trips {
    cpu_alert0: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit0: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu-thermal1 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 3>;

   trips {
    cpu_alert1: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit1: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

 };

 gpu_opp_table: opp_table {
  compatible = "operating-points-v2";

  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
  };
  opp-19200000 {
   opp-hz = /bits/ 64 <19200000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 smem {
  compatible = "qcom,smem";

  memory-region = <&smem_mem>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;

  hwlocks = <&tcsr_mutex 3>;
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm";
   clocks = <&gcc 104>, <&gcc 103>, <&gcc 102>;
   clock-names = "core", "bus", "iface";
   #reset-cells = <1>;
  };
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x4ab000 0x4>;
  };

  msmgpio: pinctrl@1000000 {
   compatible = "qcom,msm8916-pinctrl";
   reg = <0x1000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-msm8916";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x1800000 0x80000>;
  };

  tcsr_mutex_regs: syscon@1905000 {
   compatible = "syscon";
   reg = <0x1905000 0x20000>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-msm8916", "syscon";
   reg = <0x1937000 0x30000>;
  };

  tcsr_mutex: hwlock {
   compatible = "qcom,tcsr-mutex";
   syscon = <&tcsr_mutex_regs 0 0x1000>;
   #hwlock-cells = <1>;
  };

  rpm_msg_ram: memory@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x60000 0x8000>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 68>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 1>, <&blsp_dma 0>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  apcs: syscon@b011000 {
   compatible = "syscon";
   reg = <0x0b011000 0x1000>;
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 69>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 3>, <&blsp_dma 2>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  blsp_dma: dma@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 54>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  blsp_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 57>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 5>, <&blsp_dma 4>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi1_default>;
   pinctrl-1 = <&spi1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 59>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 7>, <&blsp_dma 6>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi2_default>;
   pinctrl-1 = <&spi2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi3: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 61>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 9>, <&blsp_dma 8>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi3_default>;
   pinctrl-1 = <&spi3_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi4: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x600>;
   interrupts = <0 98 4>;
   clocks = <&gcc 63>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 11>, <&blsp_dma 10>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi4_default>;
   pinctrl-1 = <&spi4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi5: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x600>;
   interrupts = <0 99 4>;
   clocks = <&gcc 65>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 13>, <&blsp_dma 12>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi5_default>;
   pinctrl-1 = <&spi5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi6: spi@78ba000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078ba000 0x600>;
   interrupts = <0 100 4>;
   clocks = <&gcc 67>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 15>, <&blsp_dma 14>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi6_default>;
   pinctrl-1 = <&spi6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b6000 0x1000>;
   interrupts = <0 96 0>;
   clocks = <&gcc 54>,
    <&gcc 58>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b8000 0x1000>;
   interrupts = <0 98 0>;
   clocks = <&gcc 54>,
    <&gcc 62>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c4_default>;
   pinctrl-1 = <&i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@78ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78ba000 0x1000>;
   interrupts = <0 100 0>;
   clocks = <&gcc 54>,
    <&gcc 66>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  lpass: lpass@07708000 {
   status = "disabled";
   compatible = "qcom,lpass-cpu-apq8016";
   clocks = <&gcc 154>,
     <&gcc 150>,
     <&gcc 151>,
     <&gcc 156>,
     <&gcc 157>,
     <&gcc 157>,
     <&gcc 158>;

   clock-names = "ahbix-clk",
     "pcnoc-mport-clk",
     "pcnoc-sway-clk",
     "mi2s-bit-clk0",
     "mi2s-bit-clk1",
     "mi2s-bit-clk2",
     "mi2s-bit-clk3";
   #sound-dai-cells = <1>;

   interrupts = <0 160 0>;
   interrupt-names = "lpass-irq-lpaif";
   reg = <0x07708000 0x10000>;
   reg-names = "lpass-lpaif";
  };

                lpass_codec: codec{
   compatible = "qcom,msm8916-wcd-digital-codec";
   reg = <0x0771c000 0x400>;
   clocks = <&gcc 154>,
     <&gcc 159>;
   clock-names = "ahbix-clk", "mclk";
   #sound-dai-cells = <1>;
                };

  sdhc_1: sdhci@07824000 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x11c>, <0x07824000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 123 0>, <0 138 0>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 123>,
     <&gcc 122>,
     <&xo_board>;
   clock-names = "core", "iface", "xo";
   mmc-ddr-1_8v;
   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc_2: sdhci@07864000 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x11c>, <0x07864000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 125 0>, <0 221 0>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 125>,
     <&gcc 124>,
     <&xo_board>;
   clock-names = "core", "iface", "xo";
   bus-width = <4>;
   status = "disabled";
  };

  otg: usb@78d9000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x78d9000 0x200>,
         <0x78d9200 0x200>;
   interrupts = <0 134 4>,
         <0 140 4>;
   clocks = <&gcc 133>,
     <&gcc 134>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 134>;
   assigned-clock-rates = <80000000>;
   resets = <&gcc 34>;
   reset-names = "core";
   phy_type = "ulpi";
   dr_mode = "otg";
   ahb-burst-config = <0>;
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";
   #reset-cells = <1>;

   ulpi {
    usb_hs_phy: phy {
     compatible = "qcom,usb-hs-phy-msm8916",
           "qcom,usb-hs-phy";
     #phy-cells = <0>;
     clocks = <&xo_board>, <&gcc 132>;
     clock-names = "ref", "sleep";
     resets = <&gcc 35>, <&otg 0>;
     reset-names = "phy", "por";
     qcom,init-seq = /bits/ 8 <0x0 0x44
      0x1 0x6b 0x2 0x24 0x3 0x13>;
    };
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
  };

  timer@b020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xb020000 0x1000>;
   clock-frequency = <19200000>;

   frame@b021000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0xb021000 0x1000>,
          <0xb022000 0x1000>;
   };

   frame@b023000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0xb023000 0x1000>;
    status = "disabled";
   };

   frame@b024000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0xb024000 0x1000>;
    status = "disabled";
   };

   frame@b025000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0xb025000 0x1000>;
    status = "disabled";
   };

   frame@b026000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0xb026000 0x1000>;
    status = "disabled";
   };

   frame@b027000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xb027000 0x1000>;
    status = "disabled";
   };

   frame@b028000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0xb028000 0x1000>;
    status = "disabled";
   };
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x200f000 0x001000>,
         <0x2400000 0x400000>,
         <0x2c00000 0x400000>,
         <0x3800000 0x200000>,
         <0x200a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x00022000 0x200>;
   clocks = <&gcc 121>;
   clock-names = "core";
  };

  qfprom: qfprom@5c000 {
   compatible = "qcom,qfprom";
   reg = <0x5c000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   tsens_caldata: caldata@d0 {
    reg = <0xd0 0x8>;
   };
   tsens_calsel: calsel@ec {
    reg = <0xec 0x4>;
   };
  };

  tsens: thermal-sensor@4a8000 {
   compatible = "qcom,msm8916-tsens";
   reg = <0x4a8000 0x2000>;
   nvmem-cells = <&tsens_caldata>, <&tsens_calsel>;
   nvmem-cell-names = "calib", "calib_sel";
   #thermal-sensor-cells = <1>;
  };

  apps_iommu: iommu@1ef0000 {
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x1e20000 0x40000>;
   reg = <0x1ef0000 0x3000>;
   clocks = <&gcc 129>,
     <&gcc 139>;
   clock-names = "iface", "bus";
   qcom,iommu-secure-id = <17>;


   iommu-ctx@4000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x4000 0x1000>;
    interrupts = <0 70 4>;
   };


   iommu-ctx@5000 {
    compatible = "qcom,msm-iommu-v1-sec";
    reg = <0x5000 0x1000>;
    interrupts = <0 70 4>;
   };
  };

  gpu_iommu: iommu@1f08000 {
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x1f08000 0x10000>;
   clocks = <&gcc 129>,
     <&gcc 140>;
   clock-names = "iface", "bus";
   qcom,iommu-secure-id = <18>;


   iommu-ctx@1000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x1000 0x1000>;
    interrupts = <0 241 4>;
   };


   iommu-ctx@2000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x2000 0x1000>;
    interrupts = <0 242 0>;
   };
  };

  gpu@1c00000 {
   compatible = "qcom,adreno-306.0", "qcom,adreno";
   reg = <0x01c00000 0x20000>;
   reg-names = "kgsl_3d0_reg_memory";
   interrupts = <0 33 4>;
   interrupt-names = "kgsl_3d0_irq";
   clock-names =
       "core",
       "iface",
       "mem",
       "mem_iface",
       "alt_mem_iface",
       "gfx3d";
   clocks =
       <&gcc 118>,
       <&gcc 117>,
       <&gcc 105>,
       <&gcc 142>,
       <&gcc 143>,
       <&gcc 14>;
   power-domains = <&gcc 5>;
   operating-points-v2 = <&gpu_opp_table>;
   iommus = <&gpu_iommu 1>, <&gpu_iommu 2>;
  };

  mdss: mdss@1a00000 {
   compatible = "qcom,mdss";
   reg = <0x1a00000 0x1000>,
         <0x1ac8000 0x3000>;
   reg-names = "mdss_phys", "vbif_phys";

   power-domains = <&gcc 2>;

   clocks = <&gcc 109>,
     <&gcc 110>,
     <&gcc 115>;
   clock-names = "iface_clk",
          "bus_clk",
          "vsync_clk";

   interrupts = <0 72 0>;

   interrupt-controller;
   #interrupt-cells = <1>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mdp: mdp@1a01000 {
    compatible = "qcom,mdp5";
    reg = <0x1a01000 0x90000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0 0>;

    clocks = <&gcc 109>,
      <&gcc 110>,
      <&gcc 113>,
      <&gcc 115>;
    clock-names = "iface_clk",
           "bus_clk",
           "core_clk",
           "vsync_clk";

    iommus = <&apps_iommu 4>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdp5_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };
    };
   };

   dsi0: dsi@1a98000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0x1a98000 0x25c>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4 0>;

    assigned-clocks = <&gcc 43>,
        <&gcc 46>;
    assigned-clock-parents = <&dsi_phy0 0>,
        <&dsi_phy0 1>;

    clocks = <&gcc 113>,
      <&gcc 109>,
      <&gcc 110>,
      <&gcc 111>,
      <&gcc 114>,
      <&gcc 112>;
    clock-names = "mdp_core_clk",
           "iface_clk",
           "bus_clk",
           "byte_clk",
           "pixel_clk",
           "core_clk";
    phys = <&dsi_phy0>;
    phy-names = "dsi-phy";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&mdp5_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };
   };

   dsi_phy0: dsi-phy@1a98300 {
    compatible = "qcom,dsi-phy-28nm-lp";
    reg = <0x1a98300 0xd4>,
          <0x1a98500 0x280>,
          <0x1a98780 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&gcc 109>;
    clock-names = "iface_clk";
   };
  };


  hexagon@4080000 {
   compatible = "qcom,q6v5-pil";
   reg = <0x04080000 0x100>,
         <0x04020000 0x040>;

   reg-names = "qdsp6", "rmb";

   interrupts-extended = <&intc 0 24 1>,
           <&hexagon_smp2p_in 0 0>,
           <&hexagon_smp2p_in 1 0>,
           <&hexagon_smp2p_in 2 0>,
           <&hexagon_smp2p_in 3 0>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&gcc 116>,
     <&gcc 160>,
     <&gcc 70>,
     <&xo_board>;
   clock-names = "iface", "bus", "mem", "xo";

   qcom,smem-states = <&hexagon_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&scm 0>;
   reset-names = "mss_restart";

   cx-supply = <&pm8916_s1>;
   mx-supply = <&pm8916_l3>;
   pll-supply = <&pm8916_l7>;

   qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>;

   status = "disabled";

   mba {
    memory-region = <&mba_mem>;
   };

   mpss {
    memory-region = <&mpss_mem>;
   };

   smd-edge {
    interrupts = <0 25 1>;

    qcom,smd-edge = <0>;
    qcom,ipc = <&apcs 8 12>;
    qcom,remote-pid = <1>;

    label = "hexagon";
   };
  };

  pronto: wcnss@a21b000 {
   compatible = "qcom,pronto-v2-pil", "qcom,pronto";
   reg = <0x0a204000 0x2000>, <0x0a202000 0x1000>, <0x0a21b000 0x3000>;
   reg-names = "ccu", "dxe", "pmu";

   memory-region = <&wcnss_mem>;

   interrupts-extended = <&intc 0 149 1>,
           <&wcnss_smp2p_in 0 1>,
           <&wcnss_smp2p_in 1 1>,
           <&wcnss_smp2p_in 2 1>,
           <&wcnss_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";

   vddmx-supply = <&pm8916_l3>;
   vddpx-supply = <&pm8916_l7>;

   qcom,state = <&wcnss_smp2p_out 0>;
   qcom,state-names = "stop";

   pinctrl-names = "default";
   pinctrl-0 = <&wcnss_pin_a>;

   status = "disabled";

   iris {
    compatible = "qcom,wcn3620";

    clocks = <&rpmcc 16>;
    clock-names = "xo";

    vddxo-supply = <&pm8916_l7>;
    vddrfa-supply = <&pm8916_s3>;
    vddpa-supply = <&pm8916_l9>;
    vdddig-supply = <&pm8916_l5>;
   };

   smd-edge {
    interrupts = <0 142 1>;

    qcom,ipc = <&apcs 8 17>;
    qcom,smd-edge = <6>;
    qcom,remote-pid = <4>;

    label = "pronto";

    wcnss {
     compatible = "qcom,wcnss";
     qcom,smd-channels = "WCNSS_CTRL";

     qcom,mmio = <&pronto>;

     bt {
      compatible = "qcom,wcnss-bt";
     };

     wifi {
      compatible = "qcom,wcnss-wlan";

      interrupts = <0 145 4>,
            <0 146 4>;
      interrupt-names = "tx", "rx";

      qcom,smem-states = <&apps_smsm 10>, <&apps_smsm 9>;
      qcom,smem-state-names = "tx-enable", "tx-rings-empty";
     };
    };
   };
  };

  tpiu@820000 {
   compatible = "arm,coresight-tpiu", "arm,primecell";
   reg = <0x820000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   port {
    tpiu_in: endpoint {
     slave-mode;
     remote-endpoint = <&replicator_out1>;
    };
   };
  };

  funnel@821000 {
   compatible = "arm,coresight-funnel", "arm,primecell";
   reg = <0x821000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;
# 1073 "../arch/arm64/boot/dts/qcom/msm8916.dtsi"
    port@4 {
     reg = <4>;
     funnel0_in4: endpoint {
      slave-mode;
      remote-endpoint = <&funnel1_out>;
     };
    };
    port@8 {
     reg = <0>;
     funnel0_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };
  };

  replicator@824000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x824000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     replicator_out0: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
    port@1 {
     reg = <1>;
     replicator_out1: endpoint {
      remote-endpoint = <&tpiu_in>;
     };
    };
    port@2 {
     reg = <0>;
     replicator_in: endpoint {
      slave-mode;
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etf@825000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x825000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     etf_in: endpoint {
      slave-mode;
      remote-endpoint = <&funnel0_out>;
     };
    };
    port@1 {
     reg = <0>;
     etf_out: endpoint {
      remote-endpoint = <&replicator_in>;
     };
    };
   };
  };

  etr@826000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x826000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   port {
    etr_in: endpoint {
     slave-mode;
     remote-endpoint = <&replicator_out0>;
    };
   };
  };

  funnel@841000 {
   compatible = "arm,coresight-funnel", "arm,primecell";
   reg = <0x841000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     funnel1_in0: endpoint {
      slave-mode;
      remote-endpoint = <&etm0_out>;
     };
    };
    port@1 {
     reg = <1>;
     funnel1_in1: endpoint {
      slave-mode;
      remote-endpoint = <&etm1_out>;
     };
    };
    port@2 {
     reg = <2>;
     funnel1_in2: endpoint {
      slave-mode;
      remote-endpoint = <&etm2_out>;
     };
    };
    port@3 {
     reg = <3>;
     funnel1_in3: endpoint {
      slave-mode;
      remote-endpoint = <&etm3_out>;
     };
    };
    port@4 {
     reg = <0>;
     funnel1_out: endpoint {
      remote-endpoint = <&funnel0_in4>;
     };
    };
   };
  };

  debug@850000 {
   compatible = "arm,coresight-cpu-debug","arm,primecell";
   reg = <0x850000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU0>;
  };

  debug@852000 {
   compatible = "arm,coresight-cpu-debug","arm,primecell";
   reg = <0x852000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU1>;
  };

  debug@854000 {
   compatible = "arm,coresight-cpu-debug","arm,primecell";
   reg = <0x854000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU2>;
  };

  debug@856000 {
   compatible = "arm,coresight-cpu-debug","arm,primecell";
   reg = <0x856000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU3>;
  };

  etm@85c000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x85c000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU0>;

   port {
    etm0_out: endpoint {
    remote-endpoint = <&funnel1_in0>;
    };
   };
  };

  etm@85d000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x85d000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU1>;

   port {
    etm1_out: endpoint {
     remote-endpoint = <&funnel1_in1>;
    };
   };
  };

  etm@85e000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x85e000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU2>;

   port {
    etm2_out: endpoint {
     remote-endpoint = <&funnel1_in2>;
    };
   };
  };

  etm@85f000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x85f000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU3>;

   port {
    etm3_out: endpoint {
     remote-endpoint = <&funnel1_in3>;
    };
   };
  };

  venus: video-codec@1d00000 {
   compatible = "qcom,msm8916-venus";
   reg = <0x01d00000 0xff000>;
   interrupts = <0 44 4>;
   power-domains = <&gcc 1>;
   clocks = <&gcc 137>,
     <&gcc 135>,
     <&gcc 136>;
   clock-names = "core", "iface", "bus";
   iommus = <&apps_iommu 5>;
   memory-region = <&venus_mem>;
   status = "okay";

   video-decoder {
    compatible = "venus-decoder";
   };

   video-encoder {
    compatible = "venus-encoder";
   };
  };
 };

 smd {
  compatible = "qcom,smd";

  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests {
    compatible = "qcom,rpm-msm8916";
    qcom,smd-channels = "rpm_requests";

    rpmcc: qcom,rpmcc {
     compatible = "qcom,rpmcc-msm8916";
     #clock-cells = <1>;
    };

    smd_rpm_regulators: pm8916-regulators {
     compatible = "qcom,rpm-pm8916-regulators";

     pm8916_s1: s1 {};
     pm8916_s3: s3 {};
     pm8916_s4: s4 {};

     pm8916_l1: l1 {};
     pm8916_l2: l2 {};
     pm8916_l3: l3 {};
     pm8916_l4: l4 {};
     pm8916_l5: l5 {};
     pm8916_l6: l6 {};
     pm8916_l7: l7 {};
     pm8916_l8: l8 {};
     pm8916_l9: l9 {};
     pm8916_l10: l10 {};
     pm8916_l11: l11 {};
     pm8916_l12: l12 {};
     pm8916_l13: l13 {};
     pm8916_l14: l14 {};
     pm8916_l15: l15 {};
     pm8916_l16: l16 {};
     pm8916_l17: l17 {};
     pm8916_l18: l18 {};
    };
   };
  };
 };

 hexagon-smp2p {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 27 1>;

  qcom,ipc = <&apcs 8 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  hexagon_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 wcnss-smp2p {
  compatible = "qcom,smp2p";
  qcom,smem = <451>, <431>;

  interrupts = <0 143 1>;

  qcom,ipc = <&apcs 8 18>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <4>;

  wcnss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  wcnss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smsm {
  compatible = "qcom,smsm";

  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ipc-1 = <&apcs 8 13>;
  qcom,ipc-3 = <&apcs 8 19>;

  apps_smsm: apps@0 {
   reg = <0>;

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smsm: hexagon@1 {
   reg = <1>;
   interrupts = <0 26 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smsm: wcnss@6 {
   reg = <6>;
   interrupts = <0 144 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};


# 1 "../arch/arm64/boot/dts/qcom/msm8916-pins.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8916-pins.dtsi"
&msmgpio {

 blsp1_uart1_default: blsp1_uart1_default {
  pinmux {
   function = "blsp_uart1";

   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp1_uart1_sleep: blsp1_uart1_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 blsp1_uart2_default: blsp1_uart2_default {
  pinmux {
   function = "blsp_uart2";
   pins = "gpio4", "gpio5";
  };
  pinconf {
   pins = "gpio4", "gpio5";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp1_uart2_sleep: blsp1_uart2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio4", "gpio5";
  };
  pinconf {
   pins = "gpio4", "gpio5";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi1_default: spi1_default {
  pinmux {
   function = "blsp_spi1";
   pins = "gpio0", "gpio1", "gpio3";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio2";
  };
  pinconf {
   pins = "gpio0", "gpio1", "gpio3";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio2";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi1_sleep: spi1_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi2_default: spi2_default {
  pinmux {
   function = "blsp_spi2";
   pins = "gpio4", "gpio5", "gpio7";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio6";
  };
  pinconf {
   pins = "gpio4", "gpio5", "gpio7";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio6";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi2_sleep: spi2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi3_default: spi3_default {
  pinmux {
   function = "blsp_spi3";
   pins = "gpio8", "gpio9", "gpio11";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio10";
  };
  pinconf {
   pins = "gpio8", "gpio9", "gpio11";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio10";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi3_sleep: spi3_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio8", "gpio9", "gpio10", "gpio11";
  };
  pinconf {
   pins = "gpio8", "gpio9", "gpio10", "gpio11";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi4_default: spi4_default {
  pinmux {
   function = "blsp_spi4";
   pins = "gpio12", "gpio13", "gpio15";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio14";
  };
  pinconf {
   pins = "gpio12", "gpio13", "gpio15";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio14";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi4_sleep: spi4_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio12", "gpio13", "gpio14", "gpio15";
  };
  pinconf {
   pins = "gpio12", "gpio13", "gpio14", "gpio15";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi5_default: spi5_default {
  pinmux {
   function = "blsp_spi5";
   pins = "gpio16", "gpio17", "gpio19";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio18";
  };
  pinconf {
   pins = "gpio16", "gpio17", "gpio19";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio18";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi5_sleep: spi5_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
  };
  pinconf {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi6_default: spi6_default {
  pinmux {
   function = "blsp_spi6";
   pins = "gpio20", "gpio21", "gpio23";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio22";
  };
  pinconf {
   pins = "gpio20", "gpio21", "gpio23";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio22";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi6_sleep: spi6_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio20", "gpio21", "gpio22", "gpio23";
  };
  pinconf {
   pins = "gpio20", "gpio21", "gpio22", "gpio23";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 i2c2_default: i2c2_default {
  pinmux {
   function = "blsp_i2c2";
   pins = "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio6", "gpio7";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 i2c2_sleep: i2c2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio6", "gpio7";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 i2c4_default: i2c4_default {
  pinmux {
   function = "blsp_i2c4";
   pins = "gpio14", "gpio15";
  };
  pinconf {
   pins = "gpio14", "gpio15";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 i2c4_sleep: i2c4_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio14", "gpio15";
  };
  pinconf {
   pins = "gpio14", "gpio15";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 i2c6_default: i2c6_default {
  pinmux {
   function = "blsp_i2c6";
   pins = "gpio22", "gpio23";
  };
  pinconf {
   pins = "gpio22", "gpio23";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 i2c6_sleep: i2c6_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio22", "gpio23";
  };
  pinconf {
   pins = "gpio22", "gpio23";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 sdhc2_cd_pin {
  sdc2_cd_on: cd_on {
   pinmux {
    function = "gpio";
    pins = "gpio38";
   };
   pinconf {
    pins = "gpio38";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
  sdc2_cd_off: cd_off {
   pinmux {
    function = "gpio";
    pins = "gpio38";
   };
   pinconf {
    pins = "gpio38";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 pmx_sdc1_clk {
  sdc1_clk_on: clk_on {
   pinmux {
    pins = "sdc1_clk";
   };
   pinconf {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };
  sdc1_clk_off: clk_off {
   pinmux {
    pins = "sdc1_clk";
   };
   pinconf {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc1_cmd {
  sdc1_cmd_on: cmd_on {
   pinmux {
    pins = "sdc1_cmd";
   };
   pinconf {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc1_cmd_off: cmd_off {
   pinmux {
    pins = "sdc1_cmd";
   };
   pinconf {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc1_data {
  sdc1_data_on: data_on {
   pinmux {
    pins = "sdc1_data";
   };
   pinconf {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc1_data_off: data_off {
   pinmux {
    pins = "sdc1_data";
   };
   pinconf {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc2_clk {
  sdc2_clk_on: clk_on {
   pinmux {
    pins = "sdc2_clk";
   };
   pinconf {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };
  sdc2_clk_off: clk_off {
   pinmux {
    pins = "sdc2_clk";
   };
   pinconf {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc2_cmd {
  sdc2_cmd_on: cmd_on {
   pinmux {
    pins = "sdc2_cmd";
   };
   pinconf {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc2_cmd_off: cmd_off {
   pinmux {
    pins = "sdc2_cmd";
   };
   pinconf {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc2_data {
  sdc2_data_on: data_on {
   pinmux {
    pins = "sdc2_data";
   };
   pinconf {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc2_data_off: data_off {
   pinmux {
    pins = "sdc2_data";
   };
   pinconf {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 ext-codec-lines {
  ext_codec_lines_act: lines_on {
   pinmux {
    function = "gpio";
    pins = "gpio67";
   };
   pinconf {
    pins = "gpio67";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
  ext_codec_lines_sus: lines_off {
   pinmux {
    function = "gpio";
    pins = "gpio67";
   };
   pinconf {
    pins = "gpio67";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 cdc-pdm-lines {
  cdc_pdm_lines_act: pdm_lines_on {
   pinmux {
    function = "cdc_pdm0";
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
   };
   pinconf {
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
    drive-strength = <8>;
    bias-pull-none;
   };
  };
  cdc_pdm_lines_sus: pdm_lines_off {
   pinmux {
    function = "cdc_pdm0";
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
   };
   pinconf {
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 ext-pri-tlmm-lines {
  ext_pri_tlmm_lines_act: ext_pa_on {
   pinmux {
    function = "pri_mi2s";
    pins = "gpio113", "gpio114", "gpio115",
           "gpio116";
   };
   pinconf {
    pins = "gpio113", "gpio114", "gpio115",
           "gpio116";
    drive-strength = <8>;
    bias-pull-none;
   };
  };

  ext_pri_tlmm_lines_sus: ext_pa_off {
   pinmux {
    function = "pri_mi2s";
    pins = "gpio113", "gpio114", "gpio115",
           "gpio116";
   };
   pinconf {
    pins = "gpio113", "gpio114", "gpio115",
           "gpio116";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 ext-pri-ws-line {
  ext_pri_ws_act: ext_pa_on {
   pinmux {
    function = "pri_mi2s_ws";
    pins = "gpio110";
   };
   pinconf {
    pins = "gpio110";
    drive-strength = <8>;
    bias-pull-none;
   };
  };

  ext_pri_ws_sus: ext_pa_off {
   pinmux {
    function = "pri_mi2s_ws";
    pins = "gpio110";
   };
   pinconf {
    pins = "gpio110";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 ext-mclk-tlmm-lines {
  ext_mclk_tlmm_lines_act: mclk_lines_on {
   pinmux {
    function = "pri_mi2s";
    pins = "gpio116";
   };
   pinconf {
    pins = "gpio116";
    drive-strength = <8>;
    bias-pull-none;
   };
  };
  ext_mclk_tlmm_lines_sus: mclk_lines_off {
   pinmux {
    function = "pri_mi2s";
    pins = "gpio116";
   };
   pinconf {
    pins = "gpio116";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };


 ext-sec-tlmm-lines {
  ext_sec_tlmm_lines_act: tlmm_lines_on {
   pinmux {
    function = "sec_mi2s";
    pins = "gpio112", "gpio117", "gpio118",
           "gpio119";
   };
   pinconf {
    pins = "gpio112", "gpio117", "gpio118",
     "gpio119";
    drive-strength = <8>;
    bias-pull-none;
   };
  };
  ext_sec_tlmm_lines_sus: tlmm_lines_off {
   pinmux {
    function = "sec_mi2s";
    pins = "gpio112", "gpio117", "gpio118",
           "gpio119";
   };
   pinconf {
    pins = "gpio112", "gpio117", "gpio118",
     "gpio119";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 cdc-dmic-lines {
  cdc_dmic_lines_act: dmic_lines_on {
   pinmux_dmic0_clk {
    function = "dmic0_clk";
    pins = "gpio0";
   };
   pinmux_dmic0_data {
    function = "dmic0_data";
    pins = "gpio1";
   };
   pinconf {
    pins = "gpio0", "gpio1";
    drive-strength = <8>;
   };
  };
  cdc_dmic_lines_sus: dmic_lines_off {
   pinconf {
    pins = "gpio0", "gpio1";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 cross-conn-det {
  cross_conn_det_act: lines_on {
   pinmux {
    function = "gpio";
    pins = "gpio120";
   };
   pinconf {
    pins = "gpio120";
    drive-strength = <8>;
    output-low;
    bias-pull-down;
   };
  };
  cross_conn_det_sus: lines_off {
   pinmux {
    function = "gpio";
    pins = "gpio120";
   };
   pinconf {
    pins = "gpio120";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 wcnss_pin_a: wcnss-active {
  pinmux {
   pins = "gpio40", "gpio41", "gpio42", "gpio43", "gpio44";
   function = "wcss_wlan";
  };

  pinconf {
   pins = "gpio40", "gpio41", "gpio42", "gpio43", "gpio44";
   drive-strength = <6>;
   bias-pull-up;
  };
 };
};
# 1462 "../arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 15 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 3 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 5 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

&spmi_bus {

 pm8916_0: pm8916@0 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pwrkey@800 {
   compatible = "qcom,pm8941-pwrkey";
   reg = <0x800>;
   interrupts = <0x0 0x8 0 (2 | 1)>;
   debounce = <15625>;
   bias-pull-up;
  };

  pm8916_gpios: gpios@c000 {
   compatible = "qcom,pm8916-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xc0 0 0>,
         <0 0xc1 0 0>,
         <0 0xc2 0 0>,
         <0 0xc3 0 0>;
  };

  pm8916_mpps: mpps@a000 {
   compatible = "qcom,pm8916-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xa0 0 0>,
         <0 0xa1 0 0>,
         <0 0xa2 0 0>,
         <0 0xa3 0 0>;
  };

  pm8916_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pm8916_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   usb_in {
    reg = <0x00>;
    qcom,pre-scaling = <1 10>;
   };
   vph_pwr {
    reg = <0x07>;
    qcom,pre-scaling = <1 3>;
   };
   die_temp {
    reg = <0x08>;
   };
   ref_625mv {
    reg = <0x09>;
   };
   ref_1250v {
    reg = <0x0a>;
   };
   ref_gnd {
    reg = <0x0e>;
   };
   ref_vdd {
    reg = <0x0f>;
   };
  };
 };

 pm8916_1: pm8916@1 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

                wcd_codec: codec@f000 {
                       compatible = "qcom,pm8916-wcd-analog-codec";
                reg = <0xf000 0x200>;
                reg-names = "pmic-codec-core";
                clocks = <&gcc 159>;
                clock-names = "mclk";
                interrupt-parent = <&spmi_bus>;
                interrupts = <0x1 0xf0 0x0 0>,
                             <0x1 0xf0 0x1 0>,
                             <0x1 0xf0 0x2 0>,
                             <0x1 0xf0 0x3 0>,
                             <0x1 0xf0 0x4 0>,
                             <0x1 0xf0 0x5 0>,
                             <0x1 0xf0 0x6 0>,
                             <0x1 0xf0 0x7 0>,
                             <0x1 0xf1 0x0 0>,
                             <0x1 0xf1 0x1 0>,
                             <0x1 0xf1 0x2 0>,
                             <0x1 0xf1 0x3 0>,
                             <0x1 0xf1 0x4 0>,
                             <0x1 0xf1 0x5 0>;
                interrupt-names = "cdc_spk_cnp_int",
                                  "cdc_spk_clip_int",
                                  "cdc_spk_ocp_int",
                                  "mbhc_ins_rem_det1",
                                  "mbhc_but_rel_det",
                                  "mbhc_but_press_det",
                                  "mbhc_ins_rem_det",
                                  "mbhc_switch_int",
                                  "cdc_ear_ocp_int",
                                  "cdc_hphr_ocp_int",
                                  "cdc_hphl_ocp_det",
                                  "cdc_ear_cnp_int",
                                  "cdc_hphr_cnp_int",
                                  "cdc_hphl_cnp_int";
                vdd-cdc-io-supply = <&pm8916_l5>;
                vdd-cdc-tx-rx-cx-supply = <&pm8916_l5>;
                vdd-micbias-supply = <&pm8916_l13>;
                #sound-dai-cells = <1>;

                };

 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart2;
  usid0 = &pm8916_0;
 };

 chosen {
  stdout-path = "serial0";
 };

 soc {
  serial@78b0000 {
   status = "okay";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/msm8916-mtp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8916 MTP";
 compatible = "qcom,msm8916-mtp", "qcom,msm8916-mtp/1",
   "qcom,msm8916", "qcom,mtp";
};
