============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  11:42:38 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-29 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
         Data Path:-     762                  
             Slack:=     -29                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    187    1187    50      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     19    1206    27      2  1.0  INVX2_RVT   wptr_full/fopt4382/Y      
     62    1269    39      5  2.6  AND2X1_RVT  wptr_full/g4286/Y         
     74    1342    44      2  1.0  AND3X1_RVT  wptr_full/g96/Y           
     79    1422    46      4  2.1  OA22X1_RVT  wptr_full/g4358/Y         
     87    1508    33      3  1.8  AO22X1_RVT  wptr_full/g4058/Y         
     23    1531    21      1  0.5  INVX1_RVT   wptr_full/fopt4011/Y      
     91    1622    35      1  0.5  OA222X1_RVT wptr_full/g81/Y           
     73    1695    35      1  0.5  AND4X1_RVT  wptr_full/g4150/Y         
     66    1762    27      1  0.5  AND3X1_RVT  wptr_full/g4165/Y         
      0    1762     -      1    -  DFFARX1_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------



Path 2: VIOLATED (-20 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     953                  
             Slack:=     -20                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                    
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT          
     74    1330    49      4    2.0  AND2X1_RVT  rptr_empty/g5424/Y      
     78    1408    43      4    2.4  AND3X1_RVT  rptr_empty/g5006/Y      
     67    1475    33      1    0.8  AO22X1_RVT  rptr_empty/g4861_dup/Y  
     25    1500    27      2    1.3  INVX1_RVT   rptr_empty/g5009/Y      
     54    1554    28      2    1.1  AO22X1_RVT  rptr_empty/g5069/Y      
     28    1582    25      2    1.0  INVX0_RVT   rptr_empty/fopt4083/Y   
     60    1642    30      1    0.6  OA22X1_RVT  rptr_empty/g75/Y        
     48    1690    22      1    0.5  AND2X1_RVT  rptr_empty/g99/Y        
     63    1753    27      1    0.5  AND3X1_RVT  rptr_empty/g12/Y        
      0    1753     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: MET (-0 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1690                  
             Slack:=      -0                  

Exceptions/Constraints:
  output_delay             -900            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    211    1211    67      4    2.3  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     31    1242    41      1    1.4  INVX1_RVT   rptr_empty/fopt/Y         
     66    1307    38      1   21.8  NBUFFX8_RVT fopt/Y                    
   1383    2690   892      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2690     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (2 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g203/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2688     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (2 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g202/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2688     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (2 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g201/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2688     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (2 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g200/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2688     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (2 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g199/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2688     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (2 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g198/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2688     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (2 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g197/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2688     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (2 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -900            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g196/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2688     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (7 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1683                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             -900            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    214    1214    30      1    0.7  DFFARX1_RVT wptr_full/wfull_reg/Q   
     78    1292    61      1   21.8  NBUFFX4_RVT fopt22/Y                
   1391    2683   888      1 1433.3  D8I1025_NS  io_t_wfull/PADIO        
      0    2683     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (39 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     691                  
             Slack:=      39                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT   rptr_empty/fopt21/Y        
    101    1312    45      3  1.7  AND4X1_RVT  rptr_empty/g42/Y           
     73    1384    79      3  1.6  NAND3X0_RVT rptr_empty/g5043/Y         
     96    1481    28      2  1.0  AO22X1_RVT  rptr_empty/g2807/Y         
     96    1576    31      1  1.0  OAI21X1_RVT rptr_empty/g5329/Y         
    114    1691    36      1  0.5  XNOR2X1_RVT rptr_empty/g4607/Y         
      0    1691     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D   
#-------------------------------------------------------------------------



Path 14: MET (45 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[2]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (45 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[5]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (45 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[1]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (45 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[3]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (45 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[7]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (45 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[4]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (45 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[0]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (45 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      45                  

Exceptions/Constraints:
  input_delay             -200            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[6]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (98 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    1663                  
      Launch Clock:-    1000                  
         Data Path:-     564                  
             Slack:=      98                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN  
     31    1210    34     15  3.8  INVX2_RVT    wptr_full/g4145/Y         
    108    1318    48      3  1.7  AND4X1_RVT   wptr_full/g4299/Y         
     56    1374    25      3  1.7  NBUFFX2_RVT  wptr_full/fopt4121/Y      
     41    1415    55      3  1.6  NAND3X0_RVT  wptr_full/g395/Y          
     92    1507    38      2  1.3  AO22X1_RVT   wptr_full/g1338/Y         
     28    1535    30      3  1.6  INVX1_RVT    wptr_full/g1337/Y         
     30    1564    26      2  1.0  INVX0_RVT    wptr_full/g390/Y          
      0    1564     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D   
#-------------------------------------------------------------------------



Path 23: MET (101 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=    1660                  
      Launch Clock:-    1000                  
         Data Path:-     559                  
             Slack:=     101                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    246    1246    52      6  3.3  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q   
     70    1315    34      2  1.2  AND3X1_RVT   wptr_full/g4284/Y         
     64    1378    71      2  1.3  NAND3X0_RVT  wptr_full/g70/Y           
     37    1415    39      2  1.0  INVX1_RVT    wptr_full/g636/Y          
     82    1498    49      4  2.9  OA22X1_RVT   wptr_full/g69/Y           
     32    1530    36      3  1.8  INVX1_RVT    wptr_full/g627/Y          
     30    1559    27      2  1.3  INVX1_RVT    wptr_full/fopt3733/Y      
      0    1559     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI  
#-------------------------------------------------------------------------



Path 24: MET (107 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     624                  
             Slack:=     107                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     37    1206    36     15  3.8  INVX2_RVT   wptr_full/g4145/Y         
    102    1308    46      3  1.8  AND4X1_RVT  wptr_full/g4299/Y         
     54    1362    26      3  1.7  NBUFFX2_RVT wptr_full/fopt4121/Y      
     59    1421    76      3  1.5  NAND3X0_RVT wptr_full/g395/Y          
     98    1519    31      2  1.4  AO22X1_RVT  wptr_full/g1338/Y         
     30    1549    27      3  1.6  INVX1_RVT   wptr_full/g1337/Y         
     76    1624    31      1  0.5  AO22X1_RVT  wptr_full/g1329/Y         
      0    1624     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_7_/D   
#------------------------------------------------------------------------



Path 25: MET (108 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     126                  
       Uncertainty:-      10                  
     Required Time:=    1664                  
      Launch Clock:-    1000                  
         Data Path:-     557                  
             Slack:=     108                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    246    1246    52      6  3.3  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q   
     70    1315    34      2  1.2  AND3X1_RVT   wptr_full/g4284/Y         
     47    1362    73      1  0.5  NAND3X0_RVT  wptr_full/g70_0/Y         
    106    1468    48      4  2.8  OA22X1_RVT   wptr_full/g69/Y           
     38    1506    36      3  1.9  INVX1_RVT    wptr_full/g627/Y          
     26    1532    28      2  1.3  INVX1_RVT    wptr_full/fopt3733/Y      
     25    1557    22      2  1.0  INVX1_RVT    wptr_full/fopt3732/Y      
      0    1557     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D   
#-------------------------------------------------------------------------



Path 26: MET (111 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=    1660                  
      Launch Clock:-    1000                  
         Data Path:-     549                  
             Slack:=     111                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN  
     37    1206    36     15  3.8  INVX2_RVT    wptr_full/g4145/Y         
    102    1308    46      3  1.8  AND4X1_RVT   wptr_full/g4299/Y         
     54    1362    26      3  1.7  NBUFFX2_RVT  wptr_full/fopt4121/Y      
     59    1421    76      3  1.5  NAND3X0_RVT  wptr_full/g395/Y          
     98    1519    31      2  1.4  AO22X1_RVT   wptr_full/g1338/Y         
     30    1549    27      3  1.6  INVX1_RVT    wptr_full/g1337/Y         
      0    1549     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI  
#-------------------------------------------------------------------------



Path 27: MET (114 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    1663                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     749                  
             Slack:=     114                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)    rinc                      
    456    1256   188     18   10.7  I1025_NS     io_b_rinc/DOUT            
     80    1335    53      5    2.7  AND2X1_RVT   rptr_empty/g5103/Y        
     93    1428    50      3    2.2  AND4X1_RVT   rptr_empty/g49/Y          
     72    1500    34      2    1.1  OR3X1_RVT    rptr_empty/g47/Y          
     49    1549    24      2    1.4  NBUFFX2_RVT  rptr_empty/fopt3799/Y     
      0    1549     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (114 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     617                  
             Slack:=     114                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_2_/QN  
     31    1208    33     16  4.5  INVX4_RVT   wptr_full/g4126/Y         
     48    1257    23      1  0.5  AND2X1_RVT  wptr_full/g49/Y           
     68    1325    32      2  1.1  AND3X1_RVT  wptr_full/g4336/Y         
     60    1385    28      1  0.6  AND3X1_RVT  wptr_full/g234/Y          
     79    1464    51      5  3.0  AO22X1_RVT  wptr_full/g233/Y          
     36    1500    41      4  2.3  INVX1_RVT   wptr_full/g232/Y          
     36    1535    33      3  1.9  INVX1_RVT   wptr_full/g231/Y          
     81    1617    34      1  0.5  MUX21X1_RVT wptr_full/g4344/Y         
      0    1617     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D   
#------------------------------------------------------------------------



Path 29: MET (122 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     609                  
             Slack:=     122                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     27    1205    30      2  1.1  INVX2_RVT   wptr_full/fopt4382/Y      
     62    1267    39      5  2.6  AND2X1_RVT  wptr_full/g4286/Y         
     68    1335    72      2  1.4  NAND3X0_RVT wptr_full/g3545__3772/Y   
     83    1418    37      4  2.0  OR3X2_RVT   wptr_full/g4381/Y         
     84    1502    38      3  1.8  AND3X1_RVT  wptr_full/g2/Y            
     28    1530    26      2  1.0  INVX1_RVT   wptr_full/g1478/Y         
     79    1609    34      1  0.5  MUX21X1_RVT wptr_full/g1467/Y         
      0    1609     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_3_/D   
#------------------------------------------------------------------------



Path 30: MET (125 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     129                  
       Uncertainty:-      10                  
     Required Time:=    1661                  
      Launch Clock:-    1000                  
         Data Path:-     535                  
             Slack:=     125                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     31    1208    33     16  4.5  INVX4_RVT    wptr_full/g4126/Y         
     48    1257    23      1  0.5  AND2X1_RVT   wptr_full/g49/Y           
     68    1325    32      2  1.1  AND3X1_RVT   wptr_full/g4336/Y         
     60    1385    28      1  0.6  AND3X1_RVT   wptr_full/g234/Y          
     79    1464    51      5  3.0  AO22X1_RVT   wptr_full/g233/Y          
     36    1500    41      4  2.3  INVX1_RVT    wptr_full/g232/Y          
     36    1535    33      3  1.9  INVX1_RVT    wptr_full/g231/Y          
      0    1535     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE  
#-------------------------------------------------------------------------



Path 31: MET (126 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     605                  
             Slack:=     126                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN  
     27    1205    30      2  1.0  INVX2_RVT    wptr_full/fopt4390/Y      
     60    1264    35      4  2.2  AND2X1_RVT   wptr_full/g244/Y          
     72    1336    30      1  0.5  OA22X1_RVT   wptr_full/g3538__3911/Y   
     58    1395    28      1  0.5  OA21X1_RVT   wptr_full/g3531__2346/Y   
    102    1497    35      6  4.0  OAI221X2_RVT wptr_full/g1336/Y         
     28    1525    26      4  2.6  INVX2_RVT    wptr_full/g1407/Y         
     79    1605    34      1  0.5  MUX21X1_RVT  wptr_full/g4341/Y         
      0    1605     -      1    -  DFFARX1_RVT  wptr_full/wptr_reg_6_/D   
#-------------------------------------------------------------------------



Path 32: MET (126 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
         Data Path:-     607                  
             Slack:=     126                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     31    1210    34     15  3.8  INVX2_RVT   wptr_full/g4145/Y         
    102    1312    43      2  1.1  AND4X1_RVT  wptr_full/g243_4333/Y     
     28    1340    26      1  0.5  INVX0_RVT   wptr_full/g242/Y          
     76    1416    33      2  1.2  OA21X1_RVT  wptr_full/g238/Y          
     71    1487    35      4  3.5  OR2X2_RVT   wptr_full/g631/Y          
     25    1512    27      3  2.6  INVX2_RVT   wptr_full/g630/Y          
     96    1607    25      1  0.5  HADDX1_RVT  wptr_full/g619/SO         
      0    1607     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_5_/D   
#------------------------------------------------------------------------



Path 33: MET (126 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     126                  
       Uncertainty:-      10                  
     Required Time:=    1664                  
      Launch Clock:-    1000                  
         Data Path:-     537                  
             Slack:=     126                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     46    1208    44      6  3.3  INVX1_RVT    rptr_empty/fopt25/Y        
     52    1260    24      1  0.6  AND2X1_RVT   rptr_empty/g4946/Y         
     64    1325    64      1  0.7  NAND4X0_RVT  rptr_empty/g26/Y           
     69    1394    30      4  2.0  OR2X2_RVT    rptr_empty/g5003/Y         
     71    1465    25      1  0.8  AO22X1_RVT   rptr_empty/g4861_dup/Y     
     26    1491    24      2  1.4  INVX1_RVT    rptr_empty/g5009/Y         
     26    1517    27      3  1.8  INVX1_RVT    rptr_empty/g1362/Y         
     20    1537    18      1  0.5  INVX1_RVT    rptr_empty/g1361/Y         
      0    1537     -      1    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI  
#--------------------------------------------------------------------------



Path 34: MET (130 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     600                  
             Slack:=     130                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    211    1211    67      4  2.3  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1283    36      4  2.2  AND2X1_RVT  rptr_empty/g43/Y          
     82    1365    50      3  2.4  AND3X1_RVT  rptr_empty/g5049/Y        
     26    1391    32      3  2.4  INVX2_RVT   rptr_empty/g5052/Y        
     58    1449    30      2  1.4  AO22X1_RVT  rptr_empty/g1714/Y        
     27    1476    24      2  1.2  INVX1_RVT   rptr_empty/fopt4628/Y     
     46    1522    24      3  1.5  NBUFFX2_RVT rptr_empty/fopt4627/Y     
     78    1600    34      1  0.5  MUX21X1_RVT rptr_empty/g5056/Y        
      0    1600     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#------------------------------------------------------------------------



Path 35: MET (134 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    1663                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     729                  
             Slack:=     134                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)    rinc                     
    456    1256   188     18   10.7  I1025_NS     io_b_rinc/DOUT           
     74    1330    49      4    2.0  AND2X1_RVT   rptr_empty/g5424/Y       
     78    1408    43      4    2.4  AND3X1_RVT   rptr_empty/g5006/Y       
     67    1475    33      1    0.8  AO22X1_RVT   rptr_empty/g4861_dup/Y   
     25    1500    27      2    1.3  INVX1_RVT    rptr_empty/g5009/Y       
     29    1529    27      3    1.8  INVX1_RVT    rptr_empty/g1362/Y       
      0    1529     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (142 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     126                  
       Uncertainty:-      10                  
     Required Time:=    1664                  
      Launch Clock:-    1000                  
         Data Path:-     522                  
             Slack:=     142                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    211    1211    67      4  2.3  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     72    1283    36      4  2.2  AND2X1_RVT   rptr_empty/g43/Y          
     82    1365    50      3  2.4  AND3X1_RVT   rptr_empty/g5049/Y        
     26    1391    32      3  2.4  INVX2_RVT    rptr_empty/g5052/Y        
     58    1449    30      2  1.4  AO22X1_RVT   rptr_empty/g1714/Y        
     27    1476    24      2  1.2  INVX1_RVT    rptr_empty/fopt4628/Y     
     46    1522    24      3  1.5  NBUFFX2_RVT  rptr_empty/fopt4627/Y     
      0    1522     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#-------------------------------------------------------------------------



Path 37: MET (148 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     582                  
             Slack:=     148                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    187    1187    50      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_4_/QN  
     19    1206    27      2  1.0  INVX2_RVT   wptr_full/fopt4390/Y      
     98    1304    43      2  1.1  AND4X1_RVT  wptr_full/g3905/Y         
     72    1376    45      2  1.2  AND3X1_RVT  wptr_full/g626/Y          
     67    1443    32      3  1.9  AND2X1_RVT  wptr_full/g624/Y          
     35    1478    33      2  2.5  INVX1_RVT   wptr_full/g623/Y          
    104    1582    36      1  0.5  XNOR2X1_RVT wptr_full/g4342/Y         
      0    1582     -      1    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D  
#------------------------------------------------------------------------



Path 38: MET (148 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     514                  
             Slack:=     148                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    188    1188    51      3  2.9  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     25    1213    31      2  1.0  INVX1_RVT    rptr_empty/fopt5331/Y      
     62    1275    36      4  2.2  AND2X1_RVT   rptr_empty/g43/Y           
     83    1358    53      3  2.4  AND3X1_RVT   rptr_empty/g5049/Y         
     34    1392    34      3  2.6  INVX2_RVT    rptr_empty/g5052/Y         
     72    1464    42      3  1.8  AO22X1_RVT   rptr_empty/g5054/Y         
     50    1514    23      2  1.0  NBUFFX2_RVT  rptr_empty/g1/Y            
      0    1514     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI  
#--------------------------------------------------------------------------



Path 39: MET (150 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     512                  
             Slack:=     150                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN  
     27    1205    30      2  1.1  INVX2_RVT    wptr_full/fopt4382/Y      
     99    1304    46      3  1.8  AND4X1_RVT   wptr_full/g4283/Y         
     75    1379    47      2  2.0  AND3X1_RVT   wptr_full/g595/Y          
     27    1406    32      5  2.8  INVX2_RVT    wptr_full/g594/Y          
     52    1458    52      2  1.3  NAND2X0_RVT  wptr_full/g593/Y          
     54    1512    26      2  1.4  NBUFFX2_RVT  wptr_full/fopt3881/Y      
      0    1512     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE  
#-------------------------------------------------------------------------



Path 40: MET (151 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     782                  
             Slack:=     151                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     74    1330    49      4    2.0  AND2X1_RVT  rptr_empty/g5424/Y       
     78    1408    43      4    2.4  AND3X1_RVT  rptr_empty/g5006/Y       
     67    1475    33      1    0.8  AO22X1_RVT  rptr_empty/g4861_dup/Y   
     25    1500    27      2    1.3  INVX1_RVT   rptr_empty/g5009/Y       
     54    1554    28      2    1.1  AO22X1_RVT  rptr_empty/g5069/Y       
     28    1582    25      2    1.0  INVX0_RVT   rptr_empty/fopt4083/Y    
      0    1582     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (152 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     783                  
             Slack:=     152                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     77    1332    96      1    0.6  NAND4X0_RVT rptr_empty/g4456/Y       
    103    1435    51      8    5.4  AO22X2_RVT  rptr_empty/g1532/Y       
     76    1511    32      2    1.1  AND3X1_RVT  rptr_empty/g1528/Y       
     26    1537    23      1    0.6  INVX0_RVT   rptr_empty/g1527/Y       
     46    1583    21      1    0.5  AND2X1_RVT  rptr_empty/g1525/Y       
      0    1583     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (163 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-    1000                  
         Data Path:-     564                  
             Slack:=     163                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     31    1210    34     15  3.8  INVX2_RVT   wptr_full/g4145/Y         
    108    1318    48      3  1.7  AND4X1_RVT  wptr_full/g4299/Y         
     56    1374    25      3  1.7  NBUFFX2_RVT wptr_full/fopt4121/Y      
     41    1415    55      3  1.6  NAND3X0_RVT wptr_full/g395/Y          
     92    1507    38      2  1.3  AO22X1_RVT  wptr_full/g1338/Y         
     28    1535    30      3  1.6  INVX1_RVT   wptr_full/g1337/Y         
     30    1564    26      2  1.0  INVX0_RVT   wptr_full/g390/Y          
      0    1564     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_8_/D   
#------------------------------------------------------------------------



Path 43: MET (163 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1735                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     772                  
             Slack:=     163                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     61    1317    40      1    0.6  AND2X1_RVT  rptr_empty/g5270/Y       
     59    1376    63      2    1.0  NAND3X0_RVT rptr_empty/g5428/Y       
     74    1450    34      2    1.9  AO22X1_RVT  rptr_empty/g5426/Y       
     23    1473    22      2    1.2  INVX2_RVT   rptr_empty/g5430/Y       
     75    1548    25      2    1.3  OAI22X1_RVT rptr_empty/g5431/Y       
     23    1572    21      2    1.0  INVX1_RVT   rptr_empty/g76/Y         
      0    1572     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (165 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     768                  
             Slack:=     165                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)    winc                    
    455    1255   188     22    9.9  I1025_NS     io_b_winc/DOUT          
     14    1269    66      2    1.9  INVX4_RVT    wptr_full/fopt4360/Y    
     52    1321    43      1    0.5  NAND2X0_RVT  wptr_full/g4054/Y       
    100    1421    30      3    2.4  OAI221X2_RVT wptr_full/g90/Y         
     28    1449    25      5    3.0  INVX2_RVT    wptr_full/fopt4262/Y    
     24    1473    25      2    1.5  INVX1_RVT    wptr_full/fopt4260/Y    
     95    1568    25      1    0.5  HADDX1_RVT   wptr_full/g4349/SO      
      0    1568     -      1      -  DFFARX1_RVT  wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (172 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1729                  
      Launch Clock:-    1000                  
         Data Path:-     557                  
             Slack:=     172                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    246    1246    52      6  3.3  DFFARX1_RVT wptr_full/wbin_reg_1_/Q   
     70    1315    34      2  1.2  AND3X1_RVT  wptr_full/g4284/Y         
     47    1362    73      1  0.5  NAND3X0_RVT wptr_full/g70_0/Y         
    106    1468    48      4  2.8  OA22X1_RVT  wptr_full/g69/Y           
     38    1506    36      3  1.9  INVX1_RVT   wptr_full/g627/Y          
     26    1532    28      2  1.3  INVX1_RVT   wptr_full/fopt3733/Y      
     25    1557    22      2  1.0  INVX1_RVT   wptr_full/fopt3732/Y      
      0    1557     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_5_/D   
#------------------------------------------------------------------------



Path 46: MET (173 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     758                  
             Slack:=     173                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     24    1279    69      1    0.5  INVX0_RVT   rptr_empty/fopt5220/Y    
    100    1379    36      3    1.8  OA21X1_RVT  rptr_empty/g3409/Y       
     70    1449    29      4    2.5  OR2X2_RVT   rptr_empty/g3406/Y       
     32    1482    30      4    2.2  INVX1_RVT   rptr_empty/g2173/Y       
     77    1558    31      1    0.5  AO22X1_RVT  rptr_empty/g1507/Y       
      0    1558     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (175 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     129                  
       Uncertainty:-      10                  
     Required Time:=    1661                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     175                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    188    1188    51      3  2.9  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     25    1213    31      2  1.0  INVX1_RVT    rptr_empty/fopt5331/Y      
     62    1275    36      4  2.2  AND2X1_RVT   rptr_empty/g43/Y           
     39    1314    89      1  0.5  NAND4X0_RVT  rptr_empty/g5096/Y         
    106    1420    44      3  1.9  AO22X1_RVT   rptr_empty/g140/Y          
     33    1453    35      2  1.3  INVX0_RVT    rptr_empty/fopt142/Y       
     34    1486    30      3  1.9  INVX1_RVT    rptr_empty/fopt177/Y       
      0    1486     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE  
#--------------------------------------------------------------------------



Path 48: MET (181 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     549                  
             Slack:=     181                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    221    1221    35      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     30    1251    32      8  4.1  INVX2_RVT   rptr_empty/g5104/Y        
     69    1320    53      5  2.7  AND2X1_RVT  rptr_empty/g5103/Y        
    114    1434    59      5  3.0  MUX21X1_RVT rptr_empty/g5328/Y        
     34    1468    35      2  1.0  INVX1_RVT   rptr_empty/g3411/Y        
     81    1549    34      1  0.5  MUX21X1_RVT rptr_empty/g3401/Y        
      0    1549     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 49: MET (183 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     745                  
             Slack:=     183                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     61    1317    40      1    0.6  AND2X1_RVT  rptr_empty/g5270/Y       
     59    1376    63      2    1.0  NAND3X0_RVT rptr_empty/g5428/Y       
     74    1450    34      2    1.9  AO22X1_RVT  rptr_empty/g5426/Y       
     23    1473    22      2    1.2  INVX2_RVT   rptr_empty/g5430/Y       
     72    1545    41      3    1.7  AO22X1_RVT  rptr_empty/g3714__5425/Y 
      0    1545     -      3      -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (185 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     749                  
             Slack:=     185                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     80    1335    53      5    2.7  AND2X1_RVT  rptr_empty/g5103/Y       
     93    1428    50      3    2.2  AND4X1_RVT  rptr_empty/g49/Y         
     72    1500    34      2    1.1  OR3X1_RVT   rptr_empty/g47/Y         
     49    1549    24      2    1.4  NBUFFX2_RVT rptr_empty/fopt3799/Y    
      0    1549     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (188 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1577                  
      Launch Clock:-    1000                  
         Data Path:-     389                  
             Slack:=     188                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46    1208    44      6  3.3  INVX1_RVT      rptr_empty/fopt25/Y        
     59    1268    32      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     23    1290    24      2  1.0  INVX1_RVT      fifomem/fopt307/Y          
     48    1338    51      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     23    1361    29      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28    1389    22      1  0.0  NAND2X0_RVT    fifomem/g294__7482/Y       
      0    1389     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (189 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1579                  
      Launch Clock:-    1000                  
         Data Path:-     390                  
             Slack:=     189                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46    1208    44      6  3.3  INVX1_RVT      rptr_empty/fopt25/Y        
     59    1268    32      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     23    1290    24      2  1.0  INVX1_RVT      fifomem/fopt307/Y          
     48    1338    51      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     52    1390    19      1  0.0  OR2X1_RVT      fifomem/g295__4733/Y       
      0    1390     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (196 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     535                  
             Slack:=     196                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_2_/QN  
     31    1208    33     16  4.5  INVX4_RVT   wptr_full/g4126/Y         
     48    1257    23      1  0.5  AND2X1_RVT  wptr_full/g49/Y           
     68    1325    32      2  1.1  AND3X1_RVT  wptr_full/g4336/Y         
     60    1385    28      1  0.6  AND3X1_RVT  wptr_full/g234/Y          
     79    1464    51      5  3.0  AO22X1_RVT  wptr_full/g233/Y          
     36    1500    41      4  2.3  INVX1_RVT   wptr_full/g232/Y          
     36    1535    33      3  1.9  INVX1_RVT   wptr_full/g231/Y          
      0    1535     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D   
#------------------------------------------------------------------------



Path 54: MET (197 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-    1000                  
         Data Path:-     530                  
             Slack:=     197                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     27    1205    30      2  1.1  INVX2_RVT   wptr_full/fopt4382/Y      
     62    1267    39      5  2.6  AND2X1_RVT  wptr_full/g4286/Y         
     68    1335    72      2  1.4  NAND3X0_RVT wptr_full/g3545__3772/Y   
     83    1418    37      4  2.0  OR3X2_RVT   wptr_full/g4381/Y         
     84    1502    38      3  1.8  AND3X1_RVT  wptr_full/g2/Y            
     28    1530    26      2  1.0  INVX1_RVT   wptr_full/g1478/Y         
      0    1530     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_3_/D   
#------------------------------------------------------------------------



Path 55: MET (202 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     528                  
             Slack:=     202                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     27    1205    30      2  1.1  INVX2_RVT   wptr_full/fopt4382/Y      
     62    1267    39      5  2.6  AND2X1_RVT  wptr_full/g4286/Y         
     68    1335    72      2  1.4  NAND3X0_RVT wptr_full/g3545__3772/Y   
     68    1404    30      1  0.6  OR3X1_RVT   wptr_full/g28_0/Y         
     38    1441    46      2  1.0  NAND3X0_RVT wptr_full/g4380/Y         
     87    1528    36      2  1.1  AO22X1_RVT  wptr_full/g1468/Y         
      0    1528     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D   
#------------------------------------------------------------------------



Path 56: MET (203 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1577                  
      Launch Clock:-    1000                  
         Data Path:-     374                  
             Slack:=     203                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     39    1212    43      6  3.2  INVX1_RVT      rptr_empty/fopt25/Y        
     60    1272    30      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     51    1323    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     23    1346    29      1  0.5  INVX0_RVT      fifomem/g298/Y             
     28    1374    22      1  0.0  NAND2X0_RVT    fifomem/g290__7098/Y       
      0    1374     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (204 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     729                  
             Slack:=     204                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     74    1330    49      4    2.0  AND2X1_RVT  rptr_empty/g5424/Y       
     78    1408    43      4    2.4  AND3X1_RVT  rptr_empty/g5006/Y       
     67    1475    33      1    0.8  AO22X1_RVT  rptr_empty/g4861_dup/Y   
     25    1500    27      2    1.3  INVX1_RVT   rptr_empty/g5009/Y       
     29    1529    27      3    1.8  INVX1_RVT   rptr_empty/g1362/Y       
      0    1529     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (204 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1579                  
      Launch Clock:-    1000                  
         Data Path:-     374                  
             Slack:=     204                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     39    1212    43      6  3.2  INVX1_RVT      rptr_empty/fopt25/Y        
     60    1272    30      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     51    1323    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     52    1374    19      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0    1374     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (206 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
         Data Path:-     522                  
             Slack:=     206                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    211    1211    67      4  2.3  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1283    36      4  2.2  AND2X1_RVT  rptr_empty/g43/Y          
     82    1365    50      3  2.4  AND3X1_RVT  rptr_empty/g5049/Y        
     26    1391    32      3  2.4  INVX2_RVT   rptr_empty/g5052/Y        
     58    1449    30      2  1.4  AO22X1_RVT  rptr_empty/g1714/Y        
     27    1476    24      2  1.2  INVX1_RVT   rptr_empty/fopt4628/Y     
     46    1522    24      3  1.5  NBUFFX2_RVT rptr_empty/fopt4627/Y     
      0    1522     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 60: MET (207 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1577                  
      Launch Clock:-    1000                  
         Data Path:-     370                  
             Slack:=     207                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46    1208    44      6  3.3  INVX1_RVT      rptr_empty/fopt25/Y        
     59    1268    32      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     23    1290    24      2  1.0  INVX1_RVT      fifomem/fopt307/Y          
     54    1344    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1370    22      1  0.0  NAND2X0_RVT    fifomem/g292__1881/Y       
      0    1370     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (208 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     370                  
             Slack:=     208                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46    1208    44      6  3.3  INVX1_RVT      rptr_empty/fopt25/Y        
     59    1268    32      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     23    1290    24      2  1.0  INVX1_RVT      fifomem/fopt307/Y          
     54    1344    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1370    21      1  0.0  NAND2X0_RVT    fifomem/g293__5115/Y       
      0    1370     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (209 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     719                  
             Slack:=     209                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)    winc                    
    455    1255   188     22    9.9  I1025_NS     io_b_winc/DOUT          
     14    1269    66      2    1.9  INVX4_RVT    wptr_full/fopt4360/Y    
     52    1321    43      1    0.5  NAND2X0_RVT  wptr_full/g4054/Y       
    100    1421    30      3    2.4  OAI221X2_RVT wptr_full/g90/Y         
     28    1449    25      5    3.0  INVX2_RVT    wptr_full/fopt4262/Y    
     70    1519    42      3    1.8  AO22X1_RVT   wptr_full/g4058/Y       
      0    1519     -      3      -  DFFARX1_RVT  wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (215 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-    1000                  
         Data Path:-     512                  
             Slack:=     215                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     27    1205    30      2  1.1  INVX2_RVT   wptr_full/fopt4382/Y      
     99    1304    46      3  1.8  AND4X1_RVT  wptr_full/g4283/Y         
     75    1379    47      2  2.0  AND3X1_RVT  wptr_full/g595/Y          
     27    1406    32      5  2.8  INVX2_RVT   wptr_full/g594/Y          
     52    1458    52      2  1.3  NAND2X0_RVT wptr_full/g593/Y          
     54    1512    26      2  1.4  NBUFFX2_RVT wptr_full/fopt3881/Y      
      0    1512     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_4_/D   
#------------------------------------------------------------------------



Path 64: MET (218 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1579                  
      Launch Clock:-    1000                  
         Data Path:-     361                  
             Slack:=     218                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     39    1212    43      6  3.2  INVX1_RVT      rptr_empty/fopt25/Y        
     60    1272    30      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     42    1314    38      1  0.7  NAND2X0_RVT    fifomem/g302__2346/Y       
     48    1361    18      1  0.0  OR2X1_RVT      fifomem/g289__8246/Y       
      0    1361     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (219 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     711                  
             Slack:=     219                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)    winc                    
    455    1255   188     22    9.9  I1025_NS     io_b_winc/DOUT          
     14    1269    66      2    1.9  INVX4_RVT    wptr_full/fopt4360/Y    
     35    1304    38      4    2.2  INVX2_RVT    wptr_full/fopt4359/Y    
     58    1362    28      2    1.1  AND2X1_RVT   wptr_full/g248/Y        
     20    1382    21      1    0.5  INVX0_RVT    wptr_full/fopt3588/Y    
    129    1511    35      6    4.0  OAI221X2_RVT wptr_full/g1336/Y       
      0    1511     -      6      -  DFFARX1_RVT  wptr_full/wbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (228 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1573                  
      Launch Clock:-    1000                  
         Data Path:-     345                  
             Slack:=     228                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     50    1219    48      6  3.6  INVX1_RVT      wptr_full/g4164/Y         
     26    1244    31      2  1.1  INVX1_RVT      fifomem/g288/Y            
     49    1293    53      2  1.3  NAND2X0_RVT    fifomem/g283__2802/Y      
     23    1316    30      1  0.5  INVX0_RVT      fifomem/g281/Y            
     28    1345    31      1  0.0  NAND2X0_RVT    fifomem/g273__5107/Y      
      0    1345     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (233 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     345                  
             Slack:=     233                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     50    1219    48      6  3.6  INVX1_RVT      wptr_full/g4164/Y         
     26    1244    31      2  1.1  INVX1_RVT      fifomem/g288/Y            
     49    1293    53      2  1.3  NAND2X0_RVT    fifomem/g283__2802/Y      
     52    1345    20      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0    1345     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (239 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1725                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     239                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    188    1188    51      3  2.9  DFFARX2_RVT rptr_empty/rbin_reg_0_/QN  
     25    1213    31      2  1.0  INVX1_RVT   rptr_empty/fopt5331/Y      
     62    1275    36      4  2.2  AND2X1_RVT  rptr_empty/g43/Y           
     39    1314    89      1  0.5  NAND4X0_RVT rptr_empty/g5096/Y         
    106    1420    44      3  1.9  AO22X1_RVT  rptr_empty/g140/Y          
     33    1453    35      2  1.3  INVX0_RVT   rptr_empty/fopt142/Y       
     34    1486    30      3  1.9  INVX1_RVT   rptr_empty/fopt177/Y       
      0    1486     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_5_/D   
#-------------------------------------------------------------------------



Path 69: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1573                  
      Launch Clock:-    1000                  
         Data Path:-     333                  
             Slack:=     240                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     40    1209    38      7  4.2  INVX2_RVT      wptr_full/g4125/Y         
     24    1233    27      2  1.0  INVX1_RVT      fifomem/g287/Y            
     49    1282    52      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     23    1305    29      1  0.5  INVX0_RVT      fifomem/g280/Y            
     28    1333    31      1  0.0  NAND2X0_RVT    fifomem/g277__5526/Y      
      0    1333     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (244 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     487                  
             Slack:=     244                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     31    1210    34     15  3.8  INVX2_RVT   wptr_full/g4145/Y         
    102    1312    43      2  1.1  AND4X1_RVT  wptr_full/g243_4333/Y     
     28    1340    26      1  0.5  INVX0_RVT   wptr_full/g242/Y          
     76    1416    33      2  1.2  OA21X1_RVT  wptr_full/g238/Y          
     71    1487    35      4  3.5  OR2X2_RVT   wptr_full/g631/Y          
      0    1487     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_6_/D   
#------------------------------------------------------------------------



Path 71: MET (245 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     333                  
             Slack:=     245                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     40    1209    38      7  4.2  INVX2_RVT      wptr_full/g4125/Y         
     24    1233    27      2  1.0  INVX1_RVT      fifomem/g287/Y            
     49    1282    52      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     52    1333    20      1  0.0  OR2X1_RVT      fifomem/g278__6783/Y      
      0    1333     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (249 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1573                  
      Launch Clock:-    1000                  
         Data Path:-     324                  
             Slack:=     249                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     50    1219    48      6  3.6  INVX1_RVT      wptr_full/g4164/Y         
     26    1244    31      2  1.1  INVX1_RVT      fifomem/g288/Y            
     54    1298    24      2  1.0  AND2X1_RVT     fifomem/g284__1705/Y      
     26    1324    31      1  0.0  NAND2X0_RVT    fifomem/g275__4319/Y      
      0    1324     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (250 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1729                  
      Launch Clock:-    1000                  
         Data Path:-     478                  
             Slack:=     250                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_3_/CLK 
    186    1186    49      3  2.5  DFFARX2_RVT rptr_empty/rbin_reg_3_/QN  
    128    1313    29      2  1.3  NOR4X1_RVT  rptr_empty/g4868/Y         
     80    1393    42      4  2.4  AND3X1_RVT  rptr_empty/g4867/Y         
     52    1445    22      1  0.6  OR2X1_RVT   rptr_empty/g37/Y           
     34    1478    39      2  1.0  NAND3X0_RVT rptr_empty/g5271/Y         
      0    1478     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D  
#-------------------------------------------------------------------------



Path 74: MET (253 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1577                  
      Launch Clock:-    1000                  
         Data Path:-     324                  
             Slack:=     253                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     50    1219    48      6  3.6  INVX1_RVT      wptr_full/g4164/Y         
     26    1244    31      2  1.1  INVX1_RVT      fifomem/g288/Y            
     54    1298    24      2  1.0  AND2X1_RVT     fifomem/g284__1705/Y      
     26    1324    23      1  0.0  NAND2X0_RVT    fifomem/g276__8428/Y      
      0    1324     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (257 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     676                  
             Slack:=     257                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     73    1329    44      1    0.6  AND3X1_RVT  rptr_empty/g773/Y        
     50    1378    48      1    0.5  NAND3X0_RVT rptr_empty/g5067/Y       
     72    1450    39      3    2.5  AO22X1_RVT  rptr_empty/g5064/Y       
     26    1476    25      3    1.6  INVX2_RVT   rptr_empty/g5063/Y       
      0    1476     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (258 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     670                  
             Slack:=     258                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    455    1255   188     22    9.9  I1025_NS    io_b_winc/DOUT          
     14    1269    66      2    1.9  INVX4_RVT   wptr_full/fopt4360/Y    
     35    1304    38      4    2.2  INVX2_RVT   wptr_full/fopt4359/Y    
     60    1364    28      1    0.5  AND3X1_RVT  wptr_full/g4346/Y       
     54    1419    39      3    1.7  AO21X1_RVT  wptr_full/g4289/Y       
     51    1470    25      2    1.5  NBUFFX2_RVT wptr_full/g1/Y          
      0    1470     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (258 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1725                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     667                  
             Slack:=     258                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     77    1332    96      1    0.6  NAND4X0_RVT rptr_empty/g4456/Y       
    103    1435    51      8    5.4  AO22X2_RVT  rptr_empty/g1532/Y       
     31    1467    32      3    2.2  INVX2_RVT   rptr_empty/g167/Y        
      0    1467     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (263 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     315                  
             Slack:=     263                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    178    1178    45      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     42    1220    46      6  3.4  INVX1_RVT      wptr_full/g4164/Y         
     47    1267    40      1  0.7  NAND2X0_RVT    fifomem/g285__5122/Y      
     48    1315    20      1  0.0  OR2X1_RVT      fifomem/g272__2398/Y      
      0    1315     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (264 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     669                  
             Slack:=     264                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)    winc                    
    455    1255   188     22    9.9  I1025_NS     io_b_winc/DOUT          
     36    1292    82      1    0.5  NAND2X0_RVT  wptr_full/g8/Y          
    126    1418    30      3    2.4  OAI221X2_RVT wptr_full/g90/Y         
     25    1442    26      5    2.9  INVX2_RVT    wptr_full/fopt4262/Y    
     27    1469    25      2    1.5  INVX1_RVT    wptr_full/fopt4260/Y    
      0    1469     -      2      -  DFFARX1_RVT  wptr_full/wbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (266 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      66                  
       Uncertainty:-      10                  
     Required Time:=    1724                  
      Launch Clock:-    1000                  
         Data Path:-     458                  
             Slack:=     266                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    190    1190    52      2  3.3  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     26    1216    33     10  5.3  INVX4_RVT   rptr_empty/g5101/Y         
     57    1274    32     15  4.0  NBUFFX2_RVT rptr_empty/g5216/Y         
     76    1349    45      2  1.2  AND3X1_RVT  rptr_empty/g2176/Y         
    109    1458    33      7  4.1  OAI22X2_RVT rptr_empty/g2171/Y         
      0    1458     -      7    -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D   
#-------------------------------------------------------------------------



Path 81: MET (270 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1725                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     655                  
             Slack:=     270                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     74    1330    49      4    2.0  AND2X1_RVT  rptr_empty/g5424/Y       
     64    1394    30      1    0.7  AND3X1_RVT  rptr_empty/g2178/Y       
     60    1455    31      4    2.5  OR2X2_RVT   rptr_empty/g3406/Y       
      0    1455     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (272 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     214                  
       Uncertainty:-      10                  
     Required Time:=    1576                  
      Launch Clock:-    1000                  
         Data Path:-     303                  
             Slack:=     272                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     39    1212    43      6  3.2  INVX1_RVT      rptr_empty/fopt25/Y        
     60    1272    30      6  3.4  NBUFFX2_RVT    rptr_empty/fopt3865/Y      
     31    1303    26      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0    1303     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (274 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      71                  
       Uncertainty:-      10                  
     Required Time:=    1719                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     644                  
             Slack:=     274                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    456    1256   188     18   10.7  I1025_NS    io_b_rinc/DOUT           
     80    1335    53      5    2.7  AND2X1_RVT  rptr_empty/g5103/Y       
    109    1444    56      5    3.0  MUX21X1_RVT rptr_empty/g5328/Y       
      0    1444     -      5      -  DFFARX2_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (283 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     443                  
             Slack:=     283                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    187    1187    50      2  2.8  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     19    1206    27      2  1.0  INVX2_RVT   wptr_full/fopt4382/Y      
     62    1269    39      5  2.6  AND2X1_RVT  wptr_full/g4286/Y         
     74    1342    44      2  1.0  AND3X1_RVT  wptr_full/g96/Y           
     68    1411    37      1  0.8  OA22X1_RVT  wptr_full/g69_0/Y         
     32    1443    29      3  1.6  INVX1_RVT   wptr_full/g68/Y           
      0    1443     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_2_/D   
#------------------------------------------------------------------------



Path 85: MET (285 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      66                  
       Uncertainty:-      10                  
     Required Time:=    1724                  
      Launch Clock:-    1000                  
         Data Path:-     438                  
             Slack:=     285                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT   rptr_empty/g5101/Y         
     49    1264    22      1  0.5  AND2X1_RVT  rptr_empty/g4977/Y         
     90    1353    39      2  1.0  AND4X1_RVT  rptr_empty/g5427/Y         
     85    1438    36      2  1.1  AO22X1_RVT  rptr_empty/g161_dup/Y      
      0    1438     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_6_/D   
#-------------------------------------------------------------------------



Path 86: MET (306 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     268                  
             Slack:=     306                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    190    1190    52      3  3.2  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     45    1235    50     13  7.2  INVX2_RVT      wptr_full/g2211/Y         
     33    1268    30      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0    1268     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 152: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 153: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 154: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 155: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 156: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 157: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 158: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 159: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 160: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 161: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 162: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 163: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 164: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 165: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 166: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 167: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 168: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 169: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 170: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 171: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 172: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 173: MET (660 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (660 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (660 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (660 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (660 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (660 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (660 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (660 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-      10                  
     Required Time:=    1971                  
      Launch Clock:-    1000                  
         Data Path:-     311                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    179    1179    56      3  2.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36      5  2.9  INVX2_RVT      rptr_empty/fopt5334/Y      
     51    1265    24      4  2.3  NBUFFX4_RVT    rptr_empty/fopt5333/Y      
     46    1311    23     11  2.1  NBUFFX4_RVT    rptr_empty/fopt5332/Y      
      0    1311     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (692 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (692 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (692 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (692 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (692 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (692 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (692 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (692 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     273                  
             Slack:=     692                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    181    1181    58      2  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     34    1215    35     10  5.3  INVX4_RVT      rptr_empty/g5101/Y         
     58    1273    34     15  4.1  NBUFFX2_RVT    rptr_empty/g5216/Y         
      0    1273     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (696 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (696 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (696 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (696 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (696 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (696 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (696 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (696 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     274                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     40    1218    39      7  3.8  INVX2_RVT      wptr_full/fopt4386/Y       
     30    1247    32      3  1.8  INVX1_RVT      wptr_full/fopt4385/Y       
     27    1274    24     10  1.1  INVX1_RVT      wptr_full/fopt4384/Y       
      0    1274     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (701 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (701 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (701 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (701 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (701 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (701 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (701 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (701 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -171                  
       Uncertainty:-      10                  
     Required Time:=    1961                  
      Launch Clock:-    1000                  
         Data Path:-     260                  
             Slack:=     701                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260    1260    44     13  3.3  DFFARX2_RVT    rptr_empty/rbin_reg_2_/Q   
      0    1260     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (707 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (707 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (707 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (707 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (707 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (707 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (707 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (707 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     707                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    54      3  2.6  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     36    1213    36      6  3.0  INVX2_RVT      rptr_empty/fopt5338/Y      
     50    1263    25     11  1.6  NBUFFX2_RVT    rptr_empty/fopt5337/Y      
      0    1263     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (714 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (714 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (714 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (714 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (714 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (714 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (714 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (714 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1972                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1210    36      6  3.2  INVX2_RVT      rptr_empty/fopt21/Y        
     25    1235    27      2  1.2  INVX1_RVT      rptr_empty/fopt5016/Y      
     23    1258    20      9  0.5  INVX0_RVT      rptr_empty/fopt5015/Y      
      0    1258     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (725 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (725 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (725 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (725 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (725 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (725 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (725 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (725 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -184                  
       Uncertainty:-      10                  
     Required Time:=    1974                  
      Launch Clock:-    1000                  
         Data Path:-     249                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    171    1171    52      2  1.5  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     60    1231    27      3  3.7  NBUFFX4_RVT    wptr_full/g4056/Y          
     18    1249    17     11  1.6  INVX4_RVT      wptr_full/fopt244/Y        
      0    1249     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (746 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (746 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (746 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (746 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (746 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (746 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (746 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (746 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1962                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     746                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     16  4.8  INVX2_RVT      rptr_empty/g48/Y           
      0    1216     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (754 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (754 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (754 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (754 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (754 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (754 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (754 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (754 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     754                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    178    1178    55      2  2.8  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     33    1211    34     12  2.3  INVX2_RVT      wptr_full/fopt4389/Y       
      0    1211     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (755 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (755 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (755 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (755 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (755 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (755 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (755 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (755 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     755                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    56      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     35    1210    35     13  2.7  INVX2_RVT      wptr_full/g4003/Y          
      0    1210     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (758 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (758 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (758 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (758 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (758 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (758 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (758 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (758 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     31    1208    33     16  4.5  INVX4_RVT      wptr_full/g4126/Y          
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (758 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (758 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (758 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (758 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (758 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (758 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (758 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (758 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     208                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     30    1208    32     16  4.3  INVX4_RVT      rptr_empty/g5268/Y         
      0    1208     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (759 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (759 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (759 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (759 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (759 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (759 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (759 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (759 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     37    1206    36     15  3.8  INVX2_RVT      wptr_full/g4145/Y          
      0    1206     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (768 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (768 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (768 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (768 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (768 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (768 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (768 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (768 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     30    1199    30     12  2.1  INVX2_RVT      wptr_full/g4127/Y          
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

