/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AFECNX_GLOBAL_0_H__
#define BCHP_AFECNX_GLOBAL_0_H__

/***************************************************************************
 *AFECNX_GLOBAL_0 - AFECNX Global Register Set
 ***************************************************************************/
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL           0x06000000 /* AFEC Clock Control */
#define BCHP_AFECNX_GLOBAL_0_CFG_RST             0x06000004 /* AFEC Config Reset */
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL            0x06000008 /* AFEC Revision ID */
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE0           0x0600000c /* AFEC SW SPARE0 */
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE1           0x06000010 /* AFEC SW SPARE1 */

/***************************************************************************
 *CLK_CNTRL - AFEC Clock Control
 ***************************************************************************/
/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: reserved0 [31:24] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved0_MASK              0xff000000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved0_SHIFT             24

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: LDPC_CLK_ENABLEB [23:23] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_ENABLEB_MASK       0x00800000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_ENABLEB_SHIFT      23
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_ENABLEB_DEFAULT    0x00000001

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: reserved1 [22:20] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved1_MASK              0x00700000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved1_SHIFT             20

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: LDPC_CLK_HOLD [19:19] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_HOLD_MASK          0x00080000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_HOLD_SHIFT         19
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_HOLD_DEFAULT       0x00000000

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: reserved2 [18:16] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved2_MASK              0x00070000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved2_SHIFT             16

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: LDPC_CLK_LOAD_EN [15:15] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_LOAD_EN_MASK       0x00008000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_LOAD_EN_SHIFT      15
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_LOAD_EN_DEFAULT    0x00000001

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: reserved3 [14:12] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved3_MASK              0x00007000
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved3_SHIFT             12

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: SEL_BYPASS_CLK [11:11] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_SEL_BYPASS_CLK_MASK         0x00000800
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_SEL_BYPASS_CLK_SHIFT        11
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_SEL_BYPASS_CLK_DEFAULT      0x00000000

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: reserved4 [10:08] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved4_MASK              0x00000700
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_reserved4_SHIFT             8

/* AFECNX_GLOBAL_0 :: CLK_CNTRL :: LDPC_CLK_MDIV [07:00] */
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_MDIV_MASK          0x000000ff
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_MDIV_SHIFT         0
#define BCHP_AFECNX_GLOBAL_0_CLK_CNTRL_LDPC_CLK_MDIV_DEFAULT       0x00000008

/***************************************************************************
 *CFG_RST - AFEC Config Reset
 ***************************************************************************/
/* AFECNX_GLOBAL_0 :: CFG_RST :: reserved0 [31:01] */
#define BCHP_AFECNX_GLOBAL_0_CFG_RST_reserved0_MASK                0xfffffffe
#define BCHP_AFECNX_GLOBAL_0_CFG_RST_reserved0_SHIFT               1

/* AFECNX_GLOBAL_0 :: CFG_RST :: CFG_RST [00:00] */
#define BCHP_AFECNX_GLOBAL_0_CFG_RST_CFG_RST_MASK                  0x00000001
#define BCHP_AFECNX_GLOBAL_0_CFG_RST_CFG_RST_SHIFT                 0
#define BCHP_AFECNX_GLOBAL_0_CFG_RST_CFG_RST_DEFAULT               0x00000000

/***************************************************************************
 *REV_CTRL - AFEC Revision ID
 ***************************************************************************/
/* AFECNX_GLOBAL_0 :: REV_CTRL :: reserved0 [31:16] */
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_reserved0_MASK               0xffff0000
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_reserved0_SHIFT              16

/* AFECNX_GLOBAL_0 :: REV_CTRL :: CH_ID [15:08] */
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_CH_ID_MASK                   0x0000ff00
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_CH_ID_SHIFT                  8
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_CH_ID_DEFAULT                0x00000002

/* AFECNX_GLOBAL_0 :: REV_CTRL :: REV_ID [07:00] */
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_REV_ID_MASK                  0x000000ff
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_REV_ID_SHIFT                 0
#define BCHP_AFECNX_GLOBAL_0_REV_CTRL_REV_ID_DEFAULT               0x00000001

/***************************************************************************
 *SW_SPARE0 - AFEC SW SPARE0
 ***************************************************************************/
/* AFECNX_GLOBAL_0 :: SW_SPARE0 :: SW_SPARE0 [31:00] */
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE0_SW_SPARE0_MASK              0xffffffff
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE0_SW_SPARE0_SHIFT             0
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE0_SW_SPARE0_DEFAULT           0x00000000

/***************************************************************************
 *SW_SPARE1 - AFEC SW SPARE1
 ***************************************************************************/
/* AFECNX_GLOBAL_0 :: SW_SPARE1 :: SW_SPARE1 [31:00] */
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE1_SW_SPARE1_MASK              0xffffffff
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE1_SW_SPARE1_SHIFT             0
#define BCHP_AFECNX_GLOBAL_0_SW_SPARE1_SW_SPARE1_DEFAULT           0x00000000

#endif /* #ifndef BCHP_AFECNX_GLOBAL_0_H__ */

/* End of File */
