[04/01 18:29:33      0s] 
[04/01 18:29:33      0s] Cadence Innovus(TM) Implementation System.
[04/01 18:29:33      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/01 18:29:33      0s] 
[04/01 18:29:33      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[04/01 18:29:33      0s] Options:	
[04/01 18:29:33      0s] Date:		Tue Apr  1 18:29:33 2025
[04/01 18:29:33      0s] Host:		vlsilab9.nitrkl.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB)
[04/01 18:29:33      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/01 18:29:33      0s] 
[04/01 18:29:33      0s] License:
[04/01 18:29:33      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/01 18:29:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/01 18:29:43     10s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/01 18:29:43     10s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[04/01 18:29:43     10s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/01 18:29:43     10s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[04/01 18:29:43     10s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[04/01 18:29:43     10s] @(#)CDS: CPE v20.14-s080
[04/01 18:29:43     10s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/01 18:29:43     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[04/01 18:29:43     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/01 18:29:43     10s] @(#)CDS: RCDB 11.15.0
[04/01 18:29:43     10s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[04/01 18:29:43     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12590_vlsilab9.nitrkl.ac.in_nitrkl9_b1tYbD.

[04/01 18:29:43     10s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[04/01 18:29:45     12s] 
[04/01 18:29:45     12s] **INFO:  MMMC transition support version v31-84 
[04/01 18:29:45     12s] 
[04/01 18:29:45     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/01 18:29:45     12s] <CMD> suppressMessage ENCEXT-2799
[04/01 18:29:45     12s] <CMD> getVersion
[04/01 18:29:45     12s] [INFO] Loading PVS 20.11 fill procedures
[04/01 18:29:45     12s] <CMD> win
[04/01 18:29:58     13s] <CMD> encMessage warning 0
[04/01 18:29:58     13s] Suppress "**WARN ..." messages.
[04/01 18:29:58     13s] <CMD> encMessage debug 0
[04/01 18:29:58     13s] <CMD> encMessage info 0
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:29:58     14s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[04/01 18:29:58     14s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:29:58     14s] Loading view definition file from /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI/lock.enc.dat/viewDefinition.tcl
[04/01 18:29:59     15s] *** End library_loading (cpu=0.02min, real=0.02min, mem=18.3M, fe_cpu=0.26min, fe_real=0.43min, fe_mem=811.7M) ***
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[04/01 18:29:59     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/01 18:29:59     15s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:29:59     15s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[04/01 18:29:59     15s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:30:00     15s] *** Netlist is unique.
[04/01 18:30:00     15s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:30:00     15s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:30:00     15s] Loading preference file /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI/lock.enc.dat/gui.pref.tcl ...
[04/01 18:30:00     16s] 
[04/01 18:30:00     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/01 18:30:00     16s] 
[04/01 18:30:00     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/01 18:30:00     16s] 
[04/01 18:30:00     16s] TimeStamp Deleting Cell Server Begin ...
[04/01 18:30:00     16s] 
[04/01 18:30:00     16s] TimeStamp Deleting Cell Server End ...
[04/01 18:30:00     16s] 
[04/01 18:30:00     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/01 18:30:00     16s] 
[04/01 18:30:00     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/01 18:30:00     16s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:30:00     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:30:00     16s] Loading place ...
[04/01 18:30:01     16s] **WARN: (IMPEXT-2662):	Cap table /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI/lock.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[04/01 18:30:01     16s] **WARN: (IMPEXT-2662):	Cap table /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI/lock.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] TimeStamp Deleting Cell Server Begin ...
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] TimeStamp Deleting Cell Server End ...
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] TimeStamp Deleting Cell Server Begin ...
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] TimeStamp Deleting Cell Server End ...
[04/01 18:30:01     16s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.14-s095_1. They will be removed in the next release. 
[04/01 18:30:01     16s] timing_enable_default_delay_arc
[04/01 18:30:01     16s] <CMD> encMessage warning 0
[04/01 18:30:01     16s] Suppress "**WARN ..." messages.
[04/01 18:30:01     16s] <CMD> encMessage debug 0
[04/01 18:30:01     16s] <CMD> encMessage info 0
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s]     while executing
[04/01 18:30:01     16s] "error $catchMsg"
[04/01 18:30:01     16s]     (procedure "restoreDesign" line 31)
[04/01 18:30:01     16s] 
[04/01 18:30:01     16s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:01     16s] 
[04/01 18:30:06     17s] <CMD> encMessage warning 0
[04/01 18:30:06     17s] Suppress "**WARN ..." messages.
[04/01 18:30:06     17s] <CMD> encMessage debug 0
[04/01 18:30:06     17s] <CMD> encMessage info 0
[04/01 18:30:06     17s] 
[04/01 18:30:06     17s] 
[04/01 18:30:06     17s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:06     17s] 
[04/01 18:30:06     17s] 
[04/01 18:30:06     17s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:06     17s] 
[04/01 18:30:06     17s]     while executing
[04/01 18:30:06     17s] "error $catchMsg"
[04/01 18:30:06     17s]     (procedure "restoreDesign" line 31)
[04/01 18:30:06     17s] 
[04/01 18:30:06     17s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:06     17s] 
[04/01 18:30:11     18s] <CMD> encMessage warning 1
[04/01 18:30:11     18s] <CMD> encMessage debug 0
[04/01 18:30:11     18s] <CMD> encMessage info 1
[04/01 18:30:11     18s] <CMD> is_common_ui_mode
[04/01 18:30:11     18s] <CMD> restoreDesign /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI/lock.enc.dat lock
[04/01 18:30:11     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:30:11     18s] % Begin load design ... (date=04/01 18:30:11, mem=1020.6M)
[04/01 18:30:11     18s] 
[04/01 18:30:11     18s] 
[04/01 18:30:11     18s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:11     18s] 
[04/01 18:30:11     18s] 
[04/01 18:30:11     18s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:11     18s] 
[04/01 18:30:11     18s]     while executing
[04/01 18:30:11     18s] "error $catchMsg"
[04/01 18:30:11     18s]     (procedure "restoreDesign" line 31)
[04/01 18:30:11     18s] 
[04/01 18:30:11     18s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[04/01 18:30:11     18s] 
[04/01 18:30:14     18s] <CMD> encMessage warning 1
[04/01 18:30:14     18s] <CMD> encMessage debug 0
[04/01 18:30:14     18s] <CMD> encMessage info 1
[04/01 18:31:09     24s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/01 18:31:09     24s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/01 18:31:09     24s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/01 18:31:09     24s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[04/01 18:31:09     24s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/01 18:31:09     24s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/01 18:31:09     24s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/01 18:31:09     24s] Running Native NanoRoute ...
[04/01 18:31:09     24s] <CMD> routeDesign -globalDetail
[04/01 18:31:09     24s] ### Time Record (routeDesign) is installed.
[04/01 18:31:09     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[04/01 18:31:09     24s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.78 (MB), peak = 1027.86 (MB)
[04/01 18:31:09     24s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/01 18:31:09     24s] **INFO: User settings:
[04/01 18:31:09     24s] setNanoRouteMode -drouteEndIteration                            1
[04/01 18:31:09     24s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/01 18:31:09     24s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/01 18:31:09     24s] setNanoRouteMode -routeAntennaCellName                          ADIODE
[04/01 18:31:09     24s] setNanoRouteMode -routeBottomRoutingLayer                       1
[04/01 18:31:09     24s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/01 18:31:09     24s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/01 18:31:09     24s] setNanoRouteMode -routeWithSiDriven                             true
[04/01 18:31:09     24s] setNanoRouteMode -routeWithTimingDriven                         true
[04/01 18:31:09     24s] setNanoRouteMode -timingEngine                                  {}
[04/01 18:31:09     24s] setExtractRCMode -engine                                        preRoute
[04/01 18:31:09     24s] setDelayCalMode -engine                                         aae
[04/01 18:31:09     24s] setDelayCalMode -ignoreNetLoad                                  false
[04/01 18:31:09     24s] 
[04/01 18:31:09     24s] #RC_WORST has no qx tech file defined
[04/01 18:31:09     24s] #No active RC corner or QRC tech file is missing.
[04/01 18:31:09     24s] #**INFO: setDesignMode -flowEffort standard
[04/01 18:31:09     24s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/01 18:31:09     24s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/01 18:31:09     24s] OPERPROF: Starting checkPlace at level 1, MEM:1209.0M
[04/01 18:31:09     24s] z: 2, totalTracks: 1
[04/01 18:31:09     24s] z: 4, totalTracks: 1
[04/01 18:31:09     24s] # Building lock llgBox search-tree.
[04/01 18:31:09     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1214.0M
[04/01 18:31:09     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1214.0M
[04/01 18:31:09     24s] Core basic site is CoreSite
[04/01 18:31:09     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1214.0M
[04/01 18:31:09     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1246.0M
[04/01 18:31:09     24s] Use non-trimmed site array because memory saving is not enough.
[04/01 18:31:09     24s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:31:09     24s] SiteArray: use 1,261,568 bytes
[04/01 18:31:09     24s] SiteArray: current memory after site array memory allocation 1247.2M
[04/01 18:31:09     24s] SiteArray: FP blocked sites are writable
[04/01 18:31:09     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1247.2M
[04/01 18:31:09     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1247.2M
[04/01 18:31:09     24s] Begin checking placement ... (start mem=1209.0M, init mem=1247.2M)
[04/01 18:31:09     24s] 
[04/01 18:31:09     24s] Running CheckPlace using 1 thread in normal mode...
[04/01 18:31:09     24s] 
[04/01 18:31:09     24s] ...checkPlace normal is done!
[04/01 18:31:09     24s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1247.2M
[04/01 18:31:09     24s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1247.2M
[04/01 18:31:09     24s] *info: Placed = 22            
[04/01 18:31:09     24s] *info: Unplaced = 0           
[04/01 18:31:09     24s] Placement Density:0.05%(502/975823)
[04/01 18:31:09     24s] Placement Density (including fixed std cells):0.05%(502/975823)
[04/01 18:31:09     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1247.2M
[04/01 18:31:09     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1247.2M
[04/01 18:31:09     24s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1247.2M)
[04/01 18:31:09     24s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.063, MEM:1247.2M
[04/01 18:31:09     24s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/01 18:31:09     24s] 
[04/01 18:31:09     24s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/01 18:31:09     24s] *** Changed status on (0) nets in Clock.
[04/01 18:31:09     24s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1247.2M) ***
[04/01 18:31:09     24s] 
[04/01 18:31:09     24s] globalDetailRoute
[04/01 18:31:09     24s] 
[04/01 18:31:09     24s] ### Time Record (globalDetailRoute) is installed.
[04/01 18:31:09     24s] #Start globalDetailRoute on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     24s] #
[04/01 18:31:09     24s] ### Time Record (Pre Callback) is installed.
[04/01 18:31:09     24s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:31:09     24s] ### Time Record (DB Import) is installed.
[04/01 18:31:09     24s] ### Time Record (Timing Data Generation) is installed.
[04/01 18:31:09     24s] #Warning: design is detail-routed. Trial route is skipped!
[04/01 18:31:09     24s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 18:31:09     24s] #create default rule from bind_ndr_rule rule=0x7f91b9e2c480 0x7f919cd00018
[04/01 18:31:09     25s] LayerId::1 widthSet size::4
[04/01 18:31:09     25s] LayerId::2 widthSet size::4
[04/01 18:31:09     25s] LayerId::3 widthSet size::4
[04/01 18:31:09     25s] LayerId::4 widthSet size::3
[04/01 18:31:09     25s] Updating RC grid for preRoute extraction ...
[04/01 18:31:09     25s] eee: pegSigSF::1.070000
[04/01 18:31:09     25s] Initializing multi-corner resistance tables ...
[04/01 18:31:09     25s] eee: l::1 avDens::0.091041 usedTrk::3605.235720 availTrk::39600.000000 sigTrk::3605.235720
[04/01 18:31:09     25s] eee: l::2 avDens::0.006108 usedTrk::115.447140 availTrk::18900.000000 sigTrk::115.447140
[04/01 18:31:09     25s] eee: l::3 avDens::0.014799 usedTrk::597.874998 availTrk::40400.000000 sigTrk::597.874998
[04/01 18:31:09     25s] eee: l::4 avDens::0.021315 usedTrk::152.401786 availTrk::7150.000000 sigTrk::152.401786
[04/01 18:31:09     25s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.308091 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:31:09     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clock of net clock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:09     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:09     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/x of net x because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:09     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:09     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/unlock of net unlock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:09     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/error of net error because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:09     25s] ### Net info: total nets: 30
[04/01 18:31:09     25s] ### Net info: dirty nets: 0
[04/01 18:31:09     25s] ### Net info: marked as disconnected nets: 0
[04/01 18:31:09     25s] #num needed restored net=0
[04/01 18:31:09     25s] #need_extraction net=0 (total=30)
[04/01 18:31:09     25s] ### Net info: fully routed nets: 24
[04/01 18:31:09     25s] ### Net info: trivial (< 2 pins) nets: 6
[04/01 18:31:09     25s] ### Net info: unrouted nets: 0
[04/01 18:31:09     25s] ### Net info: re-extraction nets: 0
[04/01 18:31:09     25s] ### Net info: ignored nets: 0
[04/01 18:31:09     25s] ### Net info: skip routing nets: 0
[04/01 18:31:09     25s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:31:09     25s] ### import design signature (2): route=1087816167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1415269536 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=1 inst_pattern=1 halo=0
[04/01 18:31:09     25s] ### Time Record (DB Import) is uninstalled.
[04/01 18:31:09     25s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[04/01 18:31:09     25s] #RTESIG:78da95d2b14ec330100660669ee2e47608520bbe8bedd423a81d5828aa80b532c44d23a5
[04/01 18:31:09     25s] #       8e643b036f8f0796a23626f37dfafdfbecd9fc63b30346fc1ec532702df7082f3b422e10
[04/01 18:31:09     25s] #       97a84bfd407c9f46ef4fec7636dfbebe11558050b42edac6fa050cc17a0836c6d63577bf
[04/01 18:31:09     25s] #       a41270305db0507cf67db780fadb9953fb05b53d98a18b7fb8c015f0f1444d749e78c1a4
[04/01 18:31:09     25s] #       ca25443ffcf3d4c4c5242ee534aea770519d77bf743f29547e094a54c01ed7cfdbf58641
[04/01 18:31:09     25s] #       11a24fb32b52aadc43a25208ecd836c74c5625085888c6d5c6d7c95a379caec91298eb9d
[04/01 18:31:09     25s] #       1d559a56d975688939439c4b1099cfca49e67346fbdcfc00ba2301d2
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] ### Time Record (Data Preparation) is installed.
[04/01 18:31:09     25s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a4167c17db8947503bb0505415d62a10378d94
[04/01 18:31:09     25s] #       3a92ed0cfc7b2cc452d4c664be47ef7dd8b3f9fb7a0b8cf83d8aa5e75aee115eb6845c20
[04/01 18:31:09     25s] #       2e51e7fa81f83e96de9ed8ed6cbe79dd11158090b53698c6b8050cde38f02684d63677bf
[04/01 18:31:09     25s] #       a41070a83a6f20fbe8fb6e01f597ad4eed27d4e6500d5df8c30596c0c71335d179e20513
[04/01 18:31:09     25s] #       47ce21b8e19f5d231793b894d3b89ec245713efba5fda450e9232851007b5c3d6f566b06
[04/01 18:31:09     25s] #       990f2ed6ae48a9520f894a21b063db1c13598520603e54b6ae5c1dadb1c3e99acc81d9de
[04/01 18:31:09     25s] #       9a715572603fbb261a6b2a9377d312538638972012bf9a934ce78cce73f30d08740e86
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:31:09     25s] ### Time Record (Global Routing) is installed.
[04/01 18:31:09     25s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:31:09     25s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[04/01 18:31:09     25s] #Total number of routable nets = 24.
[04/01 18:31:09     25s] #Total number of nets in the design = 30.
[04/01 18:31:09     25s] #24 routable nets have routed wires.
[04/01 18:31:09     25s] #No nets have been global routed.
[04/01 18:31:09     25s] ### Time Record (Data Preparation) is installed.
[04/01 18:31:09     25s] #Start routing data preparation on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Minimum voltage of a net in the design = 0.000.
[04/01 18:31:09     25s] #Maximum voltage of a net in the design = 1.620.
[04/01 18:31:09     25s] #Voltage range [0.000 - 1.620] has 28 nets.
[04/01 18:31:09     25s] #Voltage range [1.620 - 1.620] has 1 net.
[04/01 18:31:09     25s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 18:31:09     25s] ### Time Record (Cell Pin Access) is installed.
[04/01 18:31:09     25s] #Rebuild pin access data for design.
[04/01 18:31:09     25s] #WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
[04/01 18:31:09     25s] #Initial pin access analysis.
[04/01 18:31:09     25s] #Detail pin access analysis.
[04/01 18:31:09     25s] ### Time Record (Cell Pin Access) is uninstalled.
[04/01 18:31:09     25s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[04/01 18:31:09     25s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:31:09     25s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:31:09     25s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[04/01 18:31:09     25s] #Monitoring time of adding inner blkg by smac
[04/01 18:31:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.85 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] #Regenerating Ggrids automatically.
[04/01 18:31:09     25s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[04/01 18:31:09     25s] #Using automatically generated G-grids.
[04/01 18:31:09     25s] #Done routing data preparation.
[04/01 18:31:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.95 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Finished routing data preparation on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Cpu time = 00:00:00
[04/01 18:31:09     25s] #Elapsed time = 00:00:00
[04/01 18:31:09     25s] #Increased memory = 9.69 (MB)
[04/01 18:31:09     25s] #Total memory = 1068.06 (MB)
[04/01 18:31:09     25s] #Peak memory = 1097.96 (MB)
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:31:09     25s] ### Time Record (Global Routing) is installed.
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start global routing on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start global routing initialization on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #WARNING (NRGR-22) Design is already detail routed.
[04/01 18:31:09     25s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:31:09     25s] ### Time Record (Data Preparation) is installed.
[04/01 18:31:09     25s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:31:09     25s] ### track-assign external-init starts on Tue Apr  1 18:31:09 2025 with memory = 1068.11 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] ### Time Record (Track Assignment) is installed.
[04/01 18:31:09     25s] ### Time Record (Track Assignment) is uninstalled.
[04/01 18:31:09     25s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/01 18:31:09     25s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/01 18:31:09     25s] #Cpu time = 00:00:00
[04/01 18:31:09     25s] #Elapsed time = 00:00:00
[04/01 18:31:09     25s] #Increased memory = 9.79 (MB)
[04/01 18:31:09     25s] #Total memory = 1068.13 (MB)
[04/01 18:31:09     25s] #Peak memory = 1097.96 (MB)
[04/01 18:31:09     25s] ### Time Record (Detail Routing) is installed.
[04/01 18:31:09     25s] #Start reading timing information from file .timing_file_12590.tif.gz ...
[04/01 18:31:09     25s] #WARNING (NRCM-25) File .timing_file_12590.tif.gz does not exist.
[04/01 18:31:09     25s] #WARNING (NRDB-187) Cannot open file .timing_file_12590.tif.gz.
[04/01 18:31:09     25s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[04/01 18:31:09     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start Detail Routing..
[04/01 18:31:09     25s] #start 1st optimization iteration ...
[04/01 18:31:09     25s] #   number of violations = 0
[04/01 18:31:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.84 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] #Complete Detail Routing.
[04/01 18:31:09     25s] #Total wire length = 776 um.
[04/01 18:31:09     25s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:31:09     25s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:31:09     25s] #Total number of vias = 144
[04/01 18:31:09     25s] #Up-Via Summary (total 144):
[04/01 18:31:09     25s] #           
[04/01 18:31:09     25s] #-----------------------
[04/01 18:31:09     25s] # M1                 97
[04/01 18:31:09     25s] # M2                 43
[04/01 18:31:09     25s] # M3                  4
[04/01 18:31:09     25s] #-----------------------
[04/01 18:31:09     25s] #                   144 
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Total number of DRC violations = 0
[04/01 18:31:09     25s] ### Time Record (Detail Routing) is uninstalled.
[04/01 18:31:09     25s] #Cpu time = 00:00:00
[04/01 18:31:09     25s] #Elapsed time = 00:00:00
[04/01 18:31:09     25s] #Increased memory = 4.84 (MB)
[04/01 18:31:09     25s] #Total memory = 1072.97 (MB)
[04/01 18:31:09     25s] #Peak memory = 1097.96 (MB)
[04/01 18:31:09     25s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:31:09     25s] ### Time Record (Post Route Wire Spreading) is installed.
[04/01 18:31:09     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start Post Route wire spreading..
[04/01 18:31:09     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start DRC checking..
[04/01 18:31:09     25s] #   number of violations = 0
[04/01 18:31:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.70 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:31:09     25s] #Total number of DRC violations = 0
[04/01 18:31:09     25s] #Total number of process antenna violations = 0
[04/01 18:31:09     25s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start data preparation for wire spreading...
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Data preparation is done on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:31:09     25s] ### track-assign engine-init starts on Tue Apr  1 18:31:09 2025 with memory = 1076.72 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start Post Route Wire Spread.
[04/01 18:31:09     25s] #Done with 0 horizontal wires in 9 hboxes and 1 vertical wires in 9 hboxes.
[04/01 18:31:09     25s] #Complete Post Route Wire Spread.
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Total wire length = 776 um.
[04/01 18:31:09     25s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:31:09     25s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:31:09     25s] #Total number of vias = 144
[04/01 18:31:09     25s] #Up-Via Summary (total 144):
[04/01 18:31:09     25s] #           
[04/01 18:31:09     25s] #-----------------------
[04/01 18:31:09     25s] # M1                 97
[04/01 18:31:09     25s] # M2                 43
[04/01 18:31:09     25s] # M3                  4
[04/01 18:31:09     25s] #-----------------------
[04/01 18:31:09     25s] #                   144 
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #Start DRC checking..
[04/01 18:31:09     25s] #   number of violations = 0
[04/01 18:31:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.08 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:31:09     25s] #Total number of DRC violations = 0
[04/01 18:31:09     25s] #Total number of process antenna violations = 0
[04/01 18:31:09     25s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:31:09     25s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:31:09     25s] #   number of violations = 0
[04/01 18:31:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.08 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:31:09     25s] #Total number of DRC violations = 0
[04/01 18:31:09     25s] #Total number of process antenna violations = 0
[04/01 18:31:09     25s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:31:09     25s] #Post Route wire spread is done.
[04/01 18:31:09     25s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/01 18:31:09     25s] #Total wire length = 776 um.
[04/01 18:31:09     25s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:31:09     25s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:31:09     25s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:31:09     25s] #Total number of vias = 144
[04/01 18:31:09     25s] #Up-Via Summary (total 144):
[04/01 18:31:09     25s] #           
[04/01 18:31:09     25s] #-----------------------
[04/01 18:31:09     25s] # M1                 97
[04/01 18:31:09     25s] # M2                 43
[04/01 18:31:09     25s] # M3                  4
[04/01 18:31:09     25s] #-----------------------
[04/01 18:31:09     25s] #                   144 
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #detailRoute Statistics:
[04/01 18:31:09     25s] #Cpu time = 00:00:00
[04/01 18:31:09     25s] #Elapsed time = 00:00:00
[04/01 18:31:09     25s] #Increased memory = 8.05 (MB)
[04/01 18:31:09     25s] #Total memory = 1076.18 (MB)
[04/01 18:31:09     25s] #Peak memory = 1097.96 (MB)
[04/01 18:31:09     25s] ### global_detail_route design signature (21): route=1050815937 flt_obj=0 vio=1905142130 shield_wire=1
[04/01 18:31:09     25s] ### Time Record (DB Export) is installed.
[04/01 18:31:09     25s] ### export design design signature (22): route=1050815937 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1805436736 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=1443575073
[04/01 18:31:09     25s] ### Time Record (DB Export) is uninstalled.
[04/01 18:31:09     25s] ### Time Record (Post Callback) is installed.
[04/01 18:31:09     25s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] #globalDetailRoute statistics:
[04/01 18:31:09     25s] #Cpu time = 00:00:01
[04/01 18:31:09     25s] #Elapsed time = 00:00:01
[04/01 18:31:09     25s] #Increased memory = 49.77 (MB)
[04/01 18:31:09     25s] #Total memory = 1084.23 (MB)
[04/01 18:31:09     25s] #Peak memory = 1097.96 (MB)
[04/01 18:31:09     25s] #Number of warnings = 15
[04/01 18:31:09     25s] #Total number of warnings = 19
[04/01 18:31:09     25s] #Number of fails = 0
[04/01 18:31:09     25s] #Total number of fails = 0
[04/01 18:31:09     25s] #Complete globalDetailRoute on Tue Apr  1 18:31:09 2025
[04/01 18:31:09     25s] #
[04/01 18:31:09     25s] ### Time Record (globalDetailRoute) is uninstalled.
[04/01 18:31:09     25s] #Default setup view is reset to WORST_CASE.
[04/01 18:31:09     25s] #Default setup view is reset to WORST_CASE.
[04/01 18:31:09     25s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1082.90 (MB), peak = 1097.96 (MB)
[04/01 18:31:09     25s] *** Message Summary: 0 warning(s), 0 error(s)
[04/01 18:31:09     25s] 
[04/01 18:31:09     25s] ### Time Record (routeDesign) is uninstalled.
[04/01 18:31:09     25s] ### 
[04/01 18:31:09     25s] ###   Scalability Statistics
[04/01 18:31:09     25s] ### 
[04/01 18:31:09     25s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:31:09     25s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/01 18:31:09     25s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:31:09     25s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:09     25s] ###   Entire Command                |        00:00:01|        00:00:01|             1.1|
[04/01 18:31:09     25s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:31:09     25s] ### 
[04/01 18:31:11     25s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/01 18:31:11     25s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/01 18:31:11     25s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/01 18:31:11     25s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/01 18:31:11     25s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/01 18:31:11     25s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/01 18:31:11     25s] Running Native NanoRoute ...
[04/01 18:31:11     25s] <CMD> routeDesign -globalDetail
[04/01 18:31:11     25s] ### Time Record (routeDesign) is installed.
[04/01 18:31:11     25s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.94 (MB), peak = 1097.96 (MB)
[04/01 18:31:11     25s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/01 18:31:11     25s] **INFO: User settings:
[04/01 18:31:11     25s] setNanoRouteMode -drouteEndIteration                            1
[04/01 18:31:11     25s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/01 18:31:11     25s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/01 18:31:11     25s] setNanoRouteMode -routeAntennaCellName                          ADIODE
[04/01 18:31:11     25s] setNanoRouteMode -routeBottomRoutingLayer                       1
[04/01 18:31:11     25s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/01 18:31:11     25s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/01 18:31:11     25s] setNanoRouteMode -routeWithSiDriven                             true
[04/01 18:31:11     25s] setNanoRouteMode -routeWithTimingDriven                         true
[04/01 18:31:11     25s] setNanoRouteMode -timingEngine                                  {}
[04/01 18:31:11     25s] setExtractRCMode -engine                                        preRoute
[04/01 18:31:11     25s] setDelayCalMode -engine                                         aae
[04/01 18:31:11     25s] setDelayCalMode -ignoreNetLoad                                  false
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] #RC_WORST has no qx tech file defined
[04/01 18:31:11     25s] #No active RC corner or QRC tech file is missing.
[04/01 18:31:11     25s] #**INFO: setDesignMode -flowEffort standard
[04/01 18:31:11     25s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/01 18:31:11     25s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/01 18:31:11     25s] OPERPROF: Starting checkPlace at level 1, MEM:1289.4M
[04/01 18:31:11     25s] z: 2, totalTracks: 1
[04/01 18:31:11     25s] z: 4, totalTracks: 1
[04/01 18:31:11     25s] All LLGs are deleted
[04/01 18:31:11     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1289.4M
[04/01 18:31:11     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1289.4M
[04/01 18:31:11     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1289.4M
[04/01 18:31:11     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1289.4M
[04/01 18:31:11     25s] Core basic site is CoreSite
[04/01 18:31:11     25s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1289.4M
[04/01 18:31:11     25s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1297.4M
[04/01 18:31:11     25s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:31:11     25s] SiteArray: use 1,261,568 bytes
[04/01 18:31:11     25s] SiteArray: current memory after site array memory allocation 1297.4M
[04/01 18:31:11     25s] SiteArray: FP blocked sites are writable
[04/01 18:31:11     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.006, MEM:1297.4M
[04/01 18:31:11     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:1297.4M
[04/01 18:31:11     25s] Begin checking placement ... (start mem=1289.4M, init mem=1297.4M)
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] Running CheckPlace using 1 thread in normal mode...
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] ...checkPlace normal is done!
[04/01 18:31:11     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1297.4M
[04/01 18:31:11     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1297.4M
[04/01 18:31:11     25s] *info: Placed = 22            
[04/01 18:31:11     25s] *info: Unplaced = 0           
[04/01 18:31:11     25s] Placement Density:0.05%(502/975823)
[04/01 18:31:11     25s] Placement Density (including fixed std cells):0.05%(502/975823)
[04/01 18:31:11     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1297.4M
[04/01 18:31:11     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1297.4M
[04/01 18:31:11     25s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1297.4M)
[04/01 18:31:11     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.015, MEM:1297.4M
[04/01 18:31:11     25s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/01 18:31:11     25s] *** Changed status on (0) nets in Clock.
[04/01 18:31:11     25s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1297.4M) ***
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] globalDetailRoute
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] ### Time Record (globalDetailRoute) is installed.
[04/01 18:31:11     25s] #Start globalDetailRoute on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] ### Time Record (Pre Callback) is installed.
[04/01 18:31:11     25s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:31:11     25s] ### Time Record (DB Import) is installed.
[04/01 18:31:11     25s] ### Time Record (Timing Data Generation) is installed.
[04/01 18:31:11     25s] #Warning: design is detail-routed. Trial route is skipped!
[04/01 18:31:11     25s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 18:31:11     25s] LayerId::1 widthSet size::4
[04/01 18:31:11     25s] LayerId::2 widthSet size::4
[04/01 18:31:11     25s] LayerId::3 widthSet size::4
[04/01 18:31:11     25s] LayerId::4 widthSet size::3
[04/01 18:31:11     25s] Updating RC grid for preRoute extraction ...
[04/01 18:31:11     25s] eee: pegSigSF::1.070000
[04/01 18:31:11     25s] Initializing multi-corner resistance tables ...
[04/01 18:31:11     25s] eee: l::1 avDens::0.091041 usedTrk::3605.235720 availTrk::39600.000000 sigTrk::3605.235720
[04/01 18:31:11     25s] eee: l::2 avDens::0.006108 usedTrk::115.447140 availTrk::18900.000000 sigTrk::115.447140
[04/01 18:31:11     25s] eee: l::3 avDens::0.014799 usedTrk::597.874998 availTrk::40400.000000 sigTrk::597.874998
[04/01 18:31:11     25s] eee: l::4 avDens::0.021315 usedTrk::152.401786 availTrk::7150.000000 sigTrk::152.401786
[04/01 18:31:11     25s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.308091 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:31:11     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clock of net clock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:11     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:11     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/x of net x because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:11     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:11     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/unlock of net unlock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:11     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/error of net error because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:31:11     25s] ### Net info: total nets: 30
[04/01 18:31:11     25s] ### Net info: dirty nets: 0
[04/01 18:31:11     25s] ### Net info: marked as disconnected nets: 0
[04/01 18:31:11     25s] #num needed restored net=0
[04/01 18:31:11     25s] #need_extraction net=0 (total=30)
[04/01 18:31:11     25s] ### Net info: fully routed nets: 24
[04/01 18:31:11     25s] ### Net info: trivial (< 2 pins) nets: 6
[04/01 18:31:11     25s] ### Net info: unrouted nets: 0
[04/01 18:31:11     25s] ### Net info: re-extraction nets: 0
[04/01 18:31:11     25s] ### Net info: ignored nets: 0
[04/01 18:31:11     25s] ### Net info: skip routing nets: 0
[04/01 18:31:11     25s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:31:11     25s] ### import design signature (23): route=1087816167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1415269536 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:11     25s] ### Time Record (DB Import) is uninstalled.
[04/01 18:31:11     25s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[04/01 18:31:11     25s] #RTESIG:78da95d2b14ec330100660669ee2e47608520bbe8bedd423a81d5828aa80b532c44d23a5
[04/01 18:31:11     25s] #       8e643b036f8f0796a23626f37dfafdfbecd9fc63b30346fc1ec532702df7082f3b422e10
[04/01 18:31:11     25s] #       97a84bfd407c9f46ef4fec7636dfbebe11558050b42edac6fa050cc17a0836c6d63577bf
[04/01 18:31:11     25s] #       a41270305db0507cf67db780fadb9953fb05b53d98a18b7fb8c015f0f1444d749e78c1a4
[04/01 18:31:11     25s] #       ca25443ffcf3d4c4c5242ee534aea770519d77bf743f29547e094a54c01ed7cfdbf58641
[04/01 18:31:11     25s] #       11a24fb32b52aadc43a25208ecd836c74c5625085888c6d5c6d7c95a379caec91298eb9d
[04/01 18:31:11     25s] #       1d559a56d975688939439c4b1099cfca49e67346fbdcfc00ba2301d2
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] ### Time Record (Data Preparation) is installed.
[04/01 18:31:11     25s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a4167c17db8947503bb0505415d62a10378d94
[04/01 18:31:11     25s] #       3a92ed0cfc7b2cc452d4c664be47ef7dd8b3f9fb7a0b8cf83d8aa5e75aee115eb6845c20
[04/01 18:31:11     25s] #       2e51e7fa81f83e96de9ed8ed6cbe79dd11158090b53698c6b8050cde38f02684d63677bf
[04/01 18:31:11     25s] #       a41070a83a6f20fbe8fb6e01f597ad4eed27d4e6500d5df8c30596c0c71335d179e20513
[04/01 18:31:11     25s] #       47ce21b8e19f5d231793b894d3b89ec245713efba5fda450e9232851007b5c3d6f566b06
[04/01 18:31:11     25s] #       990f2ed6ae48a9520f894a21b063db1c13598520603e54b6ae5c1dadb1c3e99acc81d9de
[04/01 18:31:11     25s] #       9a715572603fbb261a6b2a9377d312538638972012bf9a934ce78cce73f30d08740e86
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:31:11     25s] ### Time Record (Global Routing) is installed.
[04/01 18:31:11     25s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:31:11     25s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[04/01 18:31:11     25s] #Total number of routable nets = 24.
[04/01 18:31:11     25s] #Total number of nets in the design = 30.
[04/01 18:31:11     25s] #24 routable nets have routed wires.
[04/01 18:31:11     25s] #No nets have been global routed.
[04/01 18:31:11     25s] ### Time Record (Data Preparation) is installed.
[04/01 18:31:11     25s] #Start routing data preparation on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Minimum voltage of a net in the design = 0.000.
[04/01 18:31:11     25s] #Maximum voltage of a net in the design = 1.620.
[04/01 18:31:11     25s] #Voltage range [0.000 - 1.620] has 28 nets.
[04/01 18:31:11     25s] #Voltage range [1.620 - 1.620] has 1 net.
[04/01 18:31:11     25s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 18:31:11     25s] ### Time Record (Cell Pin Access) is installed.
[04/01 18:31:11     25s] #Rebuild pin access data for design.
[04/01 18:31:11     25s] #Initial pin access analysis.
[04/01 18:31:11     25s] #Detail pin access analysis.
[04/01 18:31:11     25s] ### Time Record (Cell Pin Access) is uninstalled.
[04/01 18:31:11     25s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[04/01 18:31:11     25s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:31:11     25s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:31:11     25s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[04/01 18:31:11     25s] #Monitoring time of adding inner blkg by smac
[04/01 18:31:11     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.54 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] #Regenerating Ggrids automatically.
[04/01 18:31:11     25s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[04/01 18:31:11     25s] #Using automatically generated G-grids.
[04/01 18:31:11     25s] #Done routing data preparation.
[04/01 18:31:11     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.44 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Finished routing data preparation on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Cpu time = 00:00:00
[04/01 18:31:11     25s] #Elapsed time = 00:00:00
[04/01 18:31:11     25s] #Increased memory = 5.93 (MB)
[04/01 18:31:11     25s] #Total memory = 1090.44 (MB)
[04/01 18:31:11     25s] #Peak memory = 1122.11 (MB)
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:31:11     25s] ### Time Record (Global Routing) is installed.
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start global routing on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start global routing initialization on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #WARNING (NRGR-22) Design is already detail routed.
[04/01 18:31:11     25s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:31:11     25s] ### Time Record (Data Preparation) is installed.
[04/01 18:31:11     25s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:31:11     25s] ### track-assign external-init starts on Tue Apr  1 18:31:11 2025 with memory = 1090.44 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] ### Time Record (Track Assignment) is installed.
[04/01 18:31:11     25s] ### Time Record (Track Assignment) is uninstalled.
[04/01 18:31:11     25s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/01 18:31:11     25s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/01 18:31:11     25s] #Cpu time = 00:00:00
[04/01 18:31:11     25s] #Elapsed time = 00:00:00
[04/01 18:31:11     25s] #Increased memory = 5.94 (MB)
[04/01 18:31:11     25s] #Total memory = 1090.44 (MB)
[04/01 18:31:11     25s] #Peak memory = 1122.11 (MB)
[04/01 18:31:11     25s] ### Time Record (Detail Routing) is installed.
[04/01 18:31:11     25s] #Start reading timing information from file .timing_file_12590.tif.gz ...
[04/01 18:31:11     25s] #WARNING (NRCM-25) File .timing_file_12590.tif.gz does not exist.
[04/01 18:31:11     25s] #WARNING (NRDB-187) Cannot open file .timing_file_12590.tif.gz.
[04/01 18:31:11     25s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[04/01 18:31:11     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start Detail Routing..
[04/01 18:31:11     25s] #start 1st optimization iteration ...
[04/01 18:31:11     25s] #   number of violations = 0
[04/01 18:31:11     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.60 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] #Complete Detail Routing.
[04/01 18:31:11     25s] #Total wire length = 776 um.
[04/01 18:31:11     25s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:31:11     25s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:31:11     25s] #Total number of vias = 144
[04/01 18:31:11     25s] #Up-Via Summary (total 144):
[04/01 18:31:11     25s] #           
[04/01 18:31:11     25s] #-----------------------
[04/01 18:31:11     25s] # M1                 97
[04/01 18:31:11     25s] # M2                 43
[04/01 18:31:11     25s] # M3                  4
[04/01 18:31:11     25s] #-----------------------
[04/01 18:31:11     25s] #                   144 
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Total number of DRC violations = 0
[04/01 18:31:11     25s] ### Time Record (Detail Routing) is uninstalled.
[04/01 18:31:11     25s] #Cpu time = 00:00:00
[04/01 18:31:11     25s] #Elapsed time = 00:00:00
[04/01 18:31:11     25s] #Increased memory = 0.26 (MB)
[04/01 18:31:11     25s] #Total memory = 1090.70 (MB)
[04/01 18:31:11     25s] #Peak memory = 1122.11 (MB)
[04/01 18:31:11     25s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:31:11     25s] ### Time Record (Post Route Wire Spreading) is installed.
[04/01 18:31:11     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start Post Route wire spreading..
[04/01 18:31:11     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start DRC checking..
[04/01 18:31:11     25s] #   number of violations = 0
[04/01 18:31:11     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.31 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:31:11     25s] #Total number of DRC violations = 0
[04/01 18:31:11     25s] #Total number of process antenna violations = 0
[04/01 18:31:11     25s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start data preparation for wire spreading...
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Data preparation is done on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:31:11     25s] ### track-assign engine-init starts on Tue Apr  1 18:31:11 2025 with memory = 1092.31 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start Post Route Wire Spread.
[04/01 18:31:11     25s] #Done with 0 horizontal wires in 9 hboxes and 1 vertical wires in 9 hboxes.
[04/01 18:31:11     25s] #Complete Post Route Wire Spread.
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Total wire length = 776 um.
[04/01 18:31:11     25s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:31:11     25s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:31:11     25s] #Total number of vias = 144
[04/01 18:31:11     25s] #Up-Via Summary (total 144):
[04/01 18:31:11     25s] #           
[04/01 18:31:11     25s] #-----------------------
[04/01 18:31:11     25s] # M1                 97
[04/01 18:31:11     25s] # M2                 43
[04/01 18:31:11     25s] # M3                  4
[04/01 18:31:11     25s] #-----------------------
[04/01 18:31:11     25s] #                   144 
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #Start DRC checking..
[04/01 18:31:11     25s] #   number of violations = 0
[04/01 18:31:11     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.39 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:31:11     25s] #Total number of DRC violations = 0
[04/01 18:31:11     25s] #Total number of process antenna violations = 0
[04/01 18:31:11     25s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:31:11     25s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:31:11     25s] #   number of violations = 0
[04/01 18:31:11     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.39 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:31:11     25s] #Total number of DRC violations = 0
[04/01 18:31:11     25s] #Total number of process antenna violations = 0
[04/01 18:31:11     25s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:31:11     25s] #Post Route wire spread is done.
[04/01 18:31:11     25s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/01 18:31:11     25s] #Total wire length = 776 um.
[04/01 18:31:11     25s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:31:11     25s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:31:11     25s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:31:11     25s] #Total number of vias = 144
[04/01 18:31:11     25s] #Up-Via Summary (total 144):
[04/01 18:31:11     25s] #           
[04/01 18:31:11     25s] #-----------------------
[04/01 18:31:11     25s] # M1                 97
[04/01 18:31:11     25s] # M2                 43
[04/01 18:31:11     25s] # M3                  4
[04/01 18:31:11     25s] #-----------------------
[04/01 18:31:11     25s] #                   144 
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #detailRoute Statistics:
[04/01 18:31:11     25s] #Cpu time = 00:00:00
[04/01 18:31:11     25s] #Elapsed time = 00:00:00
[04/01 18:31:11     25s] #Increased memory = 0.05 (MB)
[04/01 18:31:11     25s] #Total memory = 1090.49 (MB)
[04/01 18:31:11     25s] #Peak memory = 1122.11 (MB)
[04/01 18:31:11     25s] ### global_detail_route design signature (42): route=1050815937 flt_obj=0 vio=1905142130 shield_wire=1
[04/01 18:31:11     25s] ### Time Record (DB Export) is installed.
[04/01 18:31:11     25s] ### export design design signature (43): route=1050815937 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1805436736 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=1443575073
[04/01 18:31:11     25s] ### Time Record (DB Export) is uninstalled.
[04/01 18:31:11     25s] ### Time Record (Post Callback) is installed.
[04/01 18:31:11     25s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] #globalDetailRoute statistics:
[04/01 18:31:11     25s] #Cpu time = 00:00:00
[04/01 18:31:11     25s] #Elapsed time = 00:00:00
[04/01 18:31:11     25s] #Increased memory = 2.68 (MB)
[04/01 18:31:11     25s] #Total memory = 1088.10 (MB)
[04/01 18:31:11     25s] #Peak memory = 1122.11 (MB)
[04/01 18:31:11     25s] #Number of warnings = 14
[04/01 18:31:11     25s] #Total number of warnings = 35
[04/01 18:31:11     25s] #Number of fails = 0
[04/01 18:31:11     25s] #Total number of fails = 0
[04/01 18:31:11     25s] #Complete globalDetailRoute on Tue Apr  1 18:31:11 2025
[04/01 18:31:11     25s] #
[04/01 18:31:11     25s] ### Time Record (globalDetailRoute) is uninstalled.
[04/01 18:31:11     25s] #Default setup view is reset to WORST_CASE.
[04/01 18:31:11     25s] #Default setup view is reset to WORST_CASE.
[04/01 18:31:11     25s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.05 (MB), peak = 1122.11 (MB)
[04/01 18:31:11     25s] *** Message Summary: 0 warning(s), 0 error(s)
[04/01 18:31:11     25s] 
[04/01 18:31:11     25s] ### Time Record (routeDesign) is uninstalled.
[04/01 18:31:11     25s] ### 
[04/01 18:31:11     25s] ###   Scalability Statistics
[04/01 18:31:11     25s] ### 
[04/01 18:31:11     25s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:31:11     25s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/01 18:31:11     25s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:31:11     25s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:11     25s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:31:11     25s] ### 
[04/01 18:31:15     26s] <CMD> setPlaceMode -fp false
[04/01 18:31:15     26s] <CMD> place_design
[04/01 18:31:15     26s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:31:15     26s] ### Time Record (colorize_geometry) is installed.
[04/01 18:31:15     26s] #Start colorize_geometry on Tue Apr  1 18:31:15 2025
[04/01 18:31:15     26s] #
[04/01 18:31:15     26s] ### Time Record (Pre Callback) is installed.
[04/01 18:31:15     26s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:31:15     26s] ### Time Record (DB Import) is installed.
[04/01 18:31:15     26s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:31:15     26s] ### import design signature (44): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:15     26s] ### Time Record (DB Import) is uninstalled.
[04/01 18:31:15     26s] ### Time Record (DB Export) is installed.
[04/01 18:31:15     26s] ### export design design signature (45): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:15     26s] ### Time Record (DB Export) is uninstalled.
[04/01 18:31:15     26s] ### Time Record (Post Callback) is installed.
[04/01 18:31:15     26s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:31:15     26s] #
[04/01 18:31:15     26s] #colorize_geometry statistics:
[04/01 18:31:15     26s] #Cpu time = 00:00:00
[04/01 18:31:15     26s] #Elapsed time = 00:00:00
[04/01 18:31:15     26s] #Increased memory = -4.03 (MB)
[04/01 18:31:15     26s] #Total memory = 1088.19 (MB)
[04/01 18:31:15     26s] #Peak memory = 1122.11 (MB)
[04/01 18:31:15     26s] #Number of warnings = 1
[04/01 18:31:15     26s] #Total number of warnings = 36
[04/01 18:31:15     26s] #Number of fails = 0
[04/01 18:31:15     26s] #Total number of fails = 0
[04/01 18:31:15     26s] #Complete colorize_geometry on Tue Apr  1 18:31:15 2025
[04/01 18:31:15     26s] #
[04/01 18:31:15     26s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:31:15     26s] ### 
[04/01 18:31:15     26s] ###   Scalability Statistics
[04/01 18:31:15     26s] ### 
[04/01 18:31:15     26s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:15     26s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:31:15     26s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:15     26s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:15     26s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:15     26s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:15     26s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:15     26s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:15     26s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:15     26s] ### 
[04/01 18:31:15     26s] *** Starting placeDesign default flow ***
[04/01 18:31:15     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.5 mem=1303.8M
[04/01 18:31:15     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.5 mem=1303.8M
[04/01 18:31:15     26s] *** Start deleteBufferTree ***
[04/01 18:31:15     26s] Info: Detect buffers to remove automatically.
[04/01 18:31:15     26s] Analyzing netlist ...
[04/01 18:31:15     26s] Updating netlist
[04/01 18:31:15     26s] 
[04/01 18:31:15     26s] *summary: 0 instances (buffers/inverters) removed
[04/01 18:31:15     26s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/01 18:31:15     26s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:31:15     26s] Set Using Default Delay Limit as 101.
[04/01 18:31:15     26s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:31:15     26s] Set Default Net Delay as 0 ps.
[04/01 18:31:15     26s] Set Default Net Load as 0 pF. 
[04/01 18:31:15     26s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:31:15     26s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:31:15     26s] AAE DB initialization (MEM=1316.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/01 18:31:15     26s] #################################################################################
[04/01 18:31:15     26s] # Design Stage: PreRoute
[04/01 18:31:15     26s] # Design Name: lock
[04/01 18:31:15     26s] # Design Mode: 90nm
[04/01 18:31:15     26s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:31:15     26s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:31:15     26s] # Signoff Settings: SI Off 
[04/01 18:31:15     26s] #################################################################################
[04/01 18:31:15     26s] Calculate delays in BcWc mode...
[04/01 18:31:15     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1316.6M, InitMEM = 1316.6M)
[04/01 18:31:15     26s] Start delay calculation (fullDC) (1 T). (MEM=1316.62)
[04/01 18:31:15     26s] Start AAE Lib Loading. (MEM=1328.13)
[04/01 18:31:15     26s] End AAE Lib Loading. (MEM=1337.67 CPU=0:00:00.0 Real=0:00:00.0)
[04/01 18:31:15     26s] End AAE Lib Interpolated Model. (MEM=1337.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:15     26s] First Iteration Infinite Tw... 
[04/01 18:31:15     26s] Total number of fetched objects 28
[04/01 18:31:15     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:15     26s] End delay calculation. (MEM=1351.82 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:15     26s] End delay calculation (fullDC). (MEM=1324.74 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 18:31:15     26s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1324.7M) ***
[04/01 18:31:15     26s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:31:15     26s] Set Using Default Delay Limit as 1000.
[04/01 18:31:15     26s] Set Default Net Delay as 1000 ps.
[04/01 18:31:15     26s] Set Default Net Load as 0.5 pF. 
[04/01 18:31:15     26s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:31:15     26s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:31:15     26s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:31:15     26s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1315.2M
[04/01 18:31:15     26s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:31:15     26s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1315.2M
[04/01 18:31:15     26s] INFO: #ExclusiveGroups=0
[04/01 18:31:15     26s] INFO: There are no Exclusive Groups.
[04/01 18:31:15     26s] *** Starting "NanoPlace(TM) placement v#9 (mem=1315.2M)" ...
[04/01 18:31:15     26s] No user-set net weight.
[04/01 18:31:15     26s] Net fanout histogram:
[04/01 18:31:15     26s] 2		: 12 (42.9%) nets
[04/01 18:31:15     26s] 3		: 4 (14.3%) nets
[04/01 18:31:15     26s] 4     -	14	: 12 (42.9%) nets
[04/01 18:31:15     26s] 15    -	39	: 0 (0.0%) nets
[04/01 18:31:15     26s] 40    -	79	: 0 (0.0%) nets
[04/01 18:31:15     26s] 80    -	159	: 0 (0.0%) nets
[04/01 18:31:15     26s] 160   -	319	: 0 (0.0%) nets
[04/01 18:31:15     26s] 320   -	639	: 0 (0.0%) nets
[04/01 18:31:15     26s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:31:15     26s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:31:15     26s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:31:15     26s] 5120+		: 0 (0.0%) nets
[04/01 18:31:15     26s] no activity file in design. spp won't run.
[04/01 18:31:15     26s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:31:15     26s] z: 2, totalTracks: 1
[04/01 18:31:15     26s] z: 4, totalTracks: 1
[04/01 18:31:15     26s] All LLGs are deleted
[04/01 18:31:15     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1315.2M
[04/01 18:31:15     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1315.2M
[04/01 18:31:15     26s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:31:15     26s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:31:15     26s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:31:15     26s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:31:15     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1315.2M
[04/01 18:31:15     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1315.2M
[04/01 18:31:15     26s] Core basic site is CoreSite
[04/01 18:31:15     26s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1315.2M
[04/01 18:31:15     26s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1347.2M
[04/01 18:31:15     26s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:31:15     26s] SiteArray: use 1,261,568 bytes
[04/01 18:31:15     26s] SiteArray: current memory after site array memory allocation 1347.2M
[04/01 18:31:15     26s] SiteArray: FP blocked sites are writable
[04/01 18:31:15     26s] Estimated cell power/ground rail width = 0.700 um
[04/01 18:31:15     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:15     26s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1347.2M
[04/01 18:31:15     26s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1347.2M
[04/01 18:31:15     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1347.2M
[04/01 18:31:15     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.046, MEM:1347.2M
[04/01 18:31:15     26s] OPERPROF: Starting pre-place ADS at level 1, MEM:1347.2M
[04/01 18:31:15     26s] Skip ADS for small design.
[04/01 18:31:15     26s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.005, MEM:1347.2M
[04/01 18:31:15     26s] Average module density = 0.001.
[04/01 18:31:15     26s] Density for the design = 0.001.
[04/01 18:31:15     26s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:31:15     26s] Pin Density = 0.0002924.
[04/01 18:31:15     26s]             = total # of pins 91 / total area 311168.
[04/01 18:31:15     26s] OPERPROF: Starting spMPad at level 1, MEM:1279.2M
[04/01 18:31:15     26s] OPERPROF:   Starting spContextMPad at level 2, MEM:1279.2M
[04/01 18:31:15     26s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1279.2M
[04/01 18:31:15     26s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1279.2M
[04/01 18:31:15     26s] Initial padding reaches pin density 0.466 for top
[04/01 18:31:15     26s] InitPadU 0.001 -> 0.001 for top
[04/01 18:31:15     26s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1279.2M
[04/01 18:31:15     26s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1279.2M
[04/01 18:31:15     26s] === lastAutoLevel = 9 
[04/01 18:31:15     26s] OPERPROF: Starting spInitNetWt at level 1, MEM:1279.2M
[04/01 18:31:15     26s] no activity file in design. spp won't run.
[04/01 18:31:15     26s] [spp] 0
[04/01 18:31:15     26s] [adp] 0:1:1:3
[04/01 18:31:15     26s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1279.2M
[04/01 18:31:15     26s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:31:15     26s] OPERPROF: Starting npMain at level 1, MEM:1279.2M
[04/01 18:31:16     26s] OPERPROF:   Starting npPlace at level 2, MEM:1279.2M
[04/01 18:31:16     26s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:16     26s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1285.2M
[04/01 18:31:16     26s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:16     26s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1285.2M
[04/01 18:31:16     26s] exp_mt_sequential is set from setPlaceMode option to 1
[04/01 18:31:16     26s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[04/01 18:31:16     26s] place_exp_mt_interval set to default 32
[04/01 18:31:16     26s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/01 18:31:16     26s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:31:16     26s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     26s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:31:16     26s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     26s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:31:16     26s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     26s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.046, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:1.048, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:16     26s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:31:16     26s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     26s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1286.6M
[04/01 18:31:16     26s] Starting Early Global Route rough congestion estimation: mem = 1286.6M
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:16     26s] (I)       Started Import and model ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Create place DB ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Import place data ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read instances and placement ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Create route DB ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       == Non-default Options ==
[04/01 18:31:16     26s] (I)       Print mode                                         : 2
[04/01 18:31:16     26s] (I)       Stop if highly congested                           : false
[04/01 18:31:16     26s] (I)       Maximum routing layer                              : 4
[04/01 18:31:16     26s] (I)       Minimum routing layer                              : 1
[04/01 18:31:16     26s] (I)       Assign partition pins                              : false
[04/01 18:31:16     26s] (I)       Support large GCell                                : true
[04/01 18:31:16     26s] (I)       Number of threads                                  : 1
[04/01 18:31:16     26s] (I)       Number of rows per GCell                           : 12
[04/01 18:31:16     26s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:16     26s] (I)       Method to set GCell size                           : row
[04/01 18:31:16     26s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:16     26s] (I)       Started Import route data (1T) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Use row-based GCell size
[04/01 18:31:16     26s] (I)       Use row-based GCell align
[04/01 18:31:16     26s] (I)       GCell unit size   : 5600
[04/01 18:31:16     26s] (I)       GCell multiplier  : 12
[04/01 18:31:16     26s] (I)       GCell row height  : 5600
[04/01 18:31:16     26s] (I)       Actual row height : 5600
[04/01 18:31:16     26s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:16     26s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:16     26s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:16     26s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:16     26s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:16     26s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:16     26s] (I)       ============== Default via ===============
[04/01 18:31:16     26s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     26s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:16     26s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     26s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:16     26s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:16     26s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:16     26s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     26s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read routing blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read instance blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read PG blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:16     26s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read boundary cut boxes ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:16     26s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:16     26s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:16     26s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:16     26s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:16     26s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read blackboxes ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:16     26s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read prerouted ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:16     26s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read unlegalized nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:16     26s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Set up via pillars ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:16     26s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Model blockages into capacity
[04/01 18:31:16     26s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:16     26s] (I)       Started Initialize 3D capacity ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:16     26s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:16     26s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:16     26s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:16     26s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       -- layer congestion ratio --
[04/01 18:31:16     26s] (I)       Layer 1 : 0.100000
[04/01 18:31:16     26s] (I)       Layer 2 : 0.700000
[04/01 18:31:16     26s] (I)       Layer 3 : 0.700000
[04/01 18:31:16     26s] (I)       Layer 4 : 0.700000
[04/01 18:31:16     26s] (I)       ----------------------------
[04/01 18:31:16     26s] (I)       Number of ignored nets                =      0
[04/01 18:31:16     26s] (I)       Number of connected nets              =      0
[04/01 18:31:16     26s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:16     26s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:16     26s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read aux data ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Others data preparation ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:16     26s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Create route kernel ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Ndr track 0 does not exist
[04/01 18:31:16     26s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:16     26s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:16     26s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:16     26s] (I)       Site width          :   560  (dbu)
[04/01 18:31:16     26s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:16     26s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:16     26s] (I)       GCell width         : 67200  (dbu)
[04/01 18:31:16     26s] (I)       GCell height        : 67200  (dbu)
[04/01 18:31:16     26s] (I)       Grid                :    19    19     4
[04/01 18:31:16     26s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:16     26s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:31:16     26s] (I)       Horizontal capacity : 67200     0 67200     0
[04/01 18:31:16     26s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:16     26s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:16     26s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:16     26s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:16     26s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:16     26s] (I)       Num tracks per GCell: 120.00 120.00 120.00 60.00
[04/01 18:31:16     26s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:16     26s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:16     26s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:16     26s] (I)       --------------------------------------------------------
[04/01 18:31:16     26s] 
[04/01 18:31:16     26s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:16     26s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:16     26s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:16     26s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:16     26s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:16     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:16     26s] [NR-eGR] ========================================
[04/01 18:31:16     26s] [NR-eGR] 
[04/01 18:31:16     26s] (I)       blocked tracks on layer1 : = 9550 / 42047 (22.71%)
[04/01 18:31:16     26s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:31:16     26s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:31:16     26s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:31:16     26s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Reset routing kernel
[04/01 18:31:16     26s] (I)       Started Initialization ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:31:16     26s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:31:16     26s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Generate topology ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       total 2D Cap : 116979 = (67391 H, 49588 V)
[04/01 18:31:16     26s] (I)       Started Export 2D cong map ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:16     26s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:16     26s] Finished Early Global Route rough congestion estimation: mem = 1286.6M
[04/01 18:31:16     26s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.013, MEM:1286.6M
[04/01 18:31:16     26s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:31:16     26s] OPERPROF: Starting CDPad at level 1, MEM:1286.6M
[04/01 18:31:16     26s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:31:16     26s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.032, MEM:1286.6M
[04/01 18:31:16     26s] Global placement CDP skipped at cutLevel 7.
[04/01 18:31:16     26s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:31:16     26s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     26s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:31:16     26s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:31:16     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     26s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.038, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.039, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1286.6M
[04/01 18:31:16     26s] Starting Early Global Route rough congestion estimation: mem = 1286.6M
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:16     26s] (I)       Started Import and model ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Create place DB ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Import place data ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read instances and placement ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Create route DB ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       == Non-default Options ==
[04/01 18:31:16     26s] (I)       Print mode                                         : 2
[04/01 18:31:16     26s] (I)       Stop if highly congested                           : false
[04/01 18:31:16     26s] (I)       Maximum routing layer                              : 4
[04/01 18:31:16     26s] (I)       Minimum routing layer                              : 1
[04/01 18:31:16     26s] (I)       Assign partition pins                              : false
[04/01 18:31:16     26s] (I)       Support large GCell                                : true
[04/01 18:31:16     26s] (I)       Number of threads                                  : 1
[04/01 18:31:16     26s] (I)       Number of rows per GCell                           : 6
[04/01 18:31:16     26s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:16     26s] (I)       Method to set GCell size                           : row
[04/01 18:31:16     26s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:16     26s] (I)       Started Import route data (1T) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Use row-based GCell size
[04/01 18:31:16     26s] (I)       Use row-based GCell align
[04/01 18:31:16     26s] (I)       GCell unit size   : 5600
[04/01 18:31:16     26s] (I)       GCell multiplier  : 6
[04/01 18:31:16     26s] (I)       GCell row height  : 5600
[04/01 18:31:16     26s] (I)       Actual row height : 5600
[04/01 18:31:16     26s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:16     26s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:16     26s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:16     26s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:16     26s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:16     26s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:16     26s] (I)       ============== Default via ===============
[04/01 18:31:16     26s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     26s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:16     26s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     26s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:16     26s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:16     26s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:16     26s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     26s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read routing blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read instance blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read PG blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:16     26s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read boundary cut boxes ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:16     26s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:16     26s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:16     26s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:16     26s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:16     26s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read blackboxes ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:16     26s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read prerouted ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:16     26s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read unlegalized nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:16     26s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Set up via pillars ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:16     26s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Model blockages into capacity
[04/01 18:31:16     26s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:16     26s] (I)       Started Initialize 3D capacity ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:16     26s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:16     26s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:16     26s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:16     26s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       -- layer congestion ratio --
[04/01 18:31:16     26s] (I)       Layer 1 : 0.100000
[04/01 18:31:16     26s] (I)       Layer 2 : 0.700000
[04/01 18:31:16     26s] (I)       Layer 3 : 0.700000
[04/01 18:31:16     26s] (I)       Layer 4 : 0.700000
[04/01 18:31:16     26s] (I)       ----------------------------
[04/01 18:31:16     26s] (I)       Number of ignored nets                =      0
[04/01 18:31:16     26s] (I)       Number of connected nets              =      0
[04/01 18:31:16     26s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:16     26s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:16     26s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:16     26s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Read aux data ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Others data preparation ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:16     26s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Create route kernel ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Ndr track 0 does not exist
[04/01 18:31:16     26s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:16     26s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:16     26s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:16     26s] (I)       Site width          :   560  (dbu)
[04/01 18:31:16     26s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:16     26s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:16     26s] (I)       GCell width         : 33600  (dbu)
[04/01 18:31:16     26s] (I)       GCell height        : 33600  (dbu)
[04/01 18:31:16     26s] (I)       Grid                :    37    37     4
[04/01 18:31:16     26s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:16     26s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:31:16     26s] (I)       Horizontal capacity : 33600     0 33600     0
[04/01 18:31:16     26s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:16     26s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:16     26s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:16     26s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:16     26s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:16     26s] (I)       Num tracks per GCell: 60.00 60.00 60.00 30.00
[04/01 18:31:16     26s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:16     26s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:16     26s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:16     26s] (I)       --------------------------------------------------------
[04/01 18:31:16     26s] 
[04/01 18:31:16     26s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:16     26s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:16     26s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:16     26s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:16     26s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:16     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:16     26s] [NR-eGR] ========================================
[04/01 18:31:16     26s] [NR-eGR] 
[04/01 18:31:16     26s] (I)       blocked tracks on layer1 : = 18542 / 81881 (22.65%)
[04/01 18:31:16     26s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:31:16     26s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:31:16     26s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:31:16     26s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Reset routing kernel
[04/01 18:31:16     26s] (I)       Started Initialization ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:31:16     26s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:31:16     26s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Started Generate topology ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] (I)       total 2D Cap : 233647 = (131582 H, 102065 V)
[04/01 18:31:16     26s] (I)       Started Export 2D cong map ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:16     26s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:16     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:16     26s] Finished Early Global Route rough congestion estimation: mem = 1286.6M
[04/01 18:31:16     26s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.011, MEM:1286.6M
[04/01 18:31:16     26s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:31:16     26s] OPERPROF: Starting CDPad at level 1, MEM:1286.6M
[04/01 18:31:16     26s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:31:16     26s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.012, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     26s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.032, MEM:1286.6M
[04/01 18:31:16     27s] Global placement CDP skipped at cutLevel 9.
[04/01 18:31:16     27s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:31:16     27s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:31:16     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     27s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:31:16     27s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:31:16     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     27s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1286.6M
[04/01 18:31:16     27s] Starting Early Global Route rough congestion estimation: mem = 1286.6M
[04/01 18:31:16     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:16     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:16     27s] (I)       Started Import and model ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Create place DB ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Import place data ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read instances and placement ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Create route DB ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       == Non-default Options ==
[04/01 18:31:16     27s] (I)       Print mode                                         : 2
[04/01 18:31:16     27s] (I)       Stop if highly congested                           : false
[04/01 18:31:16     27s] (I)       Maximum routing layer                              : 4
[04/01 18:31:16     27s] (I)       Minimum routing layer                              : 1
[04/01 18:31:16     27s] (I)       Assign partition pins                              : false
[04/01 18:31:16     27s] (I)       Support large GCell                                : true
[04/01 18:31:16     27s] (I)       Number of threads                                  : 1
[04/01 18:31:16     27s] (I)       Number of rows per GCell                           : 3
[04/01 18:31:16     27s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:16     27s] (I)       Method to set GCell size                           : row
[04/01 18:31:16     27s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:16     27s] (I)       Started Import route data (1T) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Use row-based GCell size
[04/01 18:31:16     27s] (I)       Use row-based GCell align
[04/01 18:31:16     27s] (I)       GCell unit size   : 5600
[04/01 18:31:16     27s] (I)       GCell multiplier  : 3
[04/01 18:31:16     27s] (I)       GCell row height  : 5600
[04/01 18:31:16     27s] (I)       Actual row height : 5600
[04/01 18:31:16     27s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:16     27s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:16     27s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:16     27s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:16     27s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:16     27s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:16     27s] (I)       ============== Default via ===============
[04/01 18:31:16     27s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     27s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:16     27s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     27s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:16     27s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:16     27s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:16     27s] (I)       +---+------------------+-----------------+
[04/01 18:31:16     27s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read routing blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read instance blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read PG blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:16     27s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read boundary cut boxes ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:16     27s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:16     27s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:16     27s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:16     27s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:16     27s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read blackboxes ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:16     27s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read prerouted ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:16     27s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read unlegalized nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read nets ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:16     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Set up via pillars ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:16     27s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Model blockages into capacity
[04/01 18:31:16     27s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:16     27s] (I)       Started Initialize 3D capacity ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:16     27s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:16     27s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:16     27s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:16     27s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       -- layer congestion ratio --
[04/01 18:31:16     27s] (I)       Layer 1 : 0.100000
[04/01 18:31:16     27s] (I)       Layer 2 : 0.700000
[04/01 18:31:16     27s] (I)       Layer 3 : 0.700000
[04/01 18:31:16     27s] (I)       Layer 4 : 0.700000
[04/01 18:31:16     27s] (I)       ----------------------------
[04/01 18:31:16     27s] (I)       Number of ignored nets                =      0
[04/01 18:31:16     27s] (I)       Number of connected nets              =      0
[04/01 18:31:16     27s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:16     27s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:16     27s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:16     27s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Read aux data ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Others data preparation ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:16     27s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Create route kernel ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Ndr track 0 does not exist
[04/01 18:31:16     27s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:16     27s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:16     27s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:16     27s] (I)       Site width          :   560  (dbu)
[04/01 18:31:16     27s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:16     27s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:16     27s] (I)       GCell width         : 16800  (dbu)
[04/01 18:31:16     27s] (I)       GCell height        : 16800  (dbu)
[04/01 18:31:16     27s] (I)       Grid                :    74    74     4
[04/01 18:31:16     27s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:16     27s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:31:16     27s] (I)       Horizontal capacity : 16800     0 16800     0
[04/01 18:31:16     27s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:16     27s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:16     27s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:16     27s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:16     27s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:16     27s] (I)       Num tracks per GCell: 30.00 30.00 30.00 15.00
[04/01 18:31:16     27s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:16     27s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:16     27s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:16     27s] (I)       --------------------------------------------------------
[04/01 18:31:16     27s] 
[04/01 18:31:16     27s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:16     27s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:16     27s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:16     27s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:16     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:16     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:16     27s] [NR-eGR] ========================================
[04/01 18:31:16     27s] [NR-eGR] 
[04/01 18:31:16     27s] (I)       blocked tracks on layer1 : = 36533 / 163762 (22.31%)
[04/01 18:31:16     27s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:31:16     27s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:31:16     27s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:31:16     27s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Reset routing kernel
[04/01 18:31:16     27s] (I)       Started Initialization ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       numLocalWires=75  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:31:16     27s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:31:16     27s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Generate topology ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       total 2D Cap : 478828 = (263134 H, 215694 V)
[04/01 18:31:16     27s] (I)       
[04/01 18:31:16     27s] (I)       ============  Phase 1a Route ============
[04/01 18:31:16     27s] (I)       Started Phase 1a ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Pattern routing (1T) ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:31:16     27s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:31:16     27s] (I)       Started Add via demand to 2D ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       
[04/01 18:31:16     27s] (I)       ============  Phase 1b Route ============
[04/01 18:31:16     27s] (I)       Started Phase 1b ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:31:16     27s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:31:16     27s] 
[04/01 18:31:16     27s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] (I)       Started Export 2D cong map ( Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:16     27s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.65 MB )
[04/01 18:31:16     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:16     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:16     27s] Finished Early Global Route rough congestion estimation: mem = 1286.6M
[04/01 18:31:16     27s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.015, MEM:1286.6M
[04/01 18:31:16     27s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:31:16     27s] OPERPROF: Starting CDPad at level 1, MEM:1286.6M
[04/01 18:31:16     27s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:31:16     27s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.018, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.032, MEM:1286.6M
[04/01 18:31:16     27s] Global placement CDP skipped at cutLevel 11.
[04/01 18:31:16     27s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:31:16     27s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:31:16     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     27s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:31:16     27s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:31:16     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.6M
[04/01 18:31:16     27s] OPERPROF: Starting npMain at level 1, MEM:1286.6M
[04/01 18:31:16     27s] OPERPROF:   Starting npPlace at level 2, MEM:1286.6M
[04/01 18:31:17     27s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1290.1M
[04/01 18:31:17     27s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.263, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.264, MEM:1293.1M
[04/01 18:31:17     27s] Iteration 13: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:31:17     27s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:31:17     27s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1293.1M
[04/01 18:31:17     27s] [adp] clock
[04/01 18:31:17     27s] [adp] weight, nr nets, wire length
[04/01 18:31:17     27s] [adp]      0        1  1205.457000
[04/01 18:31:17     27s] [adp] data
[04/01 18:31:17     27s] [adp] weight, nr nets, wire length
[04/01 18:31:17     27s] [adp]      0       27  6672.909000
[04/01 18:31:17     27s] [adp] 0.000000|0.000000|0.000000
[04/01 18:31:17     27s] Iteration 14: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:31:17     27s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:31:17     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1293.1M
[04/01 18:31:17     27s] *** cost = 7.878e+03 (3.94e+03 3.94e+03) (cpu for global=0:00:00.6) real=0:00:02.0***
[04/01 18:31:17     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1293.1M
[04/01 18:31:17     27s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:31:17     27s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:02.0
[04/01 18:31:17     27s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:31:17     27s] Type 'man IMPSP-9025' for more detail.
[04/01 18:31:17     27s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1293.1M
[04/01 18:31:17     27s] z: 2, totalTracks: 1
[04/01 18:31:17     27s] z: 4, totalTracks: 1
[04/01 18:31:17     27s] #spOpts: mergeVia=F 
[04/01 18:31:17     27s] All LLGs are deleted
[04/01 18:31:17     27s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1293.1M
[04/01 18:31:17     27s] Core basic site is CoreSite
[04/01 18:31:17     27s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1293.1M
[04/01 18:31:17     27s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1309.1M
[04/01 18:31:17     27s] Fast DP-INIT is on for default
[04/01 18:31:17     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:17     27s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.017, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF:       Starting CMU at level 4, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:1309.1M
[04/01 18:31:17     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1309.1MB).
[04/01 18:31:17     27s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.023, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.024, MEM:1309.1M
[04/01 18:31:17     27s] TDRefine: refinePlace mode is spiral
[04/01 18:31:17     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12590.1
[04/01 18:31:17     27s] OPERPROF: Starting RefinePlace at level 1, MEM:1309.1M
[04/01 18:31:17     27s] *** Starting refinePlace (0:00:27.4 mem=1309.1M) ***
[04/01 18:31:17     27s] Total net bbox length = 7.878e+03 (3.938e+03 3.940e+03) (ext = 7.268e+03)
[04/01 18:31:17     27s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:17     27s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1309.1M
[04/01 18:31:17     27s] Starting refinePlace ...
[04/01 18:31:17     27s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:31:17     27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1309.1MB) @(0:00:27.4 - 0:00:27.4).
[04/01 18:31:17     27s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:17     27s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:31:17     27s] Placement tweakage begins.
[04/01 18:31:17     27s] wire length = 6.956e+02
[04/01 18:31:17     27s] wire length = 6.677e+02
[04/01 18:31:17     27s] Placement tweakage ends.
[04/01 18:31:17     27s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:17     27s] 
[04/01 18:31:17     27s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[04/01 18:31:17     27s] Move report: legalization moves 22 insts, mean move: 2.36 um, max move: 5.47 um spiral
[04/01 18:31:17     27s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:31:17     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1309.1MB) @(0:00:27.4 - 0:00:27.4).
[04/01 18:31:17     27s] Move report: Detail placement moves 22 insts, mean move: 2.36 um, max move: 5.47 um 
[04/01 18:31:17     27s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:31:17     27s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1309.1MB
[04/01 18:31:17     27s] Statistics of distance of Instance movement in refine placement:
[04/01 18:31:17     27s]   maximum (X+Y) =         5.47 um
[04/01 18:31:17     27s]   inst (g374) with max move: (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:31:17     27s]   mean    (X+Y) =         2.36 um
[04/01 18:31:17     27s] Summary Report:
[04/01 18:31:17     27s] Instances move: 22 (out of 22 movable)
[04/01 18:31:17     27s] Instances flipped: 0
[04/01 18:31:17     27s] Mean displacement: 2.36 um
[04/01 18:31:17     27s] Max displacement: 5.47 um (Instance: g374) (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:31:17     27s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: aor311d1
[04/01 18:31:17     27s] Total instances moved : 22
[04/01 18:31:17     27s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.009, MEM:1309.1M
[04/01 18:31:17     27s] Total net bbox length = 7.836e+03 (3.907e+03 3.929e+03) (ext = 7.244e+03)
[04/01 18:31:17     27s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1309.1MB
[04/01 18:31:17     27s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1309.1MB) @(0:00:27.4 - 0:00:27.4).
[04/01 18:31:17     27s] *** Finished refinePlace (0:00:27.4 mem=1309.1M) ***
[04/01 18:31:17     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12590.1
[04/01 18:31:17     27s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.012, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1309.1M
[04/01 18:31:17     27s] All LLGs are deleted
[04/01 18:31:17     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1309.1M
[04/01 18:31:17     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1299.1M
[04/01 18:31:17     27s] *** End of Placement (cpu=0:00:00.7, real=0:00:02.0, mem=1299.1M) ***
[04/01 18:31:17     27s] z: 2, totalTracks: 1
[04/01 18:31:17     27s] z: 4, totalTracks: 1
[04/01 18:31:17     27s] #spOpts: mergeVia=F 
[04/01 18:31:17     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1299.1M
[04/01 18:31:17     27s] Core basic site is CoreSite
[04/01 18:31:17     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1299.1M
[04/01 18:31:17     27s] Fast DP-INIT is on for default
[04/01 18:31:17     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:17     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1299.1M
[04/01 18:31:17     27s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:31:17     27s] Density distribution unevenness ratio = 99.679%
[04/01 18:31:17     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1299.1M
[04/01 18:31:17     27s] All LLGs are deleted
[04/01 18:31:17     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1299.1M
[04/01 18:31:17     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1299.1M
[04/01 18:31:17     27s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:31:17     27s] Set Using Default Delay Limit as 101.
[04/01 18:31:17     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:31:17     27s] Set Default Net Delay as 0 ps.
[04/01 18:31:17     27s] Set Default Net Load as 0 pF. 
[04/01 18:31:17     27s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:31:17     27s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:31:17     27s] #################################################################################
[04/01 18:31:17     27s] # Design Stage: PreRoute
[04/01 18:31:17     27s] # Design Name: lock
[04/01 18:31:17     27s] # Design Mode: 90nm
[04/01 18:31:17     27s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:31:17     27s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:31:17     27s] # Signoff Settings: SI Off 
[04/01 18:31:17     27s] #################################################################################
[04/01 18:31:17     27s] Calculate delays in BcWc mode...
[04/01 18:31:17     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1314.4M, InitMEM = 1314.4M)
[04/01 18:31:17     27s] Start delay calculation (fullDC) (1 T). (MEM=1314.39)
[04/01 18:31:17     27s] End AAE Lib Interpolated Model. (MEM=1325.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:17     27s] Total number of fetched objects 28
[04/01 18:31:17     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:17     27s] End delay calculation. (MEM=1341.6 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:17     27s] End delay calculation (fullDC). (MEM=1341.6 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:17     27s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1341.6M) ***
[04/01 18:31:17     27s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:31:17     27s] Set Using Default Delay Limit as 1000.
[04/01 18:31:17     27s] Set Default Net Delay as 1000 ps.
[04/01 18:31:17     27s] Set Default Net Load as 0.5 pF. 
[04/01 18:31:17     27s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:31:17     27s] 
[04/01 18:31:17     27s] Starting congRepair ...
[04/01 18:31:17     27s] User Input Parameters:
[04/01 18:31:17     27s] - Congestion Driven    : On
[04/01 18:31:17     27s] - Timing Driven        : Off
[04/01 18:31:17     27s] - Area-Violation Based : On
[04/01 18:31:17     27s] - Start Rollback Level : -5
[04/01 18:31:17     27s] - Legalized            : On
[04/01 18:31:17     27s] - Window Based         : Off
[04/01 18:31:17     27s] - eDen incr mode       : Off
[04/01 18:31:17     27s] - Small incr mode      : Off
[04/01 18:31:17     27s] 
[04/01 18:31:17     27s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:31:17     27s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:31:17     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1332.1M
[04/01 18:31:17     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:17     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:17     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1332.1M
[04/01 18:31:17     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1332.1M
[04/01 18:31:17     27s] Starting Early Global Route congestion estimation: mem = 1332.1M
[04/01 18:31:17     27s] (I)       Started Import and model ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Create place DB ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Import place data ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read instances and placement ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read nets ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Create route DB ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       == Non-default Options ==
[04/01 18:31:17     27s] (I)       Maximum routing layer                              : 4
[04/01 18:31:17     27s] (I)       Minimum routing layer                              : 1
[04/01 18:31:17     27s] (I)       Number of threads                                  : 1
[04/01 18:31:17     27s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:31:17     27s] (I)       Method to set GCell size                           : row
[04/01 18:31:17     27s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:17     27s] (I)       Started Import route data (1T) ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Use row-based GCell size
[04/01 18:31:17     27s] (I)       Use row-based GCell align
[04/01 18:31:17     27s] (I)       GCell unit size   : 5600
[04/01 18:31:17     27s] (I)       GCell multiplier  : 1
[04/01 18:31:17     27s] (I)       GCell row height  : 5600
[04/01 18:31:17     27s] (I)       Actual row height : 5600
[04/01 18:31:17     27s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:17     27s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:17     27s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:17     27s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:17     27s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:17     27s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:17     27s] (I)       ============== Default via ===============
[04/01 18:31:17     27s] (I)       +---+------------------+-----------------+
[04/01 18:31:17     27s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:17     27s] (I)       +---+------------------+-----------------+
[04/01 18:31:17     27s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:17     27s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:17     27s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:17     27s] (I)       +---+------------------+-----------------+
[04/01 18:31:17     27s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read routing blockages ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read instance blockages ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read PG blockages ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:17     27s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read boundary cut boxes ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:17     27s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:17     27s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:17     27s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:17     27s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:17     27s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read blackboxes ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:17     27s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read prerouted ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:17     27s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read unlegalized nets ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read nets ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:17     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Set up via pillars ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:17     27s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Model blockages into capacity
[04/01 18:31:17     27s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:17     27s] (I)       Started Initialize 3D capacity ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:17     27s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:17     27s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:17     27s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:17     27s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       -- layer congestion ratio --
[04/01 18:31:17     27s] (I)       Layer 1 : 0.100000
[04/01 18:31:17     27s] (I)       Layer 2 : 0.700000
[04/01 18:31:17     27s] (I)       Layer 3 : 0.700000
[04/01 18:31:17     27s] (I)       Layer 4 : 0.700000
[04/01 18:31:17     27s] (I)       ----------------------------
[04/01 18:31:17     27s] (I)       Number of ignored nets                =      0
[04/01 18:31:17     27s] (I)       Number of connected nets              =      0
[04/01 18:31:17     27s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:17     27s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:17     27s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:17     27s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Read aux data ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Others data preparation ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:17     27s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Create route kernel ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Ndr track 0 does not exist
[04/01 18:31:17     27s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:17     27s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:17     27s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:17     27s] (I)       Site width          :   560  (dbu)
[04/01 18:31:17     27s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:17     27s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:17     27s] (I)       GCell width         :  5600  (dbu)
[04/01 18:31:17     27s] (I)       GCell height        :  5600  (dbu)
[04/01 18:31:17     27s] (I)       Grid                :   222   222     4
[04/01 18:31:17     27s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:17     27s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:31:17     27s] (I)       Horizontal capacity :  5600     0  5600     0
[04/01 18:31:17     27s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:17     27s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:17     27s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:17     27s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:17     27s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:17     27s] (I)       Num tracks per GCell: 10.00 10.00 10.00  5.00
[04/01 18:31:17     27s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:17     27s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:17     27s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:17     27s] (I)       --------------------------------------------------------
[04/01 18:31:17     27s] 
[04/01 18:31:17     27s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:17     27s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:17     27s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:17     27s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:17     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:17     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:17     27s] [NR-eGR] ========================================
[04/01 18:31:17     27s] [NR-eGR] 
[04/01 18:31:17     27s] (I)       blocked tracks on layer1 : = 108762 / 491286 (22.14%)
[04/01 18:31:17     27s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:31:17     27s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:31:17     27s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:31:17     27s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Reset routing kernel
[04/01 18:31:17     27s] (I)       Started Global Routing ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Initialization ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       totalPins=81  totalGlobalPin=79 (97.53%)
[04/01 18:31:17     27s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Net group 1 ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Generate topology ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       total 2D Cap : 1460388 = (788704 H, 671684 V)
[04/01 18:31:17     27s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [1, 4]
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] (I)       ============  Phase 1a Route ============
[04/01 18:31:17     27s] (I)       Started Phase 1a ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Pattern routing (1T) ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:17     27s] (I)       Started Add via demand to 2D ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] (I)       ============  Phase 1b Route ============
[04/01 18:31:17     27s] (I)       Started Phase 1b ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:17     27s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:31:17     27s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:31:17     27s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:31:17     27s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] (I)       ============  Phase 1c Route ============
[04/01 18:31:17     27s] (I)       Started Phase 1c ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:17     27s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] (I)       ============  Phase 1d Route ============
[04/01 18:31:17     27s] (I)       Started Phase 1d ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:17     27s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] (I)       ============  Phase 1e Route ============
[04/01 18:31:17     27s] (I)       Started Phase 1e ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Route legalization ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:17     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:31:17     27s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] (I)       ============  Phase 1l Route ============
[04/01 18:31:17     27s] (I)       Started Phase 1l ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Started Layer assignment (1T) ( Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.08 MB )
[04/01 18:31:17     27s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Started Clean cong LA ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:31:17     27s] (I)       Layer  1:     380717         2         1         290      490330    ( 0.06%) 
[04/01 18:31:17     27s] (I)       Layer  2:     445996        75         0       29040      461580    ( 5.92%) 
[04/01 18:31:17     27s] (I)       Layer  3:     406307        43         0       30630      459990    ( 6.24%) 
[04/01 18:31:17     27s] (I)       Layer  4:     223997         0         0       17485      227825    ( 7.13%) 
[04/01 18:31:17     27s] (I)       Total:       1457017       120         1       77445     1639725    ( 4.51%) 
[04/01 18:31:17     27s] (I)       
[04/01 18:31:17     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:31:17     27s] [NR-eGR]                        OverCon            
[04/01 18:31:17     27s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:31:17     27s] [NR-eGR]       Layer                (1)    OverCon 
[04/01 18:31:17     27s] [NR-eGR] ----------------------------------------------
[04/01 18:31:17     27s] [NR-eGR]      M1  (1)         1( 0.00%)   ( 0.00%) 
[04/01 18:31:17     27s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:17     27s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:17     27s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:17     27s] [NR-eGR] ----------------------------------------------
[04/01 18:31:17     27s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[04/01 18:31:17     27s] [NR-eGR] 
[04/01 18:31:17     27s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Started Export 3D cong map ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       total 2D Cap : 1465167 = (792513 H, 672654 V)
[04/01 18:31:17     27s] (I)       Started Export 2D cong map ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:17     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:31:17     27s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1340.1M
[04/01 18:31:17     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.045, MEM:1340.1M
[04/01 18:31:17     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:1340.1M
[04/01 18:31:17     27s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:17     27s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:31:17     27s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:17     27s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:31:17     27s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:17     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:31:17     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:31:17     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1340.1M
[04/01 18:31:17     27s] Skipped repairing congestion.
[04/01 18:31:17     27s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1340.1M
[04/01 18:31:17     27s] Starting Early Global Route wiring: mem = 1340.1M
[04/01 18:31:17     27s] (I)       Started Free existing wires ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       ============= Track Assignment ============
[04/01 18:31:17     27s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Started Track Assignment (1T) ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:31:17     27s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Run Multi-thread track assignment
[04/01 18:31:17     27s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Started Export ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Started Export DB wires ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Started Export all nets ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Started Set wire vias ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:17     27s] [NR-eGR]     M1  (1H) length: 1.019200e+02um, number of vias: 91
[04/01 18:31:17     27s] [NR-eGR]     M2  (2V) length: 3.388000e+02um, number of vias: 47
[04/01 18:31:17     27s] [NR-eGR]     M3  (3H) length: 2.038400e+02um, number of vias: 0
[04/01 18:31:17     27s] [NR-eGR]  TOP_M  (4V) length: 0.000000e+00um, number of vias: 0
[04/01 18:31:17     27s] [NR-eGR] Total length: 6.445600e+02um, number of vias: 138
[04/01 18:31:17     27s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:17     27s] [NR-eGR] Total eGR-routed clock nets wire length: 2.072000e+01um 
[04/01 18:31:17     27s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:17     27s] (I)       Started Update net boxes ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Started Update timing ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Started Postprocess design ( Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.09 MB )
[04/01 18:31:17     27s] Early Global Route wiring runtime: 0.01 seconds, mem = 1340.1M
[04/01 18:31:17     27s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1340.1M
[04/01 18:31:17     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:17     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:17     27s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:31:17     27s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:31:17     27s] *** Finishing placeDesign default flow ***
[04/01 18:31:17     27s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1280.1M **
[04/01 18:31:17     27s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:31:17     27s] 
[04/01 18:31:17     27s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:31:17     27s] Severity  ID               Count  Summary                                  
[04/01 18:31:17     27s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/01 18:31:17     27s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/01 18:31:17     27s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/01 18:31:17     27s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[04/01 18:31:17     27s] *** Message Summary: 20 warning(s), 0 error(s)
[04/01 18:31:17     27s] 
[04/01 18:31:25     28s] <CMD> setMultiCpuUsage -localCpu 4 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[04/01 18:31:25     28s] Setting releaseMultiCpuLicenseMode to false.
[04/01 18:31:25     28s] <CMD> setDistributeHost -local
[04/01 18:31:25     28s] The timeout for a remote job to respond is 3600 seconds.
[04/01 18:31:25     28s] Submit command for task runs will be: local
[04/01 18:31:26     28s] <CMD> setMultiCpuUsage -localCpu 4 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[04/01 18:31:26     28s] Setting releaseMultiCpuLicenseMode to false.
[04/01 18:31:26     28s] <CMD> setDistributeHost -local
[04/01 18:31:26     28s] The timeout for a remote job to respond is 3600 seconds.
[04/01 18:31:26     28s] Submit command for task runs will be: local
[04/01 18:31:27     28s] <CMD> setPlaceMode -fp false
[04/01 18:31:27     28s] <CMD> place_design
[04/01 18:31:27     28s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:31:27     28s] ### Time Record (colorize_geometry) is installed.
[04/01 18:31:27     28s] #Start colorize_geometry on Tue Apr  1 18:31:27 2025
[04/01 18:31:27     28s] #
[04/01 18:31:27     28s] ### Time Record (Pre Callback) is installed.
[04/01 18:31:27     28s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:31:27     28s] ### Time Record (DB Import) is installed.
[04/01 18:31:27     28s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:31:27     28s] ### import design signature (46): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:27     28s] ### Time Record (DB Import) is uninstalled.
[04/01 18:31:27     28s] ### Time Record (DB Export) is installed.
[04/01 18:31:27     28s] ### export design design signature (47): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:27     28s] ### Time Record (DB Export) is uninstalled.
[04/01 18:31:27     28s] ### Time Record (Post Callback) is installed.
[04/01 18:31:27     28s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:31:27     28s] #
[04/01 18:31:27     28s] #colorize_geometry statistics:
[04/01 18:31:27     28s] #Cpu time = 00:00:00
[04/01 18:31:27     28s] #Elapsed time = 00:00:00
[04/01 18:31:27     28s] #Increased memory = -1.96 (MB)
[04/01 18:31:27     28s] #Total memory = 1084.90 (MB)
[04/01 18:31:27     28s] #Peak memory = 1129.38 (MB)
[04/01 18:31:27     28s] #Number of warnings = 1
[04/01 18:31:27     28s] #Total number of warnings = 37
[04/01 18:31:27     28s] #Number of fails = 0
[04/01 18:31:27     28s] #Total number of fails = 0
[04/01 18:31:27     28s] #Complete colorize_geometry on Tue Apr  1 18:31:27 2025
[04/01 18:31:27     28s] #
[04/01 18:31:27     28s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:31:27     28s] ### 
[04/01 18:31:27     28s] ###   Scalability Statistics
[04/01 18:31:27     28s] ### 
[04/01 18:31:27     28s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:27     28s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:31:27     28s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:27     28s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:27     28s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:27     28s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:27     28s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:27     28s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/01 18:31:27     28s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:27     28s] ### 
[04/01 18:31:27     28s] *** Starting placeDesign default flow ***
[04/01 18:31:27     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.8 mem=1304.2M
[04/01 18:31:27     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.8 mem=1304.2M
[04/01 18:31:27     28s] *** Start deleteBufferTree ***
[04/01 18:31:27     28s] Multithreaded Timing Analysis is initialized with 4 threads
[04/01 18:31:27     28s] 
[04/01 18:31:27     28s] Info: Detect buffers to remove automatically.
[04/01 18:31:27     28s] Analyzing netlist ...
[04/01 18:31:27     28s] Updating netlist
[04/01 18:31:27     28s] 
[04/01 18:31:27     28s] *summary: 0 instances (buffers/inverters) removed
[04/01 18:31:27     28s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/01 18:31:27     28s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:31:27     28s] Set Using Default Delay Limit as 101.
[04/01 18:31:27     28s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:31:27     28s] Set Default Net Delay as 0 ps.
[04/01 18:31:27     28s] Set Default Net Load as 0 pF. 
[04/01 18:31:27     28s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:31:27     28s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:31:27     28s] #################################################################################
[04/01 18:31:27     28s] # Design Stage: PreRoute
[04/01 18:31:27     28s] # Design Name: lock
[04/01 18:31:27     28s] # Design Mode: 90nm
[04/01 18:31:27     28s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:31:27     28s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:31:27     28s] # Signoff Settings: SI Off 
[04/01 18:31:27     28s] #################################################################################
[04/01 18:31:27     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1397.0M, InitMEM = 1397.0M)
[04/01 18:31:27     28s] Calculate delays in BcWc mode...
[04/01 18:31:27     28s] Start delay calculation (fullDC) (4 T). (MEM=1397.02)
[04/01 18:31:27     28s] LayerId::1 widthSet size::4
[04/01 18:31:27     28s] LayerId::2 widthSet size::4
[04/01 18:31:27     28s] LayerId::3 widthSet size::4
[04/01 18:31:27     28s] LayerId::4 widthSet size::3
[04/01 18:31:27     28s] Updating RC grid for preRoute extraction ...
[04/01 18:31:27     28s] eee: pegSigSF::1.070000
[04/01 18:31:27     28s] Initializing multi-corner resistance tables ...
[04/01 18:31:27     28s] eee: l::1 avDens::0.090982 usedTrk::3602.885721 availTrk::39600.000000 sigTrk::3602.885721
[04/01 18:31:27     28s] eee: l::2 avDens::0.005789 usedTrk::108.257140 availTrk::18700.000000 sigTrk::108.257140
[04/01 18:31:27     28s] eee: l::3 avDens::0.014739 usedTrk::593.974998 availTrk::40300.000000 sigTrk::593.974998
[04/01 18:31:27     28s] eee: l::4 avDens::0.021559 usedTrk::151.991786 availTrk::7050.000000 sigTrk::151.991786
[04/01 18:31:27     28s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:31:27     29s] End AAE Lib Interpolated Model. (MEM=1408.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:27     29s] Total number of fetched objects 28
[04/01 18:31:27     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:27     29s] End delay calculation. (MEM=1572.23 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:27     29s] End delay calculation (fullDC). (MEM=1572.23 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:27     29s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1572.2M) ***
[04/01 18:31:27     29s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:31:27     29s] Set Using Default Delay Limit as 1000.
[04/01 18:31:27     29s] Set Default Net Delay as 1000 ps.
[04/01 18:31:27     29s] Set Default Net Load as 0.5 pF. 
[04/01 18:31:27     29s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:31:27     29s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:31:27     29s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:31:27     29s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1562.7M
[04/01 18:31:27     29s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:31:27     29s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1562.7M
[04/01 18:31:27     29s] INFO: #ExclusiveGroups=0
[04/01 18:31:27     29s] INFO: There are no Exclusive Groups.
[04/01 18:31:27     29s] *** Starting "NanoPlace(TM) placement v#9 (mem=1562.7M)" ...
[04/01 18:31:27     29s] No user-set net weight.
[04/01 18:31:27     29s] Net fanout histogram:
[04/01 18:31:27     29s] 2		: 12 (42.9%) nets
[04/01 18:31:27     29s] 3		: 4 (14.3%) nets
[04/01 18:31:27     29s] 4     -	14	: 12 (42.9%) nets
[04/01 18:31:27     29s] 15    -	39	: 0 (0.0%) nets
[04/01 18:31:27     29s] 40    -	79	: 0 (0.0%) nets
[04/01 18:31:27     29s] 80    -	159	: 0 (0.0%) nets
[04/01 18:31:27     29s] 160   -	319	: 0 (0.0%) nets
[04/01 18:31:27     29s] 320   -	639	: 0 (0.0%) nets
[04/01 18:31:27     29s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:31:27     29s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:31:27     29s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:31:27     29s] 5120+		: 0 (0.0%) nets
[04/01 18:31:27     29s] no activity file in design. spp won't run.
[04/01 18:31:27     29s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:31:27     29s] z: 2, totalTracks: 1
[04/01 18:31:27     29s] z: 4, totalTracks: 1
[04/01 18:31:27     29s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:31:27     29s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:31:27     29s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:31:27     29s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:31:27     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1562.7M
[04/01 18:31:27     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1562.7M
[04/01 18:31:27     29s] Core basic site is CoreSite
[04/01 18:31:27     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1562.7M
[04/01 18:31:27     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1594.7M
[04/01 18:31:27     29s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:31:27     29s] SiteArray: use 1,261,568 bytes
[04/01 18:31:27     29s] SiteArray: current memory after site array memory allocation 1594.7M
[04/01 18:31:27     29s] SiteArray: FP blocked sites are writable
[04/01 18:31:27     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:27     29s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1594.7M
[04/01 18:31:27     29s] Process 1599 wires and vias for routing blockage analysis
[04/01 18:31:27     29s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1594.7M
[04/01 18:31:27     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1594.7M
[04/01 18:31:27     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:1594.7M
[04/01 18:31:27     29s] OPERPROF: Starting pre-place ADS at level 1, MEM:1594.7M
[04/01 18:31:27     29s] Skip ADS for small design.
[04/01 18:31:27     29s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1594.7M
[04/01 18:31:27     29s] Average module density = 0.001.
[04/01 18:31:27     29s] Density for the design = 0.001.
[04/01 18:31:27     29s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:31:27     29s] Pin Density = 0.0002924.
[04/01 18:31:27     29s]             = total # of pins 91 / total area 311168.
[04/01 18:31:27     29s] OPERPROF: Starting spMPad at level 1, MEM:1423.7M
[04/01 18:31:27     29s] OPERPROF:   Starting spContextMPad at level 2, MEM:1423.7M
[04/01 18:31:27     29s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1423.7M
[04/01 18:31:27     29s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1423.7M
[04/01 18:31:27     29s] Initial padding reaches pin density 0.466 for top
[04/01 18:31:27     29s] InitPadU 0.001 -> 0.001 for top
[04/01 18:31:27     29s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[04/01 18:31:27     29s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1423.7M
[04/01 18:31:27     29s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1423.7M
[04/01 18:31:27     29s] === lastAutoLevel = 9 
[04/01 18:31:27     29s] OPERPROF: Starting spInitNetWt at level 1, MEM:1423.7M
[04/01 18:31:27     29s] no activity file in design. spp won't run.
[04/01 18:31:27     29s] [spp] 0
[04/01 18:31:27     29s] [adp] 0:1:1:3
[04/01 18:31:27     29s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1423.7M
[04/01 18:31:27     29s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:31:27     29s] OPERPROF: Starting npMain at level 1, MEM:1423.7M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1431.7M
[04/01 18:31:28     29s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:28     29s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1468.7M
[04/01 18:31:28     29s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:28     29s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1468.7M
[04/01 18:31:28     29s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:31:28     29s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1470.1M
[04/01 18:31:28     29s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:31:28     29s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1470.1M
[04/01 18:31:28     29s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:31:28     29s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1470.1M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.047, MEM:1470.1M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:1.048, MEM:1470.1M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1470.1M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1502.2M
[04/01 18:31:28     29s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:31:28     29s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.2M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.039, MEM:1502.2M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.041, MEM:1502.2M
[04/01 18:31:28     29s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1502.2M
[04/01 18:31:28     29s] Starting Early Global Route rough congestion estimation: mem = 1502.2M
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:28     29s] (I)       Started Import and model ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Create place DB ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Import place data ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read instances and placement ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read nets ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Create route DB ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       == Non-default Options ==
[04/01 18:31:28     29s] (I)       Print mode                                         : 2
[04/01 18:31:28     29s] (I)       Stop if highly congested                           : false
[04/01 18:31:28     29s] (I)       Maximum routing layer                              : 4
[04/01 18:31:28     29s] (I)       Minimum routing layer                              : 1
[04/01 18:31:28     29s] (I)       Assign partition pins                              : false
[04/01 18:31:28     29s] (I)       Support large GCell                                : true
[04/01 18:31:28     29s] (I)       Number of threads                                  : 4
[04/01 18:31:28     29s] (I)       Number of rows per GCell                           : 12
[04/01 18:31:28     29s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:28     29s] (I)       Method to set GCell size                           : row
[04/01 18:31:28     29s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:28     29s] (I)       Started Import route data (4T) ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Use row-based GCell size
[04/01 18:31:28     29s] (I)       Use row-based GCell align
[04/01 18:31:28     29s] (I)       GCell unit size   : 5600
[04/01 18:31:28     29s] (I)       GCell multiplier  : 12
[04/01 18:31:28     29s] (I)       GCell row height  : 5600
[04/01 18:31:28     29s] (I)       Actual row height : 5600
[04/01 18:31:28     29s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:28     29s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:28     29s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:28     29s] (I)       ============== Default via ===============
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:28     29s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:28     29s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read routing blockages ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read instance blockages ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read PG blockages ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:28     29s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read boundary cut boxes ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:28     29s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:28     29s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:28     29s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:28     29s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:28     29s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read blackboxes ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:28     29s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read prerouted ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:28     29s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read unlegalized nets ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read nets ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:28     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Set up via pillars ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:28     29s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Model blockages into capacity
[04/01 18:31:28     29s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:28     29s] (I)       Started Initialize 3D capacity ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:28     29s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       -- layer congestion ratio --
[04/01 18:31:28     29s] (I)       Layer 1 : 0.100000
[04/01 18:31:28     29s] (I)       Layer 2 : 0.700000
[04/01 18:31:28     29s] (I)       Layer 3 : 0.700000
[04/01 18:31:28     29s] (I)       Layer 4 : 0.700000
[04/01 18:31:28     29s] (I)       ----------------------------
[04/01 18:31:28     29s] (I)       Number of ignored nets                =      0
[04/01 18:31:28     29s] (I)       Number of connected nets              =      0
[04/01 18:31:28     29s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:28     29s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:28     29s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Finished Import route data (4T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Read aux data ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Others data preparation ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:28     29s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Create route kernel ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Ndr track 0 does not exist
[04/01 18:31:28     29s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:28     29s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:28     29s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:28     29s] (I)       Site width          :   560  (dbu)
[04/01 18:31:28     29s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:28     29s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:28     29s] (I)       GCell width         : 67200  (dbu)
[04/01 18:31:28     29s] (I)       GCell height        : 67200  (dbu)
[04/01 18:31:28     29s] (I)       Grid                :    19    19     4
[04/01 18:31:28     29s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:28     29s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:31:28     29s] (I)       Horizontal capacity : 67200     0 67200     0
[04/01 18:31:28     29s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:28     29s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:28     29s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:28     29s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:28     29s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:28     29s] (I)       Num tracks per GCell: 120.00 120.00 120.00 60.00
[04/01 18:31:28     29s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:28     29s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:28     29s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:28     29s] (I)       --------------------------------------------------------
[04/01 18:31:28     29s] 
[04/01 18:31:28     29s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:28     29s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:28     29s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:28     29s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:28     29s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:28     29s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:28     29s] [NR-eGR] ========================================
[04/01 18:31:28     29s] [NR-eGR] 
[04/01 18:31:28     29s] (I)       blocked tracks on layer1 : = 9550 / 42047 (22.71%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:31:28     29s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Reset routing kernel
[04/01 18:31:28     29s] (I)       Started Initialization ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:31:28     29s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:31:28     29s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Started Generate topology (4T) ( Curr Mem: 1502.16 MB )
[04/01 18:31:28     29s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       total 2D Cap : 116979 = (67391 H, 49588 V)
[04/01 18:31:28     29s] (I)       Started Export 2D cong map ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:28     29s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:28     29s] Finished Early Global Route rough congestion estimation: mem = 1534.2M
[04/01 18:31:28     29s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.012, MEM:1534.2M
[04/01 18:31:28     29s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:31:28     29s] OPERPROF: Starting CDPad at level 1, MEM:1534.2M
[04/01 18:31:28     29s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:31:28     29s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.007, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1534.2M
[04/01 18:31:28     29s] Global placement CDP skipped at cutLevel 7.
[04/01 18:31:28     29s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:31:28     29s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:31:28     29s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1534.2M
[04/01 18:31:28     29s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:31:28     29s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.038, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.041, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1534.2M
[04/01 18:31:28     29s] Starting Early Global Route rough congestion estimation: mem = 1534.2M
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:28     29s] (I)       Started Import and model ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Create place DB ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Import place data ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read instances and placement ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read nets ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Create route DB ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       == Non-default Options ==
[04/01 18:31:28     29s] (I)       Print mode                                         : 2
[04/01 18:31:28     29s] (I)       Stop if highly congested                           : false
[04/01 18:31:28     29s] (I)       Maximum routing layer                              : 4
[04/01 18:31:28     29s] (I)       Minimum routing layer                              : 1
[04/01 18:31:28     29s] (I)       Assign partition pins                              : false
[04/01 18:31:28     29s] (I)       Support large GCell                                : true
[04/01 18:31:28     29s] (I)       Number of threads                                  : 4
[04/01 18:31:28     29s] (I)       Number of rows per GCell                           : 6
[04/01 18:31:28     29s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:28     29s] (I)       Method to set GCell size                           : row
[04/01 18:31:28     29s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:28     29s] (I)       Started Import route data (4T) ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Use row-based GCell size
[04/01 18:31:28     29s] (I)       Use row-based GCell align
[04/01 18:31:28     29s] (I)       GCell unit size   : 5600
[04/01 18:31:28     29s] (I)       GCell multiplier  : 6
[04/01 18:31:28     29s] (I)       GCell row height  : 5600
[04/01 18:31:28     29s] (I)       Actual row height : 5600
[04/01 18:31:28     29s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:28     29s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:28     29s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:28     29s] (I)       ============== Default via ===============
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:28     29s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:28     29s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read routing blockages ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read instance blockages ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read PG blockages ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:28     29s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read boundary cut boxes ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:28     29s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:28     29s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:28     29s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:28     29s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:28     29s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read blackboxes ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:28     29s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read prerouted ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:28     29s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read unlegalized nets ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read nets ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:28     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Set up via pillars ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:28     29s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Model blockages into capacity
[04/01 18:31:28     29s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:28     29s] (I)       Started Initialize 3D capacity ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:28     29s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       -- layer congestion ratio --
[04/01 18:31:28     29s] (I)       Layer 1 : 0.100000
[04/01 18:31:28     29s] (I)       Layer 2 : 0.700000
[04/01 18:31:28     29s] (I)       Layer 3 : 0.700000
[04/01 18:31:28     29s] (I)       Layer 4 : 0.700000
[04/01 18:31:28     29s] (I)       ----------------------------
[04/01 18:31:28     29s] (I)       Number of ignored nets                =      0
[04/01 18:31:28     29s] (I)       Number of connected nets              =      0
[04/01 18:31:28     29s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:28     29s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:28     29s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read aux data ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Others data preparation ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:28     29s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Create route kernel ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Ndr track 0 does not exist
[04/01 18:31:28     29s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:28     29s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:28     29s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:28     29s] (I)       Site width          :   560  (dbu)
[04/01 18:31:28     29s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:28     29s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:28     29s] (I)       GCell width         : 33600  (dbu)
[04/01 18:31:28     29s] (I)       GCell height        : 33600  (dbu)
[04/01 18:31:28     29s] (I)       Grid                :    37    37     4
[04/01 18:31:28     29s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:28     29s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:31:28     29s] (I)       Horizontal capacity : 33600     0 33600     0
[04/01 18:31:28     29s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:28     29s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:28     29s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:28     29s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:28     29s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:28     29s] (I)       Num tracks per GCell: 60.00 60.00 60.00 30.00
[04/01 18:31:28     29s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:28     29s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:28     29s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:28     29s] (I)       --------------------------------------------------------
[04/01 18:31:28     29s] 
[04/01 18:31:28     29s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:28     29s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:28     29s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:28     29s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:28     29s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:28     29s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:28     29s] [NR-eGR] ========================================
[04/01 18:31:28     29s] [NR-eGR] 
[04/01 18:31:28     29s] (I)       blocked tracks on layer1 : = 18542 / 81881 (22.65%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:31:28     29s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Reset routing kernel
[04/01 18:31:28     29s] (I)       Started Initialization ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:31:28     29s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:31:28     29s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Generate topology (4T) ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       total 2D Cap : 233647 = (131582 H, 102065 V)
[04/01 18:31:28     29s] (I)       Started Export 2D cong map ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:28     29s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:28     29s] Finished Early Global Route rough congestion estimation: mem = 1534.2M
[04/01 18:31:28     29s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.012, MEM:1534.2M
[04/01 18:31:28     29s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:31:28     29s] OPERPROF: Starting CDPad at level 1, MEM:1534.2M
[04/01 18:31:28     29s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:31:28     29s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.008, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1534.2M
[04/01 18:31:28     29s] Global placement CDP skipped at cutLevel 9.
[04/01 18:31:28     29s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:31:28     29s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:31:28     29s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1534.2M
[04/01 18:31:28     29s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:31:28     29s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.040, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1534.2M
[04/01 18:31:28     29s] Starting Early Global Route rough congestion estimation: mem = 1534.2M
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:28     29s] (I)       Started Import and model ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Create place DB ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Import place data ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read instances and placement ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read nets ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Create route DB ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       == Non-default Options ==
[04/01 18:31:28     29s] (I)       Print mode                                         : 2
[04/01 18:31:28     29s] (I)       Stop if highly congested                           : false
[04/01 18:31:28     29s] (I)       Maximum routing layer                              : 4
[04/01 18:31:28     29s] (I)       Minimum routing layer                              : 1
[04/01 18:31:28     29s] (I)       Assign partition pins                              : false
[04/01 18:31:28     29s] (I)       Support large GCell                                : true
[04/01 18:31:28     29s] (I)       Number of threads                                  : 4
[04/01 18:31:28     29s] (I)       Number of rows per GCell                           : 3
[04/01 18:31:28     29s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:28     29s] (I)       Method to set GCell size                           : row
[04/01 18:31:28     29s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:28     29s] (I)       Started Import route data (4T) ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Use row-based GCell size
[04/01 18:31:28     29s] (I)       Use row-based GCell align
[04/01 18:31:28     29s] (I)       GCell unit size   : 5600
[04/01 18:31:28     29s] (I)       GCell multiplier  : 3
[04/01 18:31:28     29s] (I)       GCell row height  : 5600
[04/01 18:31:28     29s] (I)       Actual row height : 5600
[04/01 18:31:28     29s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:28     29s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:28     29s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:28     29s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:28     29s] (I)       ============== Default via ===============
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:28     29s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:28     29s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:28     29s] (I)       +---+------------------+-----------------+
[04/01 18:31:28     29s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read routing blockages ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read instance blockages ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read PG blockages ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:28     29s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read boundary cut boxes ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:28     29s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:28     29s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:28     29s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:28     29s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:28     29s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read blackboxes ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:28     29s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read prerouted ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:28     29s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read unlegalized nets ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read nets ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:28     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Set up via pillars ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:28     29s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Model blockages into capacity
[04/01 18:31:28     29s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:28     29s] (I)       Started Initialize 3D capacity ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:28     29s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:28     29s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       -- layer congestion ratio --
[04/01 18:31:28     29s] (I)       Layer 1 : 0.100000
[04/01 18:31:28     29s] (I)       Layer 2 : 0.700000
[04/01 18:31:28     29s] (I)       Layer 3 : 0.700000
[04/01 18:31:28     29s] (I)       Layer 4 : 0.700000
[04/01 18:31:28     29s] (I)       ----------------------------
[04/01 18:31:28     29s] (I)       Number of ignored nets                =      0
[04/01 18:31:28     29s] (I)       Number of connected nets              =      0
[04/01 18:31:28     29s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:28     29s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:28     29s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:28     29s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Read aux data ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Others data preparation ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:28     29s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Create route kernel ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Ndr track 0 does not exist
[04/01 18:31:28     29s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:28     29s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:28     29s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:28     29s] (I)       Site width          :   560  (dbu)
[04/01 18:31:28     29s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:28     29s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:28     29s] (I)       GCell width         : 16800  (dbu)
[04/01 18:31:28     29s] (I)       GCell height        : 16800  (dbu)
[04/01 18:31:28     29s] (I)       Grid                :    74    74     4
[04/01 18:31:28     29s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:28     29s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:31:28     29s] (I)       Horizontal capacity : 16800     0 16800     0
[04/01 18:31:28     29s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:28     29s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:28     29s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:28     29s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:28     29s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:28     29s] (I)       Num tracks per GCell: 30.00 30.00 30.00 15.00
[04/01 18:31:28     29s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:28     29s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:28     29s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:28     29s] (I)       --------------------------------------------------------
[04/01 18:31:28     29s] 
[04/01 18:31:28     29s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:28     29s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:28     29s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:28     29s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:28     29s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:28     29s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:28     29s] [NR-eGR] ========================================
[04/01 18:31:28     29s] [NR-eGR] 
[04/01 18:31:28     29s] (I)       blocked tracks on layer1 : = 36533 / 163762 (22.31%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:31:28     29s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:31:28     29s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Reset routing kernel
[04/01 18:31:28     29s] (I)       Started Initialization ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       numLocalWires=75  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:31:28     29s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:31:28     29s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Started Generate topology (4T) ( Curr Mem: 1534.16 MB )
[04/01 18:31:28     29s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       total 2D Cap : 478828 = (263134 H, 215694 V)
[04/01 18:31:28     29s] (I)       
[04/01 18:31:28     29s] (I)       ============  Phase 1a Route ============
[04/01 18:31:28     29s] (I)       Started Phase 1a ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Started Pattern routing (4T) ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:31:28     29s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:31:28     29s] (I)       Started Add via demand to 2D ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       
[04/01 18:31:28     29s] (I)       ============  Phase 1b Route ============
[04/01 18:31:28     29s] (I)       Started Phase 1b ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:31:28     29s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:31:28     29s] 
[04/01 18:31:28     29s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] (I)       Started Export 2D cong map ( Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:28     29s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.17 MB )
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:28     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:28     29s] Finished Early Global Route rough congestion estimation: mem = 1534.2M
[04/01 18:31:28     29s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.016, MEM:1534.2M
[04/01 18:31:28     29s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:31:28     29s] OPERPROF: Starting CDPad at level 1, MEM:1534.2M
[04/01 18:31:28     29s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:31:28     29s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.010, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1534.2M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1566.2M
[04/01 18:31:28     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.036, MEM:1567.2M
[04/01 18:31:28     29s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1535.2M
[04/01 18:31:28     29s] Global placement CDP skipped at cutLevel 11.
[04/01 18:31:28     29s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:31:28     29s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:31:28     29s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1535.2M
[04/01 18:31:28     29s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:31:28     29s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:31:28     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1535.2M
[04/01 18:31:28     29s] OPERPROF: Starting npMain at level 1, MEM:1535.2M
[04/01 18:31:28     29s] OPERPROF:   Starting npPlace at level 2, MEM:1567.2M
[04/01 18:31:29     29s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1569.6M
[04/01 18:31:29     29s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1572.6M
[04/01 18:31:29     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.270, REAL:0.267, MEM:1572.6M
[04/01 18:31:29     29s] OPERPROF: Finished npMain at level 1, CPU:0.270, REAL:0.270, MEM:1540.6M
[04/01 18:31:29     29s] Iteration 13: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:31:29     29s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:31:29     29s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1540.6M
[04/01 18:31:29     29s] [adp] clock
[04/01 18:31:29     29s] [adp] weight, nr nets, wire length
[04/01 18:31:29     29s] [adp]      0        1  1205.457000
[04/01 18:31:29     29s] [adp] data
[04/01 18:31:29     29s] [adp] weight, nr nets, wire length
[04/01 18:31:29     29s] [adp]      0       27  6672.909000
[04/01 18:31:29     29s] [adp] 0.000000|0.000000|0.000000
[04/01 18:31:29     29s] Iteration 14: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:31:29     29s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:31:29     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1540.6M
[04/01 18:31:29     29s] *** cost = 7.878e+03 (3.94e+03 3.94e+03) (cpu for global=0:00:00.7) real=0:00:02.0***
[04/01 18:31:29     29s] Placement multithread real runtime: 0:00:02.0 with 4 threads.
[04/01 18:31:29     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1540.6M
[04/01 18:31:29     29s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:31:29     29s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:02.0
[04/01 18:31:29     29s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:31:29     29s] Type 'man IMPSP-9025' for more detail.
[04/01 18:31:29     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1540.6M
[04/01 18:31:29     29s] z: 2, totalTracks: 1
[04/01 18:31:29     29s] z: 4, totalTracks: 1
[04/01 18:31:29     29s] #spOpts: mergeVia=F 
[04/01 18:31:29     29s] All LLGs are deleted
[04/01 18:31:29     29s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1540.6M
[04/01 18:31:29     29s] Core basic site is CoreSite
[04/01 18:31:29     29s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1540.6M
[04/01 18:31:29     29s] Fast DP-INIT is on for default
[04/01 18:31:29     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:29     29s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:       Starting CMU at level 4, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1540.6M
[04/01 18:31:29     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.6MB).
[04/01 18:31:29     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.027, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.027, MEM:1540.6M
[04/01 18:31:29     29s] TDRefine: refinePlace mode is spiral
[04/01 18:31:29     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12590.2
[04/01 18:31:29     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1540.6M
[04/01 18:31:29     29s] *** Starting refinePlace (0:00:29.9 mem=1540.6M) ***
[04/01 18:31:29     29s] Total net bbox length = 7.878e+03 (3.938e+03 3.940e+03) (ext = 7.268e+03)
[04/01 18:31:29     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:29     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1540.6M
[04/01 18:31:29     29s] Starting refinePlace ...
[04/01 18:31:29     29s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:31:29     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1540.6MB) @(0:00:29.9 - 0:00:29.9).
[04/01 18:31:29     29s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:29     29s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:31:29     29s] tweakage running in 4 threads.
[04/01 18:31:29     29s] Placement tweakage begins.
[04/01 18:31:29     29s] wire length = 6.956e+02
[04/01 18:31:29     29s] wire length = 6.677e+02
[04/01 18:31:29     29s] Placement tweakage ends.
[04/01 18:31:29     29s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:29     29s] 
[04/01 18:31:29     29s] Running Spiral MT with 4 threads  fetchWidth=64 
[04/01 18:31:29     29s] Move report: legalization moves 22 insts, mean move: 2.36 um, max move: 5.47 um spiral
[04/01 18:31:29     29s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:31:29     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1540.6MB) @(0:00:29.9 - 0:00:29.9).
[04/01 18:31:29     29s] Move report: Detail placement moves 22 insts, mean move: 2.36 um, max move: 5.47 um 
[04/01 18:31:29     29s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:31:29     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1540.6MB
[04/01 18:31:29     29s] Statistics of distance of Instance movement in refine placement:
[04/01 18:31:29     29s]   maximum (X+Y) =         5.47 um
[04/01 18:31:29     29s]   inst (g374) with max move: (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:31:29     29s]   mean    (X+Y) =         2.36 um
[04/01 18:31:29     29s] Summary Report:
[04/01 18:31:29     29s] Instances move: 22 (out of 22 movable)
[04/01 18:31:29     29s] Instances flipped: 0
[04/01 18:31:29     29s] Mean displacement: 2.36 um
[04/01 18:31:29     29s] Max displacement: 5.47 um (Instance: g374) (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:31:29     29s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: aor311d1
[04/01 18:31:29     29s] Total instances moved : 22
[04/01 18:31:29     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.015, MEM:1540.6M
[04/01 18:31:29     29s] Total net bbox length = 7.836e+03 (3.907e+03 3.929e+03) (ext = 7.244e+03)
[04/01 18:31:29     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1540.6MB
[04/01 18:31:29     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1540.6MB) @(0:00:29.9 - 0:00:29.9).
[04/01 18:31:29     29s] *** Finished refinePlace (0:00:29.9 mem=1540.6M) ***
[04/01 18:31:29     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12590.2
[04/01 18:31:29     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.018, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1540.6M
[04/01 18:31:29     29s] All LLGs are deleted
[04/01 18:31:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1540.6M
[04/01 18:31:29     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1531.6M
[04/01 18:31:29     29s] *** End of Placement (cpu=0:00:00.8, real=0:00:02.0, mem=1531.6M) ***
[04/01 18:31:29     29s] z: 2, totalTracks: 1
[04/01 18:31:29     29s] z: 4, totalTracks: 1
[04/01 18:31:29     29s] #spOpts: mergeVia=F 
[04/01 18:31:29     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1531.6M
[04/01 18:31:29     29s] Core basic site is CoreSite
[04/01 18:31:29     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1531.6M
[04/01 18:31:29     29s] Fast DP-INIT is on for default
[04/01 18:31:29     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:29     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1531.6M
[04/01 18:31:29     29s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:31:29     29s] Density distribution unevenness ratio = 99.679%
[04/01 18:31:29     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1531.6M
[04/01 18:31:29     29s] All LLGs are deleted
[04/01 18:31:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1531.6M
[04/01 18:31:29     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1531.6M
[04/01 18:31:29     29s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:31:29     29s] Set Using Default Delay Limit as 101.
[04/01 18:31:29     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:31:29     29s] Set Default Net Delay as 0 ps.
[04/01 18:31:29     29s] Set Default Net Load as 0 pF. 
[04/01 18:31:29     29s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:31:29     29s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:31:29     29s] #################################################################################
[04/01 18:31:29     29s] # Design Stage: PreRoute
[04/01 18:31:29     29s] # Design Name: lock
[04/01 18:31:29     29s] # Design Mode: 90nm
[04/01 18:31:29     29s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:31:29     29s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:31:29     29s] # Signoff Settings: SI Off 
[04/01 18:31:29     29s] #################################################################################
[04/01 18:31:29     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1545.9M, InitMEM = 1545.9M)
[04/01 18:31:29     29s] Calculate delays in BcWc mode...
[04/01 18:31:29     29s] Start delay calculation (fullDC) (4 T). (MEM=1545.91)
[04/01 18:31:29     29s] End AAE Lib Interpolated Model. (MEM=1557.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:29     30s] Total number of fetched objects 28
[04/01 18:31:29     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:29     30s] End delay calculation. (MEM=1697.12 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:29     30s] End delay calculation (fullDC). (MEM=1697.12 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:29     30s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1697.1M) ***
[04/01 18:31:29     30s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:31:29     30s] Set Using Default Delay Limit as 1000.
[04/01 18:31:29     30s] Set Default Net Delay as 1000 ps.
[04/01 18:31:29     30s] Set Default Net Load as 0.5 pF. 
[04/01 18:31:29     30s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:31:29     30s] 
[04/01 18:31:29     30s] Starting congRepair ...
[04/01 18:31:29     30s] User Input Parameters:
[04/01 18:31:29     30s] - Congestion Driven    : On
[04/01 18:31:29     30s] - Timing Driven        : Off
[04/01 18:31:29     30s] - Area-Violation Based : On
[04/01 18:31:29     30s] - Start Rollback Level : -5
[04/01 18:31:29     30s] - Legalized            : On
[04/01 18:31:29     30s] - Window Based         : Off
[04/01 18:31:29     30s] - eDen incr mode       : Off
[04/01 18:31:29     30s] - Small incr mode      : Off
[04/01 18:31:29     30s] 
[04/01 18:31:29     30s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:31:29     30s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:31:29     30s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1687.6M
[04/01 18:31:29     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:29     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:29     30s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1687.6M
[04/01 18:31:29     30s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1687.6M
[04/01 18:31:29     30s] Starting Early Global Route congestion estimation: mem = 1687.6M
[04/01 18:31:29     30s] (I)       Started Import and model ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Create place DB ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Import place data ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read instances and placement ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read nets ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Create route DB ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       == Non-default Options ==
[04/01 18:31:29     30s] (I)       Maximum routing layer                              : 4
[04/01 18:31:29     30s] (I)       Minimum routing layer                              : 1
[04/01 18:31:29     30s] (I)       Number of threads                                  : 4
[04/01 18:31:29     30s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:31:29     30s] (I)       Method to set GCell size                           : row
[04/01 18:31:29     30s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:29     30s] (I)       Started Import route data (4T) ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Use row-based GCell size
[04/01 18:31:29     30s] (I)       Use row-based GCell align
[04/01 18:31:29     30s] (I)       GCell unit size   : 5600
[04/01 18:31:29     30s] (I)       GCell multiplier  : 1
[04/01 18:31:29     30s] (I)       GCell row height  : 5600
[04/01 18:31:29     30s] (I)       Actual row height : 5600
[04/01 18:31:29     30s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:29     30s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:29     30s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:29     30s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:29     30s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:29     30s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:29     30s] (I)       ============== Default via ===============
[04/01 18:31:29     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:29     30s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:29     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:29     30s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:29     30s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:29     30s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:29     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:29     30s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read routing blockages ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read instance blockages ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read PG blockages ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:29     30s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read boundary cut boxes ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:29     30s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:29     30s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:29     30s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:29     30s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:29     30s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read blackboxes ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:29     30s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read prerouted ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:29     30s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read unlegalized nets ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read nets ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:29     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Set up via pillars ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:29     30s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Model blockages into capacity
[04/01 18:31:29     30s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:29     30s] (I)       Started Initialize 3D capacity ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:29     30s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:29     30s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:29     30s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:29     30s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       -- layer congestion ratio --
[04/01 18:31:29     30s] (I)       Layer 1 : 0.100000
[04/01 18:31:29     30s] (I)       Layer 2 : 0.700000
[04/01 18:31:29     30s] (I)       Layer 3 : 0.700000
[04/01 18:31:29     30s] (I)       Layer 4 : 0.700000
[04/01 18:31:29     30s] (I)       ----------------------------
[04/01 18:31:29     30s] (I)       Number of ignored nets                =      0
[04/01 18:31:29     30s] (I)       Number of connected nets              =      0
[04/01 18:31:29     30s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:29     30s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:29     30s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:29     30s] (I)       Finished Import route data (4T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Read aux data ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Others data preparation ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:29     30s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Create route kernel ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Ndr track 0 does not exist
[04/01 18:31:29     30s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:29     30s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:29     30s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:29     30s] (I)       Site width          :   560  (dbu)
[04/01 18:31:29     30s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:29     30s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:29     30s] (I)       GCell width         :  5600  (dbu)
[04/01 18:31:29     30s] (I)       GCell height        :  5600  (dbu)
[04/01 18:31:29     30s] (I)       Grid                :   222   222     4
[04/01 18:31:29     30s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:29     30s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:31:29     30s] (I)       Horizontal capacity :  5600     0  5600     0
[04/01 18:31:29     30s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:29     30s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:29     30s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:29     30s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:29     30s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:29     30s] (I)       Num tracks per GCell: 10.00 10.00 10.00  5.00
[04/01 18:31:29     30s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:29     30s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:29     30s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:29     30s] (I)       --------------------------------------------------------
[04/01 18:31:29     30s] 
[04/01 18:31:29     30s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:29     30s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:29     30s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:29     30s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:29     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:29     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:29     30s] [NR-eGR] ========================================
[04/01 18:31:29     30s] [NR-eGR] 
[04/01 18:31:29     30s] (I)       blocked tracks on layer1 : = 108762 / 491286 (22.14%)
[04/01 18:31:29     30s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:31:29     30s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:31:29     30s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:31:29     30s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Reset routing kernel
[04/01 18:31:29     30s] (I)       Started Global Routing ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Initialization ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       totalPins=81  totalGlobalPin=79 (97.53%)
[04/01 18:31:29     30s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Net group 1 ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Started Generate topology (4T) ( Curr Mem: 1687.60 MB )
[04/01 18:31:29     30s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       total 2D Cap : 1460388 = (788704 H, 671684 V)
[04/01 18:31:29     30s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [1, 4]
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] (I)       ============  Phase 1a Route ============
[04/01 18:31:29     30s] (I)       Started Phase 1a ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Started Pattern routing (4T) ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:29     30s] (I)       Started Add via demand to 2D ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] (I)       ============  Phase 1b Route ============
[04/01 18:31:29     30s] (I)       Started Phase 1b ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:29     30s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:31:29     30s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:31:29     30s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:31:29     30s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] (I)       ============  Phase 1c Route ============
[04/01 18:31:29     30s] (I)       Started Phase 1c ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:29     30s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] (I)       ============  Phase 1d Route ============
[04/01 18:31:29     30s] (I)       Started Phase 1d ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:29     30s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] (I)       ============  Phase 1e Route ============
[04/01 18:31:29     30s] (I)       Started Phase 1e ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Started Route legalization ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:29     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:31:29     30s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] (I)       ============  Phase 1l Route ============
[04/01 18:31:29     30s] (I)       Started Phase 1l ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Started Layer assignment (4T) ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Current Layer assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Layer assignment (4T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Started Clean cong LA ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:31:29     30s] (I)       Layer  1:     380717         2         1         290      490330    ( 0.06%) 
[04/01 18:31:29     30s] (I)       Layer  2:     445996        75         0       29040      461580    ( 5.92%) 
[04/01 18:31:29     30s] (I)       Layer  3:     406307        43         0       30630      459990    ( 6.24%) 
[04/01 18:31:29     30s] (I)       Layer  4:     223997         0         0       17485      227825    ( 7.13%) 
[04/01 18:31:29     30s] (I)       Total:       1457017       120         1       77445     1639725    ( 4.51%) 
[04/01 18:31:29     30s] (I)       
[04/01 18:31:29     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:31:29     30s] [NR-eGR]                        OverCon            
[04/01 18:31:29     30s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:31:29     30s] [NR-eGR]       Layer                (1)    OverCon 
[04/01 18:31:29     30s] [NR-eGR] ----------------------------------------------
[04/01 18:31:29     30s] [NR-eGR]      M1  (1)         1( 0.00%)   ( 0.00%) 
[04/01 18:31:29     30s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:29     30s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:29     30s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:29     30s] [NR-eGR] ----------------------------------------------
[04/01 18:31:29     30s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[04/01 18:31:29     30s] [NR-eGR] 
[04/01 18:31:29     30s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Started Export 3D cong map ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       total 2D Cap : 1465167 = (792513 H, 672654 V)
[04/01 18:31:29     30s] (I)       Started Export 2D cong map ( Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:29     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:31:29     30s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1719.62 MB )
[04/01 18:31:29     30s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1719.6M
[04/01 18:31:29     30s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.052, MEM:1719.6M
[04/01 18:31:29     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:1719.6M
[04/01 18:31:29     30s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:29     30s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:31:29     30s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:29     30s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:31:29     30s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:29     30s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:31:29     30s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:31:29     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1719.6M
[04/01 18:31:29     30s] Skipped repairing congestion.
[04/01 18:31:29     30s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1719.6M
[04/01 18:31:29     30s] Starting Early Global Route wiring: mem = 1719.6M
[04/01 18:31:29     30s] (I)       Started Free existing wires ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       ============= Track Assignment ============
[04/01 18:31:29     30s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Started Track Assignment (4T) ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:31:29     30s] (I)       Current Track Assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Run Multi-thread track assignment
[04/01 18:31:29     30s] (I)       Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Started Export ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] Started Export DB wires ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] Started Export all nets (4T) ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:29     30s] [NR-eGR]     M1  (1H) length: 1.019200e+02um, number of vias: 91
[04/01 18:31:29     30s] [NR-eGR]     M2  (2V) length: 3.388000e+02um, number of vias: 47
[04/01 18:31:29     30s] [NR-eGR]     M3  (3H) length: 2.038400e+02um, number of vias: 0
[04/01 18:31:29     30s] [NR-eGR]  TOP_M  (4V) length: 0.000000e+00um, number of vias: 0
[04/01 18:31:29     30s] [NR-eGR] Total length: 6.445600e+02um, number of vias: 138
[04/01 18:31:29     30s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:29     30s] [NR-eGR] Total eGR-routed clock nets wire length: 2.072000e+01um 
[04/01 18:31:29     30s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:29     30s] (I)       Started Update net boxes ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Started Update timing ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Started Postprocess design ( Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.61 MB )
[04/01 18:31:29     30s] Early Global Route wiring runtime: 0.01 seconds, mem = 1719.6M
[04/01 18:31:29     30s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.008, MEM:1719.6M
[04/01 18:31:29     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:29     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:29     30s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:31:29     30s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:31:29     30s] *** Finishing placeDesign default flow ***
[04/01 18:31:29     30s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1542.6M **
[04/01 18:31:29     30s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:31:29     30s] 
[04/01 18:31:29     30s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:31:29     30s] Severity  ID               Count  Summary                                  
[04/01 18:31:29     30s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/01 18:31:29     30s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/01 18:31:29     30s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/01 18:31:29     30s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[04/01 18:31:29     30s] *** Message Summary: 20 warning(s), 0 error(s)
[04/01 18:31:29     30s] 
[04/01 18:31:29     30s] <CMD> setPlaceMode -fp false
[04/01 18:31:29     30s] <CMD> place_design
[04/01 18:31:29     30s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:31:29     30s] ### Time Record (colorize_geometry) is installed.
[04/01 18:31:29     30s] #Start colorize_geometry on Tue Apr  1 18:31:29 2025
[04/01 18:31:29     30s] #
[04/01 18:31:29     30s] ### Time Record (Pre Callback) is installed.
[04/01 18:31:29     30s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:31:29     30s] ### Time Record (DB Import) is installed.
[04/01 18:31:30     30s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:31:30     30s] ### import design signature (48): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:30     30s] ### Time Record (DB Import) is uninstalled.
[04/01 18:31:30     30s] ### Time Record (DB Export) is installed.
[04/01 18:31:30     30s] ### export design design signature (49): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:31:30     30s] ### Time Record (DB Export) is uninstalled.
[04/01 18:31:30     30s] ### Time Record (Post Callback) is installed.
[04/01 18:31:30     30s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:31:30     30s] #
[04/01 18:31:30     30s] #colorize_geometry statistics:
[04/01 18:31:30     30s] #Cpu time = 00:00:00
[04/01 18:31:30     30s] #Elapsed time = 00:00:00
[04/01 18:31:30     30s] #Increased memory = -1.45 (MB)
[04/01 18:31:30     30s] #Total memory = 1167.15 (MB)
[04/01 18:31:30     30s] #Peak memory = 1198.18 (MB)
[04/01 18:31:30     30s] #Number of warnings = 1
[04/01 18:31:30     30s] #Total number of warnings = 38
[04/01 18:31:30     30s] #Number of fails = 0
[04/01 18:31:30     30s] #Total number of fails = 0
[04/01 18:31:30     30s] #Complete colorize_geometry on Tue Apr  1 18:31:30 2025
[04/01 18:31:30     30s] #
[04/01 18:31:30     30s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:31:30     30s] ### 
[04/01 18:31:30     30s] ###   Scalability Statistics
[04/01 18:31:30     30s] ### 
[04/01 18:31:30     30s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:30     30s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:31:30     30s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:30     30s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:30     30s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:30     30s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:30     30s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:31:30     30s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/01 18:31:30     30s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:31:30     30s] ### 
[04/01 18:31:30     30s] *** Starting placeDesign default flow ***
[04/01 18:31:30     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.3 mem=1542.7M
[04/01 18:31:30     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.3 mem=1542.7M
[04/01 18:31:30     30s] *** Start deleteBufferTree ***
[04/01 18:31:30     30s] Info: Detect buffers to remove automatically.
[04/01 18:31:30     30s] Analyzing netlist ...
[04/01 18:31:30     30s] Updating netlist
[04/01 18:31:30     30s] 
[04/01 18:31:30     30s] *summary: 0 instances (buffers/inverters) removed
[04/01 18:31:30     30s] *** Finish deleteBufferTree (0:00:00.0) ***
[04/01 18:31:30     30s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:31:30     30s] Set Using Default Delay Limit as 101.
[04/01 18:31:30     30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:31:30     30s] Set Default Net Delay as 0 ps.
[04/01 18:31:30     30s] Set Default Net Load as 0 pF. 
[04/01 18:31:30     30s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:31:30     30s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:31:30     30s] #################################################################################
[04/01 18:31:30     30s] # Design Stage: PreRoute
[04/01 18:31:30     30s] # Design Name: lock
[04/01 18:31:30     30s] # Design Mode: 90nm
[04/01 18:31:30     30s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:31:30     30s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:31:30     30s] # Signoff Settings: SI Off 
[04/01 18:31:30     30s] #################################################################################
[04/01 18:31:30     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1557.3M, InitMEM = 1557.3M)
[04/01 18:31:30     30s] Calculate delays in BcWc mode...
[04/01 18:31:30     30s] Start delay calculation (fullDC) (4 T). (MEM=1557.3)
[04/01 18:31:30     30s] LayerId::1 widthSet size::4
[04/01 18:31:30     30s] LayerId::2 widthSet size::4
[04/01 18:31:30     30s] LayerId::3 widthSet size::4
[04/01 18:31:30     30s] LayerId::4 widthSet size::3
[04/01 18:31:30     30s] Updating RC grid for preRoute extraction ...
[04/01 18:31:30     30s] eee: pegSigSF::1.070000
[04/01 18:31:30     30s] Initializing multi-corner resistance tables ...
[04/01 18:31:30     30s] eee: l::1 avDens::0.090982 usedTrk::3602.885721 availTrk::39600.000000 sigTrk::3602.885721
[04/01 18:31:30     30s] eee: l::2 avDens::0.005789 usedTrk::108.257140 availTrk::18700.000000 sigTrk::108.257140
[04/01 18:31:30     30s] eee: l::3 avDens::0.014739 usedTrk::593.974998 availTrk::40300.000000 sigTrk::593.974998
[04/01 18:31:30     30s] eee: l::4 avDens::0.021559 usedTrk::151.991786 availTrk::7050.000000 sigTrk::151.991786
[04/01 18:31:30     30s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:31:30     30s] End AAE Lib Interpolated Model. (MEM=1568.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:30     30s] Total number of fetched objects 28
[04/01 18:31:30     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:30     30s] End delay calculation. (MEM=1692.45 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:30     30s] End delay calculation (fullDC). (MEM=1692.45 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:30     30s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1692.5M) ***
[04/01 18:31:30     30s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:31:30     30s] Set Using Default Delay Limit as 1000.
[04/01 18:31:30     30s] Set Default Net Delay as 1000 ps.
[04/01 18:31:30     30s] Set Default Net Load as 0.5 pF. 
[04/01 18:31:30     30s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:31:30     30s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:31:30     30s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:31:30     30s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1682.9M
[04/01 18:31:30     30s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:31:30     30s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1682.9M
[04/01 18:31:30     30s] INFO: #ExclusiveGroups=0
[04/01 18:31:30     30s] INFO: There are no Exclusive Groups.
[04/01 18:31:30     30s] *** Starting "NanoPlace(TM) placement v#9 (mem=1682.9M)" ...
[04/01 18:31:30     30s] No user-set net weight.
[04/01 18:31:30     30s] Net fanout histogram:
[04/01 18:31:30     30s] 2		: 12 (42.9%) nets
[04/01 18:31:30     30s] 3		: 4 (14.3%) nets
[04/01 18:31:30     30s] 4     -	14	: 12 (42.9%) nets
[04/01 18:31:30     30s] 15    -	39	: 0 (0.0%) nets
[04/01 18:31:30     30s] 40    -	79	: 0 (0.0%) nets
[04/01 18:31:30     30s] 80    -	159	: 0 (0.0%) nets
[04/01 18:31:30     30s] 160   -	319	: 0 (0.0%) nets
[04/01 18:31:30     30s] 320   -	639	: 0 (0.0%) nets
[04/01 18:31:30     30s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:31:30     30s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:31:30     30s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:31:30     30s] 5120+		: 0 (0.0%) nets
[04/01 18:31:30     30s] no activity file in design. spp won't run.
[04/01 18:31:30     30s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:31:30     30s] z: 2, totalTracks: 1
[04/01 18:31:30     30s] z: 4, totalTracks: 1
[04/01 18:31:30     30s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:31:30     30s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:31:30     30s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:31:30     30s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:31:30     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1682.9M
[04/01 18:31:30     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1682.9M
[04/01 18:31:30     30s] Core basic site is CoreSite
[04/01 18:31:30     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1682.9M
[04/01 18:31:30     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1714.9M
[04/01 18:31:30     30s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:31:30     30s] SiteArray: use 1,261,568 bytes
[04/01 18:31:30     30s] SiteArray: current memory after site array memory allocation 1714.9M
[04/01 18:31:30     30s] SiteArray: FP blocked sites are writable
[04/01 18:31:30     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:30     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1714.9M
[04/01 18:31:30     30s] Process 1599 wires and vias for routing blockage analysis
[04/01 18:31:30     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1714.9M
[04/01 18:31:30     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1714.9M
[04/01 18:31:30     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.045, MEM:1714.9M
[04/01 18:31:30     30s] OPERPROF: Starting pre-place ADS at level 1, MEM:1714.9M
[04/01 18:31:30     30s] Skip ADS for small design.
[04/01 18:31:30     30s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.005, MEM:1714.9M
[04/01 18:31:30     30s] Average module density = 0.001.
[04/01 18:31:30     30s] Density for the design = 0.001.
[04/01 18:31:30     30s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:31:30     30s] Pin Density = 0.0002924.
[04/01 18:31:30     30s]             = total # of pins 91 / total area 311168.
[04/01 18:31:30     30s] OPERPROF: Starting spMPad at level 1, MEM:1550.9M
[04/01 18:31:30     30s] OPERPROF:   Starting spContextMPad at level 2, MEM:1550.9M
[04/01 18:31:30     30s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1550.9M
[04/01 18:31:30     30s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1550.9M
[04/01 18:31:30     30s] Initial padding reaches pin density 0.466 for top
[04/01 18:31:30     30s] InitPadU 0.001 -> 0.001 for top
[04/01 18:31:30     30s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[04/01 18:31:30     30s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1550.9M
[04/01 18:31:30     30s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.003, MEM:1550.9M
[04/01 18:31:30     30s] === lastAutoLevel = 9 
[04/01 18:31:30     30s] OPERPROF: Starting spInitNetWt at level 1, MEM:1550.9M
[04/01 18:31:30     30s] no activity file in design. spp won't run.
[04/01 18:31:30     30s] [spp] 0
[04/01 18:31:30     30s] [adp] 0:1:1:3
[04/01 18:31:30     30s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1550.9M
[04/01 18:31:30     30s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1550.9M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1550.9M
[04/01 18:31:30     30s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:30     30s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1554.9M
[04/01 18:31:30     30s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:30     30s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1554.9M
[04/01 18:31:30     30s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:31:30     30s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.4M
[04/01 18:31:30     30s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:31:30     30s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.4M
[04/01 18:31:30     30s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:31:30     30s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.046, MEM:1556.4M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.047, MEM:1556.4M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1556.4M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1588.4M
[04/01 18:31:30     30s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:31:30     30s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1588.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.040, MEM:1588.4M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.042, MEM:1588.4M
[04/01 18:31:30     30s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1588.4M
[04/01 18:31:30     30s] Starting Early Global Route rough congestion estimation: mem = 1588.4M
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:30     30s] (I)       Started Import and model ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Create place DB ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Import place data ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read instances and placement ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read nets ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Create route DB ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       == Non-default Options ==
[04/01 18:31:30     30s] (I)       Print mode                                         : 2
[04/01 18:31:30     30s] (I)       Stop if highly congested                           : false
[04/01 18:31:30     30s] (I)       Maximum routing layer                              : 4
[04/01 18:31:30     30s] (I)       Minimum routing layer                              : 1
[04/01 18:31:30     30s] (I)       Assign partition pins                              : false
[04/01 18:31:30     30s] (I)       Support large GCell                                : true
[04/01 18:31:30     30s] (I)       Number of threads                                  : 4
[04/01 18:31:30     30s] (I)       Number of rows per GCell                           : 12
[04/01 18:31:30     30s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:30     30s] (I)       Method to set GCell size                           : row
[04/01 18:31:30     30s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:30     30s] (I)       Started Import route data (4T) ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Use row-based GCell size
[04/01 18:31:30     30s] (I)       Use row-based GCell align
[04/01 18:31:30     30s] (I)       GCell unit size   : 5600
[04/01 18:31:30     30s] (I)       GCell multiplier  : 12
[04/01 18:31:30     30s] (I)       GCell row height  : 5600
[04/01 18:31:30     30s] (I)       Actual row height : 5600
[04/01 18:31:30     30s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:30     30s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:30     30s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:30     30s] (I)       ============== Default via ===============
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:30     30s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:30     30s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read routing blockages ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read instance blockages ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read PG blockages ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:30     30s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read boundary cut boxes ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:30     30s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:30     30s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:30     30s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:30     30s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:30     30s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read blackboxes ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:30     30s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read prerouted ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:30     30s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read unlegalized nets ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read nets ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:30     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Set up via pillars ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:30     30s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Model blockages into capacity
[04/01 18:31:30     30s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:30     30s] (I)       Started Initialize 3D capacity ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:30     30s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       -- layer congestion ratio --
[04/01 18:31:30     30s] (I)       Layer 1 : 0.100000
[04/01 18:31:30     30s] (I)       Layer 2 : 0.700000
[04/01 18:31:30     30s] (I)       Layer 3 : 0.700000
[04/01 18:31:30     30s] (I)       Layer 4 : 0.700000
[04/01 18:31:30     30s] (I)       ----------------------------
[04/01 18:31:30     30s] (I)       Number of ignored nets                =      0
[04/01 18:31:30     30s] (I)       Number of connected nets              =      0
[04/01 18:31:30     30s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:30     30s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:30     30s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Read aux data ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Others data preparation ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:30     30s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Create route kernel ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Ndr track 0 does not exist
[04/01 18:31:30     30s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:30     30s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:30     30s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:30     30s] (I)       Site width          :   560  (dbu)
[04/01 18:31:30     30s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:30     30s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:30     30s] (I)       GCell width         : 67200  (dbu)
[04/01 18:31:30     30s] (I)       GCell height        : 67200  (dbu)
[04/01 18:31:30     30s] (I)       Grid                :    19    19     4
[04/01 18:31:30     30s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:30     30s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:31:30     30s] (I)       Horizontal capacity : 67200     0 67200     0
[04/01 18:31:30     30s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:30     30s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:30     30s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:30     30s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:30     30s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:30     30s] (I)       Num tracks per GCell: 120.00 120.00 120.00 60.00
[04/01 18:31:30     30s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:30     30s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:30     30s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:30     30s] (I)       --------------------------------------------------------
[04/01 18:31:30     30s] 
[04/01 18:31:30     30s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:30     30s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:30     30s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:30     30s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:30     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:30     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:30     30s] [NR-eGR] ========================================
[04/01 18:31:30     30s] [NR-eGR] 
[04/01 18:31:30     30s] (I)       blocked tracks on layer1 : = 9550 / 42047 (22.71%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:31:30     30s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Reset routing kernel
[04/01 18:31:30     30s] (I)       Started Initialization ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:31:30     30s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:31:30     30s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Started Generate topology (4T) ( Curr Mem: 1588.37 MB )
[04/01 18:31:30     30s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       total 2D Cap : 116979 = (67391 H, 49588 V)
[04/01 18:31:30     30s] (I)       Started Export 2D cong map ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:30     30s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:30     30s] Finished Early Global Route rough congestion estimation: mem = 1620.4M
[04/01 18:31:30     30s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.000, REAL:0.012, MEM:1620.4M
[04/01 18:31:30     30s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:31:30     30s] OPERPROF: Starting CDPad at level 1, MEM:1620.4M
[04/01 18:31:30     30s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:31:30     30s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.008, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.035, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.038, MEM:1620.4M
[04/01 18:31:30     30s] Global placement CDP skipped at cutLevel 7.
[04/01 18:31:30     30s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:31:30     30s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:31:30     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1620.4M
[04/01 18:31:30     30s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:31:30     30s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1620.4M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.047, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.050, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1620.4M
[04/01 18:31:30     30s] Starting Early Global Route rough congestion estimation: mem = 1620.4M
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:30     30s] (I)       Started Import and model ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Create place DB ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Import place data ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read instances and placement ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read nets ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Create route DB ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       == Non-default Options ==
[04/01 18:31:30     30s] (I)       Print mode                                         : 2
[04/01 18:31:30     30s] (I)       Stop if highly congested                           : false
[04/01 18:31:30     30s] (I)       Maximum routing layer                              : 4
[04/01 18:31:30     30s] (I)       Minimum routing layer                              : 1
[04/01 18:31:30     30s] (I)       Assign partition pins                              : false
[04/01 18:31:30     30s] (I)       Support large GCell                                : true
[04/01 18:31:30     30s] (I)       Number of threads                                  : 4
[04/01 18:31:30     30s] (I)       Number of rows per GCell                           : 6
[04/01 18:31:30     30s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:30     30s] (I)       Method to set GCell size                           : row
[04/01 18:31:30     30s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:30     30s] (I)       Started Import route data (4T) ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Use row-based GCell size
[04/01 18:31:30     30s] (I)       Use row-based GCell align
[04/01 18:31:30     30s] (I)       GCell unit size   : 5600
[04/01 18:31:30     30s] (I)       GCell multiplier  : 6
[04/01 18:31:30     30s] (I)       GCell row height  : 5600
[04/01 18:31:30     30s] (I)       Actual row height : 5600
[04/01 18:31:30     30s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:30     30s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:30     30s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:30     30s] (I)       ============== Default via ===============
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:30     30s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:30     30s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read routing blockages ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read instance blockages ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read PG blockages ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:30     30s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read boundary cut boxes ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:30     30s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:30     30s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:30     30s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:30     30s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:30     30s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read blackboxes ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:30     30s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read prerouted ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:30     30s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read unlegalized nets ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read nets ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:30     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Set up via pillars ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:30     30s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Model blockages into capacity
[04/01 18:31:30     30s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:30     30s] (I)       Started Initialize 3D capacity ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:30     30s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       -- layer congestion ratio --
[04/01 18:31:30     30s] (I)       Layer 1 : 0.100000
[04/01 18:31:30     30s] (I)       Layer 2 : 0.700000
[04/01 18:31:30     30s] (I)       Layer 3 : 0.700000
[04/01 18:31:30     30s] (I)       Layer 4 : 0.700000
[04/01 18:31:30     30s] (I)       ----------------------------
[04/01 18:31:30     30s] (I)       Number of ignored nets                =      0
[04/01 18:31:30     30s] (I)       Number of connected nets              =      0
[04/01 18:31:30     30s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:30     30s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:30     30s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Read aux data ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Others data preparation ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:30     30s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Create route kernel ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Ndr track 0 does not exist
[04/01 18:31:30     30s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:30     30s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:30     30s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:30     30s] (I)       Site width          :   560  (dbu)
[04/01 18:31:30     30s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:30     30s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:30     30s] (I)       GCell width         : 33600  (dbu)
[04/01 18:31:30     30s] (I)       GCell height        : 33600  (dbu)
[04/01 18:31:30     30s] (I)       Grid                :    37    37     4
[04/01 18:31:30     30s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:30     30s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:31:30     30s] (I)       Horizontal capacity : 33600     0 33600     0
[04/01 18:31:30     30s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:30     30s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:30     30s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:30     30s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:30     30s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:30     30s] (I)       Num tracks per GCell: 60.00 60.00 60.00 30.00
[04/01 18:31:30     30s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:30     30s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:30     30s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:30     30s] (I)       --------------------------------------------------------
[04/01 18:31:30     30s] 
[04/01 18:31:30     30s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:30     30s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:30     30s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:30     30s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:30     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:30     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:30     30s] [NR-eGR] ========================================
[04/01 18:31:30     30s] [NR-eGR] 
[04/01 18:31:30     30s] (I)       blocked tracks on layer1 : = 18542 / 81881 (22.65%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:31:30     30s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Reset routing kernel
[04/01 18:31:30     30s] (I)       Started Initialization ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:31:30     30s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:31:30     30s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Started Generate topology (4T) ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] (I)       total 2D Cap : 233647 = (131582 H, 102065 V)
[04/01 18:31:30     30s] (I)       Started Export 2D cong map ( Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:30     30s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.38 MB )
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:30     30s] Finished Early Global Route rough congestion estimation: mem = 1620.4M
[04/01 18:31:30     30s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.013, MEM:1620.4M
[04/01 18:31:30     30s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:31:30     30s] OPERPROF: Starting CDPad at level 1, MEM:1620.4M
[04/01 18:31:30     30s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:31:30     30s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.008, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.036, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1620.4M
[04/01 18:31:30     30s] Global placement CDP skipped at cutLevel 9.
[04/01 18:31:30     30s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:31:30     30s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:31:30     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1620.4M
[04/01 18:31:30     30s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:31:30     30s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1620.4M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1620.4M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1652.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.043, MEM:1653.4M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.045, MEM:1621.4M
[04/01 18:31:30     30s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1621.4M
[04/01 18:31:30     30s] Starting Early Global Route rough congestion estimation: mem = 1621.4M
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:30     30s] (I)       Started Import and model ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Create place DB ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Import place data ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read instances and placement ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read nets ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Create route DB ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       == Non-default Options ==
[04/01 18:31:30     30s] (I)       Print mode                                         : 2
[04/01 18:31:30     30s] (I)       Stop if highly congested                           : false
[04/01 18:31:30     30s] (I)       Maximum routing layer                              : 4
[04/01 18:31:30     30s] (I)       Minimum routing layer                              : 1
[04/01 18:31:30     30s] (I)       Assign partition pins                              : false
[04/01 18:31:30     30s] (I)       Support large GCell                                : true
[04/01 18:31:30     30s] (I)       Number of threads                                  : 4
[04/01 18:31:30     30s] (I)       Number of rows per GCell                           : 3
[04/01 18:31:30     30s] (I)       Max num rows per GCell                             : 32
[04/01 18:31:30     30s] (I)       Method to set GCell size                           : row
[04/01 18:31:30     30s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:30     30s] (I)       Started Import route data (4T) ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Use row-based GCell size
[04/01 18:31:30     30s] (I)       Use row-based GCell align
[04/01 18:31:30     30s] (I)       GCell unit size   : 5600
[04/01 18:31:30     30s] (I)       GCell multiplier  : 3
[04/01 18:31:30     30s] (I)       GCell row height  : 5600
[04/01 18:31:30     30s] (I)       Actual row height : 5600
[04/01 18:31:30     30s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:30     30s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:30     30s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:30     30s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:30     30s] (I)       ============== Default via ===============
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:30     30s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:30     30s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:30     30s] (I)       +---+------------------+-----------------+
[04/01 18:31:30     30s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read routing blockages ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read instance blockages ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read PG blockages ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:30     30s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read boundary cut boxes ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:30     30s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:30     30s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:30     30s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:30     30s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:30     30s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read blackboxes ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:30     30s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read prerouted ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:30     30s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read unlegalized nets ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read nets ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:30     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Set up via pillars ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:30     30s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Model blockages into capacity
[04/01 18:31:30     30s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:30     30s] (I)       Started Initialize 3D capacity ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:30     30s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:30     30s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       -- layer congestion ratio --
[04/01 18:31:30     30s] (I)       Layer 1 : 0.100000
[04/01 18:31:30     30s] (I)       Layer 2 : 0.700000
[04/01 18:31:30     30s] (I)       Layer 3 : 0.700000
[04/01 18:31:30     30s] (I)       Layer 4 : 0.700000
[04/01 18:31:30     30s] (I)       ----------------------------
[04/01 18:31:30     30s] (I)       Number of ignored nets                =      0
[04/01 18:31:30     30s] (I)       Number of connected nets              =      0
[04/01 18:31:30     30s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:30     30s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:30     30s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:30     30s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Read aux data ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Others data preparation ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:30     30s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Create route kernel ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Ndr track 0 does not exist
[04/01 18:31:30     30s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:30     30s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:30     30s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:30     30s] (I)       Site width          :   560  (dbu)
[04/01 18:31:30     30s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:30     30s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:30     30s] (I)       GCell width         : 16800  (dbu)
[04/01 18:31:30     30s] (I)       GCell height        : 16800  (dbu)
[04/01 18:31:30     30s] (I)       Grid                :    74    74     4
[04/01 18:31:30     30s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:30     30s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:31:30     30s] (I)       Horizontal capacity : 16800     0 16800     0
[04/01 18:31:30     30s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:30     30s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:30     30s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:30     30s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:30     30s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:30     30s] (I)       Num tracks per GCell: 30.00 30.00 30.00 15.00
[04/01 18:31:30     30s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:30     30s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:30     30s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:30     30s] (I)       --------------------------------------------------------
[04/01 18:31:30     30s] 
[04/01 18:31:30     30s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:30     30s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:30     30s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:30     30s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:30     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:30     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:30     30s] [NR-eGR] ========================================
[04/01 18:31:30     30s] [NR-eGR] 
[04/01 18:31:30     30s] (I)       blocked tracks on layer1 : = 36533 / 163762 (22.31%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:31:30     30s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:31:30     30s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Reset routing kernel
[04/01 18:31:30     30s] (I)       Started Initialization ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       numLocalWires=75  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:31:30     30s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:31:30     30s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Generate topology (4T) ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       total 2D Cap : 478828 = (263134 H, 215694 V)
[04/01 18:31:30     30s] (I)       
[04/01 18:31:30     30s] (I)       ============  Phase 1a Route ============
[04/01 18:31:30     30s] (I)       Started Phase 1a ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Pattern routing (4T) ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:31:30     30s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:31:30     30s] (I)       Started Add via demand to 2D ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       
[04/01 18:31:30     30s] (I)       ============  Phase 1b Route ============
[04/01 18:31:30     30s] (I)       Started Phase 1b ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:31:30     30s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:31:30     30s] 
[04/01 18:31:30     30s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] (I)       Started Export 2D cong map ( Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:30     30s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.38 MB )
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:30     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:30     30s] Finished Early Global Route rough congestion estimation: mem = 1621.4M
[04/01 18:31:30     30s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.016, MEM:1621.4M
[04/01 18:31:30     30s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:31:30     30s] OPERPROF: Starting CDPad at level 1, MEM:1621.4M
[04/01 18:31:30     30s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:31:30     30s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.012, MEM:1621.4M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1621.4M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1653.4M
[04/01 18:31:30     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.032, MEM:1654.8M
[04/01 18:31:30     30s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.035, MEM:1622.8M
[04/01 18:31:30     30s] Global placement CDP skipped at cutLevel 11.
[04/01 18:31:30     30s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:31:30     30s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:31:30     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1622.8M
[04/01 18:31:30     30s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:31:30     30s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:31:30     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1622.8M
[04/01 18:31:30     30s] OPERPROF: Starting npMain at level 1, MEM:1622.8M
[04/01 18:31:30     30s] OPERPROF:   Starting npPlace at level 2, MEM:1654.8M
[04/01 18:31:30     31s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1657.2M
[04/01 18:31:30     31s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1660.2M
[04/01 18:31:30     31s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.261, MEM:1660.2M
[04/01 18:31:30     31s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.264, MEM:1628.2M
[04/01 18:31:30     31s] Iteration 13: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:31:30     31s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:31:30     31s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1628.2M
[04/01 18:31:30     31s] [adp] clock
[04/01 18:31:30     31s] [adp] weight, nr nets, wire length
[04/01 18:31:30     31s] [adp]      0        1  1205.457000
[04/01 18:31:30     31s] [adp] data
[04/01 18:31:30     31s] [adp] weight, nr nets, wire length
[04/01 18:31:30     31s] [adp]      0       27  6672.909000
[04/01 18:31:30     31s] [adp] 0.000000|0.000000|0.000000
[04/01 18:31:30     31s] Iteration 14: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:31:30     31s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:31:30     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1628.2M
[04/01 18:31:30     31s] *** cost = 7.878e+03 (3.94e+03 3.94e+03) (cpu for global=0:00:00.7) real=0:00:00.0***
[04/01 18:31:30     31s] Placement multithread real runtime: 0:00:00.0 with 4 threads.
[04/01 18:31:30     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1628.2M
[04/01 18:31:30     31s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:31:30     31s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:00.0
[04/01 18:31:30     31s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:31:30     31s] Type 'man IMPSP-9025' for more detail.
[04/01 18:31:30     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1628.2M
[04/01 18:31:30     31s] z: 2, totalTracks: 1
[04/01 18:31:30     31s] z: 4, totalTracks: 1
[04/01 18:31:30     31s] #spOpts: mergeVia=F 
[04/01 18:31:30     31s] All LLGs are deleted
[04/01 18:31:30     31s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1628.2M
[04/01 18:31:30     31s] Core basic site is CoreSite
[04/01 18:31:30     31s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.001, MEM:1628.2M
[04/01 18:31:30     31s] Fast DP-INIT is on for default
[04/01 18:31:30     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:30     31s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:       Starting CMU at level 4, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1628.2M
[04/01 18:31:30     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1628.2MB).
[04/01 18:31:30     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.024, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.024, MEM:1628.2M
[04/01 18:31:30     31s] TDRefine: refinePlace mode is spiral
[04/01 18:31:30     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12590.3
[04/01 18:31:30     31s] OPERPROF: Starting RefinePlace at level 1, MEM:1628.2M
[04/01 18:31:30     31s] *** Starting refinePlace (0:00:31.2 mem=1628.2M) ***
[04/01 18:31:30     31s] Total net bbox length = 7.878e+03 (3.938e+03 3.940e+03) (ext = 7.268e+03)
[04/01 18:31:30     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:30     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1628.2M
[04/01 18:31:30     31s] Starting refinePlace ...
[04/01 18:31:30     31s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:31:30     31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1628.2MB) @(0:00:31.2 - 0:00:31.2).
[04/01 18:31:30     31s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:30     31s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:31:30     31s] tweakage running in 4 threads.
[04/01 18:31:30     31s] Placement tweakage begins.
[04/01 18:31:30     31s] wire length = 6.956e+02
[04/01 18:31:30     31s] wire length = 6.677e+02
[04/01 18:31:30     31s] Placement tweakage ends.
[04/01 18:31:30     31s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:31:30     31s] 
[04/01 18:31:30     31s] Running Spiral MT with 4 threads  fetchWidth=64 
[04/01 18:31:30     31s] Move report: legalization moves 22 insts, mean move: 2.36 um, max move: 5.47 um spiral
[04/01 18:31:30     31s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:31:30     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1628.2MB) @(0:00:31.3 - 0:00:31.3).
[04/01 18:31:30     31s] Move report: Detail placement moves 22 insts, mean move: 2.36 um, max move: 5.47 um 
[04/01 18:31:30     31s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:31:30     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1628.2MB
[04/01 18:31:30     31s] Statistics of distance of Instance movement in refine placement:
[04/01 18:31:30     31s]   maximum (X+Y) =         5.47 um
[04/01 18:31:30     31s]   inst (g374) with max move: (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:31:30     31s]   mean    (X+Y) =         2.36 um
[04/01 18:31:30     31s] Summary Report:
[04/01 18:31:30     31s] Instances move: 22 (out of 22 movable)
[04/01 18:31:30     31s] Instances flipped: 0
[04/01 18:31:30     31s] Mean displacement: 2.36 um
[04/01 18:31:30     31s] Max displacement: 5.47 um (Instance: g374) (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:31:30     31s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: aor311d1
[04/01 18:31:30     31s] Total instances moved : 22
[04/01 18:31:30     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:1628.2M
[04/01 18:31:30     31s] Total net bbox length = 7.836e+03 (3.907e+03 3.929e+03) (ext = 7.244e+03)
[04/01 18:31:30     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1628.2MB
[04/01 18:31:30     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1628.2MB) @(0:00:31.2 - 0:00:31.3).
[04/01 18:31:30     31s] *** Finished refinePlace (0:00:31.3 mem=1628.2M) ***
[04/01 18:31:30     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12590.3
[04/01 18:31:30     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.016, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1628.2M
[04/01 18:31:30     31s] All LLGs are deleted
[04/01 18:31:30     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1628.2M
[04/01 18:31:30     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1621.2M
[04/01 18:31:30     31s] *** End of Placement (cpu=0:00:00.8, real=0:00:00.0, mem=1621.2M) ***
[04/01 18:31:30     31s] z: 2, totalTracks: 1
[04/01 18:31:30     31s] z: 4, totalTracks: 1
[04/01 18:31:30     31s] #spOpts: mergeVia=F 
[04/01 18:31:30     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1621.2M
[04/01 18:31:30     31s] Core basic site is CoreSite
[04/01 18:31:30     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1621.2M
[04/01 18:31:30     31s] Fast DP-INIT is on for default
[04/01 18:31:30     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:31:30     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1621.2M
[04/01 18:31:30     31s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:31:30     31s] Density distribution unevenness ratio = 99.679%
[04/01 18:31:30     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1621.2M
[04/01 18:31:30     31s] All LLGs are deleted
[04/01 18:31:30     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1621.2M
[04/01 18:31:30     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1621.2M
[04/01 18:31:30     31s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:31:30     31s] Set Using Default Delay Limit as 101.
[04/01 18:31:30     31s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:31:30     31s] Set Default Net Delay as 0 ps.
[04/01 18:31:30     31s] Set Default Net Load as 0 pF. 
[04/01 18:31:30     31s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:31:30     31s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:31:31     31s] #################################################################################
[04/01 18:31:31     31s] # Design Stage: PreRoute
[04/01 18:31:31     31s] # Design Name: lock
[04/01 18:31:31     31s] # Design Mode: 90nm
[04/01 18:31:31     31s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:31:31     31s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:31:31     31s] # Signoff Settings: SI Off 
[04/01 18:31:31     31s] #################################################################################
[04/01 18:31:31     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 1633.3M, InitMEM = 1633.3M)
[04/01 18:31:31     31s] Calculate delays in BcWc mode...
[04/01 18:31:31     31s] Start delay calculation (fullDC) (4 T). (MEM=1633.27)
[04/01 18:31:31     31s] End AAE Lib Interpolated Model. (MEM=1644.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:31     31s] Total number of fetched objects 28
[04/01 18:31:31     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:31:31     31s] End delay calculation. (MEM=1770.48 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:31     31s] End delay calculation (fullDC). (MEM=1770.48 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:31:31     31s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1770.5M) ***
[04/01 18:31:31     31s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:31:31     31s] Set Using Default Delay Limit as 1000.
[04/01 18:31:31     31s] Set Default Net Delay as 1000 ps.
[04/01 18:31:31     31s] Set Default Net Load as 0.5 pF. 
[04/01 18:31:31     31s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:31:31     31s] 
[04/01 18:31:31     31s] Starting congRepair ...
[04/01 18:31:31     31s] User Input Parameters:
[04/01 18:31:31     31s] - Congestion Driven    : On
[04/01 18:31:31     31s] - Timing Driven        : Off
[04/01 18:31:31     31s] - Area-Violation Based : On
[04/01 18:31:31     31s] - Start Rollback Level : -5
[04/01 18:31:31     31s] - Legalized            : On
[04/01 18:31:31     31s] - Window Based         : Off
[04/01 18:31:31     31s] - eDen incr mode       : Off
[04/01 18:31:31     31s] - Small incr mode      : Off
[04/01 18:31:31     31s] 
[04/01 18:31:31     31s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:31:31     31s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:31:31     31s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1761.0M
[04/01 18:31:31     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:31     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:31     31s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:1761.0M
[04/01 18:31:31     31s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1761.0M
[04/01 18:31:31     31s] Starting Early Global Route congestion estimation: mem = 1761.0M
[04/01 18:31:31     31s] (I)       Started Import and model ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Create place DB ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Import place data ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read instances and placement ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read nets ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Create route DB ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       == Non-default Options ==
[04/01 18:31:31     31s] (I)       Maximum routing layer                              : 4
[04/01 18:31:31     31s] (I)       Minimum routing layer                              : 1
[04/01 18:31:31     31s] (I)       Number of threads                                  : 4
[04/01 18:31:31     31s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:31:31     31s] (I)       Method to set GCell size                           : row
[04/01 18:31:31     31s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:31:31     31s] (I)       Started Import route data (4T) ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Use row-based GCell size
[04/01 18:31:31     31s] (I)       Use row-based GCell align
[04/01 18:31:31     31s] (I)       GCell unit size   : 5600
[04/01 18:31:31     31s] (I)       GCell multiplier  : 1
[04/01 18:31:31     31s] (I)       GCell row height  : 5600
[04/01 18:31:31     31s] (I)       Actual row height : 5600
[04/01 18:31:31     31s] (I)       GCell align ref   : 124880 124880
[04/01 18:31:31     31s] [NR-eGR] Track table information for default rule: 
[04/01 18:31:31     31s] [NR-eGR] M1 has single uniform track structure
[04/01 18:31:31     31s] [NR-eGR] M2 has single uniform track structure
[04/01 18:31:31     31s] [NR-eGR] M3 has single uniform track structure
[04/01 18:31:31     31s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:31:31     31s] (I)       ============== Default via ===============
[04/01 18:31:31     31s] (I)       +---+------------------+-----------------+
[04/01 18:31:31     31s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:31:31     31s] (I)       +---+------------------+-----------------+
[04/01 18:31:31     31s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:31:31     31s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:31:31     31s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:31:31     31s] (I)       +---+------------------+-----------------+
[04/01 18:31:31     31s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read routing blockages ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read instance blockages ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read PG blockages ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] [NR-eGR] Read 4382 PG shapes
[04/01 18:31:31     31s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read boundary cut boxes ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:31:31     31s] [NR-eGR] #Instance Blockages : 489
[04/01 18:31:31     31s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:31:31     31s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:31:31     31s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:31:31     31s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read blackboxes ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:31:31     31s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read prerouted ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:31:31     31s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read unlegalized nets ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read nets ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:31:31     31s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Set up via pillars ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       early_global_route_priority property id does not exist.
[04/01 18:31:31     31s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Model blockages into capacity
[04/01 18:31:31     31s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:31:31     31s] (I)       Started Initialize 3D capacity ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:31:31     31s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:31:31     31s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:31:31     31s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:31:31     31s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       -- layer congestion ratio --
[04/01 18:31:31     31s] (I)       Layer 1 : 0.100000
[04/01 18:31:31     31s] (I)       Layer 2 : 0.700000
[04/01 18:31:31     31s] (I)       Layer 3 : 0.700000
[04/01 18:31:31     31s] (I)       Layer 4 : 0.700000
[04/01 18:31:31     31s] (I)       ----------------------------
[04/01 18:31:31     31s] (I)       Number of ignored nets                =      0
[04/01 18:31:31     31s] (I)       Number of connected nets              =      0
[04/01 18:31:31     31s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:31:31     31s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:31:31     31s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:31:31     31s] (I)       Finished Import route data (4T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Read aux data ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Others data preparation ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:31:31     31s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Create route kernel ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Ndr track 0 does not exist
[04/01 18:31:31     31s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:31:31     31s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:31:31     31s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:31:31     31s] (I)       Site width          :   560  (dbu)
[04/01 18:31:31     31s] (I)       Row height          :  5600  (dbu)
[04/01 18:31:31     31s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:31:31     31s] (I)       GCell width         :  5600  (dbu)
[04/01 18:31:31     31s] (I)       GCell height        :  5600  (dbu)
[04/01 18:31:31     31s] (I)       Grid                :   222   222     4
[04/01 18:31:31     31s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:31:31     31s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:31:31     31s] (I)       Horizontal capacity :  5600     0  5600     0
[04/01 18:31:31     31s] (I)       Default wire width  :   230   280   280   440
[04/01 18:31:31     31s] (I)       Default wire space  :   230   280   280   460
[04/01 18:31:31     31s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:31:31     31s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:31:31     31s] (I)       First track coord   :   560   280   560  1400
[04/01 18:31:31     31s] (I)       Num tracks per GCell: 10.00 10.00 10.00  5.00
[04/01 18:31:31     31s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:31:31     31s] (I)       Num of masks        :     1     1     1     1
[04/01 18:31:31     31s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:31:31     31s] (I)       --------------------------------------------------------
[04/01 18:31:31     31s] 
[04/01 18:31:31     31s] [NR-eGR] ============ Routing rule table ============
[04/01 18:31:31     31s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:31:31     31s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:31:31     31s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:31:31     31s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:31     31s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:31:31     31s] [NR-eGR] ========================================
[04/01 18:31:31     31s] [NR-eGR] 
[04/01 18:31:31     31s] (I)       blocked tracks on layer1 : = 108762 / 491286 (22.14%)
[04/01 18:31:31     31s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:31:31     31s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:31:31     31s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:31:31     31s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Reset routing kernel
[04/01 18:31:31     31s] (I)       Started Global Routing ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Initialization ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       totalPins=81  totalGlobalPin=79 (97.53%)
[04/01 18:31:31     31s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Net group 1 ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Started Generate topology (4T) ( Curr Mem: 1760.97 MB )
[04/01 18:31:31     31s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       total 2D Cap : 1460388 = (788704 H, 671684 V)
[04/01 18:31:31     31s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [1, 4]
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] (I)       ============  Phase 1a Route ============
[04/01 18:31:31     31s] (I)       Started Phase 1a ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Pattern routing (4T) ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:31     31s] (I)       Started Add via demand to 2D ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] (I)       ============  Phase 1b Route ============
[04/01 18:31:31     31s] (I)       Started Phase 1b ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:31     31s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:31:31     31s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:31:31     31s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:31:31     31s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] (I)       ============  Phase 1c Route ============
[04/01 18:31:31     31s] (I)       Started Phase 1c ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:31     31s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] (I)       ============  Phase 1d Route ============
[04/01 18:31:31     31s] (I)       Started Phase 1d ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:31     31s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] (I)       ============  Phase 1e Route ============
[04/01 18:31:31     31s] (I)       Started Phase 1e ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Route legalization ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:31:31     31s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:31:31     31s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] (I)       ============  Phase 1l Route ============
[04/01 18:31:31     31s] (I)       Started Phase 1l ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Layer assignment (4T) ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Current Layer assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Layer assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Clean cong LA ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:31:31     31s] (I)       Layer  1:     380717         2         1         290      490330    ( 0.06%) 
[04/01 18:31:31     31s] (I)       Layer  2:     445996        75         0       29040      461580    ( 5.92%) 
[04/01 18:31:31     31s] (I)       Layer  3:     406307        43         0       30630      459990    ( 6.24%) 
[04/01 18:31:31     31s] (I)       Layer  4:     223997         0         0       17485      227825    ( 7.13%) 
[04/01 18:31:31     31s] (I)       Total:       1457017       120         1       77445     1639725    ( 4.51%) 
[04/01 18:31:31     31s] (I)       
[04/01 18:31:31     31s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:31:31     31s] [NR-eGR]                        OverCon            
[04/01 18:31:31     31s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:31:31     31s] [NR-eGR]       Layer                (1)    OverCon 
[04/01 18:31:31     31s] [NR-eGR] ----------------------------------------------
[04/01 18:31:31     31s] [NR-eGR]      M1  (1)         1( 0.00%)   ( 0.00%) 
[04/01 18:31:31     31s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:31     31s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:31     31s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:31:31     31s] [NR-eGR] ----------------------------------------------
[04/01 18:31:31     31s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[04/01 18:31:31     31s] [NR-eGR] 
[04/01 18:31:31     31s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Export 3D cong map ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       total 2D Cap : 1465167 = (792513 H, 672654 V)
[04/01 18:31:31     31s] (I)       Started Export 2D cong map ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:31:31     31s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:31:31     31s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1793.0M
[04/01 18:31:31     31s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.048, MEM:1793.0M
[04/01 18:31:31     31s] OPERPROF: Starting HotSpotCal at level 1, MEM:1793.0M
[04/01 18:31:31     31s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:31     31s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:31:31     31s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:31     31s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:31:31     31s] [hotspot] +------------+---------------+---------------+
[04/01 18:31:31     31s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:31:31     31s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:31:31     31s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1793.0M
[04/01 18:31:31     31s] Skipped repairing congestion.
[04/01 18:31:31     31s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1793.0M
[04/01 18:31:31     31s] Starting Early Global Route wiring: mem = 1793.0M
[04/01 18:31:31     31s] (I)       Started Free existing wires ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       ============= Track Assignment ============
[04/01 18:31:31     31s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Track Assignment (4T) ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:31:31     31s] (I)       Current Track Assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Run Multi-thread track assignment
[04/01 18:31:31     31s] (I)       Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Export ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Started Export DB wires ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Started Export all nets (4T) ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:31     31s] [NR-eGR]     M1  (1H) length: 1.019200e+02um, number of vias: 91
[04/01 18:31:31     31s] [NR-eGR]     M2  (2V) length: 3.388000e+02um, number of vias: 47
[04/01 18:31:31     31s] [NR-eGR]     M3  (3H) length: 2.038400e+02um, number of vias: 0
[04/01 18:31:31     31s] [NR-eGR]  TOP_M  (4V) length: 0.000000e+00um, number of vias: 0
[04/01 18:31:31     31s] [NR-eGR] Total length: 6.445600e+02um, number of vias: 138
[04/01 18:31:31     31s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:31     31s] [NR-eGR] Total eGR-routed clock nets wire length: 2.072000e+01um 
[04/01 18:31:31     31s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:31:31     31s] (I)       Started Update net boxes ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Update timing ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Started Postprocess design ( Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.98 MB )
[04/01 18:31:31     31s] Early Global Route wiring runtime: 0.01 seconds, mem = 1793.0M
[04/01 18:31:31     31s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1793.0M
[04/01 18:31:31     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:31:31     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:31:31     31s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:31:31     31s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:31:31     31s] *** Finishing placeDesign default flow ***
[04/01 18:31:31     31s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1629.0M **
[04/01 18:31:31     31s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:31:31     31s] 
[04/01 18:31:31     31s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:31:31     31s] Severity  ID               Count  Summary                                  
[04/01 18:31:31     31s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/01 18:31:31     31s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/01 18:31:31     31s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/01 18:31:31     31s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[04/01 18:31:31     31s] *** Message Summary: 20 warning(s), 0 error(s)
[04/01 18:31:31     31s] 
[04/01 18:32:02     35s] <CMD> setPlaceMode -fp false
[04/01 18:32:02     35s] <CMD> place_design
[04/01 18:32:02     35s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:32:02     35s] ### Time Record (colorize_geometry) is installed.
[04/01 18:32:02     35s] #Start colorize_geometry on Tue Apr  1 18:32:02 2025
[04/01 18:32:02     35s] #
[04/01 18:32:02     35s] ### Time Record (Pre Callback) is installed.
[04/01 18:32:02     35s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:32:02     35s] ### Time Record (DB Import) is installed.
[04/01 18:32:02     35s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:32:02     35s] ### import design signature (50): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:32:02     35s] ### Time Record (DB Import) is uninstalled.
[04/01 18:32:02     35s] ### Time Record (DB Export) is installed.
[04/01 18:32:02     35s] ### export design design signature (51): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:32:02     35s] ### Time Record (DB Export) is uninstalled.
[04/01 18:32:02     35s] ### Time Record (Post Callback) is installed.
[04/01 18:32:02     35s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:32:02     35s] #
[04/01 18:32:02     35s] #colorize_geometry statistics:
[04/01 18:32:02     35s] #Cpu time = 00:00:00
[04/01 18:32:02     35s] #Elapsed time = 00:00:00
[04/01 18:32:02     35s] #Increased memory = 0.84 (MB)
[04/01 18:32:02     35s] #Total memory = 1191.16 (MB)
[04/01 18:32:02     35s] #Peak memory = 1222.15 (MB)
[04/01 18:32:02     35s] #Number of warnings = 1
[04/01 18:32:02     35s] #Total number of warnings = 39
[04/01 18:32:02     35s] #Number of fails = 0
[04/01 18:32:02     35s] #Total number of fails = 0
[04/01 18:32:02     35s] #Complete colorize_geometry on Tue Apr  1 18:32:02 2025
[04/01 18:32:02     35s] #
[04/01 18:32:02     35s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:32:02     35s] ### 
[04/01 18:32:02     35s] ###   Scalability Statistics
[04/01 18:32:02     35s] ### 
[04/01 18:32:02     35s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:32:02     35s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:32:02     35s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:32:02     35s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:02     35s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:02     35s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:02     35s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:02     35s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/01 18:32:02     35s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:32:02     35s] ### 
[04/01 18:32:02     35s] *** Starting placeDesign default flow ***
[04/01 18:32:02     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.2 mem=1621.1M
[04/01 18:32:02     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.2 mem=1621.1M
[04/01 18:32:02     35s] *** Start deleteBufferTree ***
[04/01 18:32:02     35s] Info: Detect buffers to remove automatically.
[04/01 18:32:02     35s] Analyzing netlist ...
[04/01 18:32:02     35s] Updating netlist
[04/01 18:32:02     35s] 
[04/01 18:32:02     35s] *summary: 0 instances (buffers/inverters) removed
[04/01 18:32:02     35s] *** Finish deleteBufferTree (0:00:00.0) ***
[04/01 18:32:02     35s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:32:02     35s] Set Using Default Delay Limit as 101.
[04/01 18:32:02     35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:32:02     35s] Set Default Net Delay as 0 ps.
[04/01 18:32:02     35s] Set Default Net Load as 0 pF. 
[04/01 18:32:02     35s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:32:02     35s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:32:02     35s] #################################################################################
[04/01 18:32:02     35s] # Design Stage: PreRoute
[04/01 18:32:02     35s] # Design Name: lock
[04/01 18:32:02     35s] # Design Mode: 90nm
[04/01 18:32:02     35s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:32:02     35s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:32:02     35s] # Signoff Settings: SI Off 
[04/01 18:32:02     35s] #################################################################################
[04/01 18:32:02     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1635.7M, InitMEM = 1635.7M)
[04/01 18:32:02     35s] Calculate delays in BcWc mode...
[04/01 18:32:02     35s] Start delay calculation (fullDC) (4 T). (MEM=1635.67)
[04/01 18:32:02     35s] LayerId::1 widthSet size::4
[04/01 18:32:02     35s] LayerId::2 widthSet size::4
[04/01 18:32:02     35s] LayerId::3 widthSet size::4
[04/01 18:32:02     35s] LayerId::4 widthSet size::3
[04/01 18:32:02     35s] Updating RC grid for preRoute extraction ...
[04/01 18:32:02     35s] eee: pegSigSF::1.070000
[04/01 18:32:02     35s] Initializing multi-corner resistance tables ...
[04/01 18:32:02     35s] eee: l::1 avDens::0.090982 usedTrk::3602.885721 availTrk::39600.000000 sigTrk::3602.885721
[04/01 18:32:02     35s] eee: l::2 avDens::0.005789 usedTrk::108.257140 availTrk::18700.000000 sigTrk::108.257140
[04/01 18:32:02     35s] eee: l::3 avDens::0.014739 usedTrk::593.974998 availTrk::40300.000000 sigTrk::593.974998
[04/01 18:32:02     35s] eee: l::4 avDens::0.021559 usedTrk::151.991786 availTrk::7050.000000 sigTrk::151.991786
[04/01 18:32:02     35s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:32:02     35s] End AAE Lib Interpolated Model. (MEM=1647.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:02     35s] Total number of fetched objects 28
[04/01 18:32:02     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:02     35s] End delay calculation. (MEM=1794.88 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:02     35s] End delay calculation (fullDC). (MEM=1794.88 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:02     35s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1794.9M) ***
[04/01 18:32:02     35s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:32:02     35s] Set Using Default Delay Limit as 1000.
[04/01 18:32:02     35s] Set Default Net Delay as 1000 ps.
[04/01 18:32:02     35s] Set Default Net Load as 0.5 pF. 
[04/01 18:32:02     35s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:32:02     35s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:32:02     35s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:32:02     35s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1785.4M
[04/01 18:32:02     35s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:32:02     35s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.000, MEM:1785.4M
[04/01 18:32:02     35s] INFO: #ExclusiveGroups=0
[04/01 18:32:02     35s] INFO: There are no Exclusive Groups.
[04/01 18:32:02     35s] *** Starting "NanoPlace(TM) placement v#9 (mem=1785.4M)" ...
[04/01 18:32:02     35s] No user-set net weight.
[04/01 18:32:02     35s] Net fanout histogram:
[04/01 18:32:02     35s] 2		: 12 (42.9%) nets
[04/01 18:32:02     35s] 3		: 4 (14.3%) nets
[04/01 18:32:02     35s] 4     -	14	: 12 (42.9%) nets
[04/01 18:32:02     35s] 15    -	39	: 0 (0.0%) nets
[04/01 18:32:02     35s] 40    -	79	: 0 (0.0%) nets
[04/01 18:32:02     35s] 80    -	159	: 0 (0.0%) nets
[04/01 18:32:02     35s] 160   -	319	: 0 (0.0%) nets
[04/01 18:32:02     35s] 320   -	639	: 0 (0.0%) nets
[04/01 18:32:02     35s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:32:02     35s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:32:02     35s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:32:02     35s] 5120+		: 0 (0.0%) nets
[04/01 18:32:02     35s] no activity file in design. spp won't run.
[04/01 18:32:02     35s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:32:02     35s] z: 2, totalTracks: 1
[04/01 18:32:02     35s] z: 4, totalTracks: 1
[04/01 18:32:02     35s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:32:02     35s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:32:02     35s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:32:02     35s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:32:02     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1785.4M
[04/01 18:32:02     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1785.4M
[04/01 18:32:02     35s] Core basic site is CoreSite
[04/01 18:32:02     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1785.4M
[04/01 18:32:02     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1817.4M
[04/01 18:32:02     35s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:32:02     35s] SiteArray: use 1,261,568 bytes
[04/01 18:32:02     35s] SiteArray: current memory after site array memory allocation 1817.4M
[04/01 18:32:02     35s] SiteArray: FP blocked sites are writable
[04/01 18:32:02     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:32:02     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1817.4M
[04/01 18:32:02     35s] Process 1599 wires and vias for routing blockage analysis
[04/01 18:32:02     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1817.4M
[04/01 18:32:02     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.018, MEM:1817.4M
[04/01 18:32:02     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.044, MEM:1817.4M
[04/01 18:32:02     35s] OPERPROF: Starting pre-place ADS at level 1, MEM:1817.4M
[04/01 18:32:02     35s] Skip ADS for small design.
[04/01 18:32:02     35s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1817.4M
[04/01 18:32:02     35s] Average module density = 0.001.
[04/01 18:32:02     35s] Density for the design = 0.001.
[04/01 18:32:02     35s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:32:02     35s] Pin Density = 0.0002924.
[04/01 18:32:02     35s]             = total # of pins 91 / total area 311168.
[04/01 18:32:02     35s] OPERPROF: Starting spMPad at level 1, MEM:1641.4M
[04/01 18:32:02     35s] OPERPROF:   Starting spContextMPad at level 2, MEM:1641.4M
[04/01 18:32:02     35s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1641.4M
[04/01 18:32:02     35s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1641.4M
[04/01 18:32:02     35s] Initial padding reaches pin density 0.466 for top
[04/01 18:32:02     35s] InitPadU 0.001 -> 0.001 for top
[04/01 18:32:02     35s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[04/01 18:32:02     35s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1641.4M
[04/01 18:32:02     35s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1641.4M
[04/01 18:32:02     35s] === lastAutoLevel = 9 
[04/01 18:32:02     35s] OPERPROF: Starting spInitNetWt at level 1, MEM:1641.4M
[04/01 18:32:02     35s] no activity file in design. spp won't run.
[04/01 18:32:02     35s] [spp] 0
[04/01 18:32:02     35s] [adp] 0:1:1:3
[04/01 18:32:02     35s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1641.4M
[04/01 18:32:02     35s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1641.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1641.4M
[04/01 18:32:02     35s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:02     35s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1645.4M
[04/01 18:32:02     35s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:02     35s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1645.4M
[04/01 18:32:02     35s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:32:02     35s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1645.4M
[04/01 18:32:02     35s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:32:02     35s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1645.4M
[04/01 18:32:02     35s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:32:02     35s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1645.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.046, MEM:1645.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.047, MEM:1645.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1645.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1677.4M
[04/01 18:32:02     35s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:32:02     35s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1677.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1677.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1677.4M
[04/01 18:32:02     35s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1677.4M
[04/01 18:32:02     35s] Starting Early Global Route rough congestion estimation: mem = 1677.4M
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:02     35s] (I)       Started Import and model ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Create place DB ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Import place data ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read instances and placement ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read nets ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Create route DB ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       == Non-default Options ==
[04/01 18:32:02     35s] (I)       Print mode                                         : 2
[04/01 18:32:02     35s] (I)       Stop if highly congested                           : false
[04/01 18:32:02     35s] (I)       Maximum routing layer                              : 4
[04/01 18:32:02     35s] (I)       Minimum routing layer                              : 1
[04/01 18:32:02     35s] (I)       Assign partition pins                              : false
[04/01 18:32:02     35s] (I)       Support large GCell                                : true
[04/01 18:32:02     35s] (I)       Number of threads                                  : 4
[04/01 18:32:02     35s] (I)       Number of rows per GCell                           : 12
[04/01 18:32:02     35s] (I)       Max num rows per GCell                             : 32
[04/01 18:32:02     35s] (I)       Method to set GCell size                           : row
[04/01 18:32:02     35s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:02     35s] (I)       Started Import route data (4T) ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Use row-based GCell size
[04/01 18:32:02     35s] (I)       Use row-based GCell align
[04/01 18:32:02     35s] (I)       GCell unit size   : 5600
[04/01 18:32:02     35s] (I)       GCell multiplier  : 12
[04/01 18:32:02     35s] (I)       GCell row height  : 5600
[04/01 18:32:02     35s] (I)       Actual row height : 5600
[04/01 18:32:02     35s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:02     35s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:02     35s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:02     35s] (I)       ============== Default via ===============
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:02     35s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:02     35s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read routing blockages ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read instance blockages ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read PG blockages ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:02     35s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read boundary cut boxes ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:02     35s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:02     35s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:02     35s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:02     35s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:02     35s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read blackboxes ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:02     35s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read prerouted ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:02     35s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read unlegalized nets ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read nets ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:02     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Set up via pillars ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:02     35s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Model blockages into capacity
[04/01 18:32:02     35s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:02     35s] (I)       Started Initialize 3D capacity ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:02     35s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       -- layer congestion ratio --
[04/01 18:32:02     35s] (I)       Layer 1 : 0.100000
[04/01 18:32:02     35s] (I)       Layer 2 : 0.700000
[04/01 18:32:02     35s] (I)       Layer 3 : 0.700000
[04/01 18:32:02     35s] (I)       Layer 4 : 0.700000
[04/01 18:32:02     35s] (I)       ----------------------------
[04/01 18:32:02     35s] (I)       Number of ignored nets                =      0
[04/01 18:32:02     35s] (I)       Number of connected nets              =      0
[04/01 18:32:02     35s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:02     35s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:02     35s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Read aux data ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Others data preparation ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:02     35s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Create route kernel ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Ndr track 0 does not exist
[04/01 18:32:02     35s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:02     35s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:02     35s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:02     35s] (I)       Site width          :   560  (dbu)
[04/01 18:32:02     35s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:02     35s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:02     35s] (I)       GCell width         : 67200  (dbu)
[04/01 18:32:02     35s] (I)       GCell height        : 67200  (dbu)
[04/01 18:32:02     35s] (I)       Grid                :    19    19     4
[04/01 18:32:02     35s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:02     35s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:32:02     35s] (I)       Horizontal capacity : 67200     0 67200     0
[04/01 18:32:02     35s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:02     35s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:02     35s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:02     35s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:02     35s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:02     35s] (I)       Num tracks per GCell: 120.00 120.00 120.00 60.00
[04/01 18:32:02     35s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:02     35s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:02     35s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:02     35s] (I)       --------------------------------------------------------
[04/01 18:32:02     35s] 
[04/01 18:32:02     35s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:02     35s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:02     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:02     35s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:02     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:02     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:02     35s] [NR-eGR] ========================================
[04/01 18:32:02     35s] [NR-eGR] 
[04/01 18:32:02     35s] (I)       blocked tracks on layer1 : = 9550 / 42047 (22.71%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:32:02     35s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Reset routing kernel
[04/01 18:32:02     35s] (I)       Started Initialization ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:32:02     35s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:32:02     35s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Started Generate topology (4T) ( Curr Mem: 1677.38 MB )
[04/01 18:32:02     35s] (I)       Finished Generate topology (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       total 2D Cap : 116979 = (67391 H, 49588 V)
[04/01 18:32:02     35s] (I)       Started Export 2D cong map ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:02     35s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:02     35s] Finished Early Global Route rough congestion estimation: mem = 1709.4M
[04/01 18:32:02     35s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.012, MEM:1709.4M
[04/01 18:32:02     35s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:32:02     35s] OPERPROF: Starting CDPad at level 1, MEM:1709.4M
[04/01 18:32:02     35s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:32:02     35s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.007, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.032, MEM:1709.4M
[04/01 18:32:02     35s] Global placement CDP skipped at cutLevel 7.
[04/01 18:32:02     35s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:32:02     35s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:32:02     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1709.4M
[04/01 18:32:02     35s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:32:02     35s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1709.4M
[04/01 18:32:02     35s] Starting Early Global Route rough congestion estimation: mem = 1709.4M
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:02     35s] (I)       Started Import and model ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Create place DB ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Import place data ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read instances and placement ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read nets ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Create route DB ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       == Non-default Options ==
[04/01 18:32:02     35s] (I)       Print mode                                         : 2
[04/01 18:32:02     35s] (I)       Stop if highly congested                           : false
[04/01 18:32:02     35s] (I)       Maximum routing layer                              : 4
[04/01 18:32:02     35s] (I)       Minimum routing layer                              : 1
[04/01 18:32:02     35s] (I)       Assign partition pins                              : false
[04/01 18:32:02     35s] (I)       Support large GCell                                : true
[04/01 18:32:02     35s] (I)       Number of threads                                  : 4
[04/01 18:32:02     35s] (I)       Number of rows per GCell                           : 6
[04/01 18:32:02     35s] (I)       Max num rows per GCell                             : 32
[04/01 18:32:02     35s] (I)       Method to set GCell size                           : row
[04/01 18:32:02     35s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:02     35s] (I)       Started Import route data (4T) ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Use row-based GCell size
[04/01 18:32:02     35s] (I)       Use row-based GCell align
[04/01 18:32:02     35s] (I)       GCell unit size   : 5600
[04/01 18:32:02     35s] (I)       GCell multiplier  : 6
[04/01 18:32:02     35s] (I)       GCell row height  : 5600
[04/01 18:32:02     35s] (I)       Actual row height : 5600
[04/01 18:32:02     35s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:02     35s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:02     35s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:02     35s] (I)       ============== Default via ===============
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:02     35s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:02     35s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read routing blockages ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read instance blockages ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read PG blockages ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:02     35s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read boundary cut boxes ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:02     35s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:02     35s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:02     35s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:02     35s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:02     35s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read blackboxes ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:02     35s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read prerouted ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:02     35s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read unlegalized nets ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read nets ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:02     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Set up via pillars ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:02     35s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Model blockages into capacity
[04/01 18:32:02     35s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:02     35s] (I)       Started Initialize 3D capacity ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:02     35s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       -- layer congestion ratio --
[04/01 18:32:02     35s] (I)       Layer 1 : 0.100000
[04/01 18:32:02     35s] (I)       Layer 2 : 0.700000
[04/01 18:32:02     35s] (I)       Layer 3 : 0.700000
[04/01 18:32:02     35s] (I)       Layer 4 : 0.700000
[04/01 18:32:02     35s] (I)       ----------------------------
[04/01 18:32:02     35s] (I)       Number of ignored nets                =      0
[04/01 18:32:02     35s] (I)       Number of connected nets              =      0
[04/01 18:32:02     35s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:02     35s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:02     35s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read aux data ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Others data preparation ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:02     35s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Create route kernel ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Ndr track 0 does not exist
[04/01 18:32:02     35s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:02     35s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:02     35s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:02     35s] (I)       Site width          :   560  (dbu)
[04/01 18:32:02     35s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:02     35s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:02     35s] (I)       GCell width         : 33600  (dbu)
[04/01 18:32:02     35s] (I)       GCell height        : 33600  (dbu)
[04/01 18:32:02     35s] (I)       Grid                :    37    37     4
[04/01 18:32:02     35s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:02     35s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:32:02     35s] (I)       Horizontal capacity : 33600     0 33600     0
[04/01 18:32:02     35s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:02     35s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:02     35s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:02     35s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:02     35s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:02     35s] (I)       Num tracks per GCell: 60.00 60.00 60.00 30.00
[04/01 18:32:02     35s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:02     35s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:02     35s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:02     35s] (I)       --------------------------------------------------------
[04/01 18:32:02     35s] 
[04/01 18:32:02     35s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:02     35s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:02     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:02     35s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:02     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:02     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:02     35s] [NR-eGR] ========================================
[04/01 18:32:02     35s] [NR-eGR] 
[04/01 18:32:02     35s] (I)       blocked tracks on layer1 : = 18542 / 81881 (22.65%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:32:02     35s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Reset routing kernel
[04/01 18:32:02     35s] (I)       Started Initialization ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:32:02     35s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:32:02     35s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Generate topology (4T) ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       total 2D Cap : 233647 = (131582 H, 102065 V)
[04/01 18:32:02     35s] (I)       Started Export 2D cong map ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:02     35s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:02     35s] Finished Early Global Route rough congestion estimation: mem = 1709.4M
[04/01 18:32:02     35s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.012, MEM:1709.4M
[04/01 18:32:02     35s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:32:02     35s] OPERPROF: Starting CDPad at level 1, MEM:1709.4M
[04/01 18:32:02     35s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:32:02     35s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.007, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1709.4M
[04/01 18:32:02     35s] Global placement CDP skipped at cutLevel 9.
[04/01 18:32:02     35s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:32:02     35s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:32:02     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1709.4M
[04/01 18:32:02     35s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:32:02     35s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.040, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1709.4M
[04/01 18:32:02     35s] Starting Early Global Route rough congestion estimation: mem = 1709.4M
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:02     35s] (I)       Started Import and model ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Create place DB ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Import place data ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read instances and placement ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read nets ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Create route DB ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       == Non-default Options ==
[04/01 18:32:02     35s] (I)       Print mode                                         : 2
[04/01 18:32:02     35s] (I)       Stop if highly congested                           : false
[04/01 18:32:02     35s] (I)       Maximum routing layer                              : 4
[04/01 18:32:02     35s] (I)       Minimum routing layer                              : 1
[04/01 18:32:02     35s] (I)       Assign partition pins                              : false
[04/01 18:32:02     35s] (I)       Support large GCell                                : true
[04/01 18:32:02     35s] (I)       Number of threads                                  : 4
[04/01 18:32:02     35s] (I)       Number of rows per GCell                           : 3
[04/01 18:32:02     35s] (I)       Max num rows per GCell                             : 32
[04/01 18:32:02     35s] (I)       Method to set GCell size                           : row
[04/01 18:32:02     35s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:02     35s] (I)       Started Import route data (4T) ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Use row-based GCell size
[04/01 18:32:02     35s] (I)       Use row-based GCell align
[04/01 18:32:02     35s] (I)       GCell unit size   : 5600
[04/01 18:32:02     35s] (I)       GCell multiplier  : 3
[04/01 18:32:02     35s] (I)       GCell row height  : 5600
[04/01 18:32:02     35s] (I)       Actual row height : 5600
[04/01 18:32:02     35s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:02     35s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:02     35s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:02     35s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:02     35s] (I)       ============== Default via ===============
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:02     35s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:02     35s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:02     35s] (I)       +---+------------------+-----------------+
[04/01 18:32:02     35s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read routing blockages ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read instance blockages ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read PG blockages ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:02     35s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read boundary cut boxes ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:02     35s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:02     35s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:02     35s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:02     35s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:02     35s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read blackboxes ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:02     35s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read prerouted ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:02     35s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read unlegalized nets ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read nets ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:02     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Set up via pillars ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:02     35s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Model blockages into capacity
[04/01 18:32:02     35s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:02     35s] (I)       Started Initialize 3D capacity ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:02     35s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:02     35s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       -- layer congestion ratio --
[04/01 18:32:02     35s] (I)       Layer 1 : 0.100000
[04/01 18:32:02     35s] (I)       Layer 2 : 0.700000
[04/01 18:32:02     35s] (I)       Layer 3 : 0.700000
[04/01 18:32:02     35s] (I)       Layer 4 : 0.700000
[04/01 18:32:02     35s] (I)       ----------------------------
[04/01 18:32:02     35s] (I)       Number of ignored nets                =      0
[04/01 18:32:02     35s] (I)       Number of connected nets              =      0
[04/01 18:32:02     35s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:02     35s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:02     35s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:02     35s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Read aux data ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Others data preparation ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:02     35s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Create route kernel ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Ndr track 0 does not exist
[04/01 18:32:02     35s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:02     35s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:02     35s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:02     35s] (I)       Site width          :   560  (dbu)
[04/01 18:32:02     35s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:02     35s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:02     35s] (I)       GCell width         : 16800  (dbu)
[04/01 18:32:02     35s] (I)       GCell height        : 16800  (dbu)
[04/01 18:32:02     35s] (I)       Grid                :    74    74     4
[04/01 18:32:02     35s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:02     35s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:32:02     35s] (I)       Horizontal capacity : 16800     0 16800     0
[04/01 18:32:02     35s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:02     35s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:02     35s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:02     35s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:02     35s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:02     35s] (I)       Num tracks per GCell: 30.00 30.00 30.00 15.00
[04/01 18:32:02     35s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:02     35s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:02     35s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:02     35s] (I)       --------------------------------------------------------
[04/01 18:32:02     35s] 
[04/01 18:32:02     35s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:02     35s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:02     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:02     35s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:02     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:02     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:02     35s] [NR-eGR] ========================================
[04/01 18:32:02     35s] [NR-eGR] 
[04/01 18:32:02     35s] (I)       blocked tracks on layer1 : = 36533 / 163762 (22.31%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:32:02     35s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:32:02     35s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Reset routing kernel
[04/01 18:32:02     35s] (I)       Started Initialization ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       numLocalWires=75  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:32:02     35s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:32:02     35s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Started Generate topology (4T) ( Curr Mem: 1709.38 MB )
[04/01 18:32:02     35s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       total 2D Cap : 478828 = (263134 H, 215694 V)
[04/01 18:32:02     35s] (I)       
[04/01 18:32:02     35s] (I)       ============  Phase 1a Route ============
[04/01 18:32:02     35s] (I)       Started Phase 1a ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Started Pattern routing (4T) ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:32:02     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:32:02     35s] (I)       Started Add via demand to 2D ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       
[04/01 18:32:02     35s] (I)       ============  Phase 1b Route ============
[04/01 18:32:02     35s] (I)       Started Phase 1b ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:32:02     35s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:32:02     35s] 
[04/01 18:32:02     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] (I)       Started Export 2D cong map ( Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:02     35s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.39 MB )
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:02     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:02     35s] Finished Early Global Route rough congestion estimation: mem = 1709.4M
[04/01 18:32:02     35s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.016, MEM:1709.4M
[04/01 18:32:02     35s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:32:02     35s] OPERPROF: Starting CDPad at level 1, MEM:1709.4M
[04/01 18:32:02     35s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:32:02     35s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.009, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.031, MEM:1741.4M
[04/01 18:32:02     35s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.033, MEM:1709.4M
[04/01 18:32:02     35s] Global placement CDP skipped at cutLevel 11.
[04/01 18:32:02     35s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:32:02     35s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:32:02     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1709.4M
[04/01 18:32:02     35s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:32:02     35s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:32:02     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1709.4M
[04/01 18:32:02     35s] OPERPROF: Starting npMain at level 1, MEM:1709.4M
[04/01 18:32:02     35s] OPERPROF:   Starting npPlace at level 2, MEM:1741.4M
[04/01 18:32:03     36s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1743.8M
[04/01 18:32:03     36s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1746.8M
[04/01 18:32:03     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.255, MEM:1746.8M
[04/01 18:32:03     36s] OPERPROF: Finished npMain at level 1, CPU:0.270, REAL:0.258, MEM:1714.8M
[04/01 18:32:03     36s] Iteration 13: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:32:03     36s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:32:03     36s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1714.8M
[04/01 18:32:03     36s] [adp] clock
[04/01 18:32:03     36s] [adp] weight, nr nets, wire length
[04/01 18:32:03     36s] [adp]      0        1  1205.457000
[04/01 18:32:03     36s] [adp] data
[04/01 18:32:03     36s] [adp] weight, nr nets, wire length
[04/01 18:32:03     36s] [adp]      0       27  6672.909000
[04/01 18:32:03     36s] [adp] 0.000000|0.000000|0.000000
[04/01 18:32:03     36s] Iteration 14: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:32:03     36s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:32:03     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1714.8M
[04/01 18:32:03     36s] *** cost = 7.878e+03 (3.94e+03 3.94e+03) (cpu for global=0:00:00.7) real=0:00:01.0***
[04/01 18:32:03     36s] Placement multithread real runtime: 0:00:01.0 with 4 threads.
[04/01 18:32:03     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1714.8M
[04/01 18:32:03     36s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:32:03     36s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[04/01 18:32:03     36s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:32:03     36s] Type 'man IMPSP-9025' for more detail.
[04/01 18:32:03     36s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1714.8M
[04/01 18:32:03     36s] z: 2, totalTracks: 1
[04/01 18:32:03     36s] z: 4, totalTracks: 1
[04/01 18:32:03     36s] #spOpts: mergeVia=F 
[04/01 18:32:03     36s] All LLGs are deleted
[04/01 18:32:03     36s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1714.8M
[04/01 18:32:03     36s] Core basic site is CoreSite
[04/01 18:32:03     36s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.001, MEM:1714.8M
[04/01 18:32:03     36s] Fast DP-INIT is on for default
[04/01 18:32:03     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:32:03     36s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.015, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:       Starting CMU at level 4, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.017, MEM:1714.8M
[04/01 18:32:03     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1714.8MB).
[04/01 18:32:03     36s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.022, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.022, MEM:1714.8M
[04/01 18:32:03     36s] TDRefine: refinePlace mode is spiral
[04/01 18:32:03     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12590.4
[04/01 18:32:03     36s] OPERPROF: Starting RefinePlace at level 1, MEM:1714.8M
[04/01 18:32:03     36s] *** Starting refinePlace (0:00:36.1 mem=1714.8M) ***
[04/01 18:32:03     36s] Total net bbox length = 7.878e+03 (3.938e+03 3.940e+03) (ext = 7.268e+03)
[04/01 18:32:03     36s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:32:03     36s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1714.8M
[04/01 18:32:03     36s] Starting refinePlace ...
[04/01 18:32:03     36s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:32:03     36s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1714.8MB) @(0:00:36.1 - 0:00:36.1).
[04/01 18:32:03     36s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:32:03     36s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:32:03     36s] tweakage running in 4 threads.
[04/01 18:32:03     36s] Placement tweakage begins.
[04/01 18:32:03     36s] wire length = 6.956e+02
[04/01 18:32:03     36s] wire length = 6.677e+02
[04/01 18:32:03     36s] Placement tweakage ends.
[04/01 18:32:03     36s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] Running Spiral MT with 4 threads  fetchWidth=64 
[04/01 18:32:03     36s] Move report: legalization moves 22 insts, mean move: 2.36 um, max move: 5.47 um spiral
[04/01 18:32:03     36s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:32:03     36s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1714.8MB) @(0:00:36.2 - 0:00:36.2).
[04/01 18:32:03     36s] Move report: Detail placement moves 22 insts, mean move: 2.36 um, max move: 5.47 um 
[04/01 18:32:03     36s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:32:03     36s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1714.8MB
[04/01 18:32:03     36s] Statistics of distance of Instance movement in refine placement:
[04/01 18:32:03     36s]   maximum (X+Y) =         5.47 um
[04/01 18:32:03     36s]   inst (g374) with max move: (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:32:03     36s]   mean    (X+Y) =         2.36 um
[04/01 18:32:03     36s] Summary Report:
[04/01 18:32:03     36s] Instances move: 22 (out of 22 movable)
[04/01 18:32:03     36s] Instances flipped: 0
[04/01 18:32:03     36s] Mean displacement: 2.36 um
[04/01 18:32:03     36s] Max displacement: 5.47 um (Instance: g374) (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:32:03     36s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: aor311d1
[04/01 18:32:03     36s] Total instances moved : 22
[04/01 18:32:03     36s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1714.8M
[04/01 18:32:03     36s] Total net bbox length = 7.836e+03 (3.907e+03 3.929e+03) (ext = 7.244e+03)
[04/01 18:32:03     36s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1714.8MB
[04/01 18:32:03     36s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1714.8MB) @(0:00:36.1 - 0:00:36.2).
[04/01 18:32:03     36s] *** Finished refinePlace (0:00:36.2 mem=1714.8M) ***
[04/01 18:32:03     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12590.4
[04/01 18:32:03     36s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.015, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1714.8M
[04/01 18:32:03     36s] All LLGs are deleted
[04/01 18:32:03     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1714.8M
[04/01 18:32:03     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1707.8M
[04/01 18:32:03     36s] *** End of Placement (cpu=0:00:00.8, real=0:00:01.0, mem=1707.8M) ***
[04/01 18:32:03     36s] z: 2, totalTracks: 1
[04/01 18:32:03     36s] z: 4, totalTracks: 1
[04/01 18:32:03     36s] #spOpts: mergeVia=F 
[04/01 18:32:03     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1707.8M
[04/01 18:32:03     36s] Core basic site is CoreSite
[04/01 18:32:03     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1707.8M
[04/01 18:32:03     36s] Fast DP-INIT is on for default
[04/01 18:32:03     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:32:03     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1707.8M
[04/01 18:32:03     36s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:32:03     36s] Density distribution unevenness ratio = 99.679%
[04/01 18:32:03     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.8M
[04/01 18:32:03     36s] All LLGs are deleted
[04/01 18:32:03     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.8M
[04/01 18:32:03     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1707.8M
[04/01 18:32:03     36s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:32:03     36s] Set Using Default Delay Limit as 101.
[04/01 18:32:03     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:32:03     36s] Set Default Net Delay as 0 ps.
[04/01 18:32:03     36s] Set Default Net Load as 0 pF. 
[04/01 18:32:03     36s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:32:03     36s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:32:03     36s] #################################################################################
[04/01 18:32:03     36s] # Design Stage: PreRoute
[04/01 18:32:03     36s] # Design Name: lock
[04/01 18:32:03     36s] # Design Mode: 90nm
[04/01 18:32:03     36s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:32:03     36s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:32:03     36s] # Signoff Settings: SI Off 
[04/01 18:32:03     36s] #################################################################################
[04/01 18:32:03     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1721.6M, InitMEM = 1721.6M)
[04/01 18:32:03     36s] Calculate delays in BcWc mode...
[04/01 18:32:03     36s] Start delay calculation (fullDC) (4 T). (MEM=1721.62)
[04/01 18:32:03     36s] End AAE Lib Interpolated Model. (MEM=1733.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:03     36s] Total number of fetched objects 28
[04/01 18:32:03     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:03     36s] End delay calculation. (MEM=1891.91 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:03     36s] End delay calculation (fullDC). (MEM=1891.91 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:03     36s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1891.9M) ***
[04/01 18:32:03     36s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:32:03     36s] Set Using Default Delay Limit as 1000.
[04/01 18:32:03     36s] Set Default Net Delay as 1000 ps.
[04/01 18:32:03     36s] Set Default Net Load as 0.5 pF. 
[04/01 18:32:03     36s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] Starting congRepair ...
[04/01 18:32:03     36s] User Input Parameters:
[04/01 18:32:03     36s] - Congestion Driven    : On
[04/01 18:32:03     36s] - Timing Driven        : Off
[04/01 18:32:03     36s] - Area-Violation Based : On
[04/01 18:32:03     36s] - Start Rollback Level : -5
[04/01 18:32:03     36s] - Legalized            : On
[04/01 18:32:03     36s] - Window Based         : Off
[04/01 18:32:03     36s] - eDen incr mode       : Off
[04/01 18:32:03     36s] - Small incr mode      : Off
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:32:03     36s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:32:03     36s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1882.4M
[04/01 18:32:03     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:03     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:03     36s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1882.4M
[04/01 18:32:03     36s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1882.4M
[04/01 18:32:03     36s] Starting Early Global Route congestion estimation: mem = 1882.4M
[04/01 18:32:03     36s] (I)       Started Import and model ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Create place DB ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Import place data ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read instances and placement ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read nets ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Create route DB ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       == Non-default Options ==
[04/01 18:32:03     36s] (I)       Maximum routing layer                              : 4
[04/01 18:32:03     36s] (I)       Minimum routing layer                              : 1
[04/01 18:32:03     36s] (I)       Number of threads                                  : 4
[04/01 18:32:03     36s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:32:03     36s] (I)       Method to set GCell size                           : row
[04/01 18:32:03     36s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:03     36s] (I)       Started Import route data (4T) ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Use row-based GCell size
[04/01 18:32:03     36s] (I)       Use row-based GCell align
[04/01 18:32:03     36s] (I)       GCell unit size   : 5600
[04/01 18:32:03     36s] (I)       GCell multiplier  : 1
[04/01 18:32:03     36s] (I)       GCell row height  : 5600
[04/01 18:32:03     36s] (I)       Actual row height : 5600
[04/01 18:32:03     36s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:03     36s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:03     36s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:03     36s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:03     36s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:03     36s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:03     36s] (I)       ============== Default via ===============
[04/01 18:32:03     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:03     36s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:03     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:03     36s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:03     36s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:03     36s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:03     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:03     36s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read routing blockages ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read instance blockages ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read PG blockages ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:03     36s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read boundary cut boxes ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:03     36s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:03     36s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:03     36s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:03     36s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:03     36s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read blackboxes ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:03     36s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read prerouted ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:03     36s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read unlegalized nets ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read nets ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:03     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Set up via pillars ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:03     36s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Model blockages into capacity
[04/01 18:32:03     36s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:03     36s] (I)       Started Initialize 3D capacity ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:03     36s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:03     36s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:03     36s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:03     36s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       -- layer congestion ratio --
[04/01 18:32:03     36s] (I)       Layer 1 : 0.100000
[04/01 18:32:03     36s] (I)       Layer 2 : 0.700000
[04/01 18:32:03     36s] (I)       Layer 3 : 0.700000
[04/01 18:32:03     36s] (I)       Layer 4 : 0.700000
[04/01 18:32:03     36s] (I)       ----------------------------
[04/01 18:32:03     36s] (I)       Number of ignored nets                =      0
[04/01 18:32:03     36s] (I)       Number of connected nets              =      0
[04/01 18:32:03     36s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:03     36s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:03     36s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:03     36s] (I)       Finished Import route data (4T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Read aux data ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Others data preparation ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:03     36s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Create route kernel ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Ndr track 0 does not exist
[04/01 18:32:03     36s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:03     36s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:03     36s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:03     36s] (I)       Site width          :   560  (dbu)
[04/01 18:32:03     36s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:03     36s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:03     36s] (I)       GCell width         :  5600  (dbu)
[04/01 18:32:03     36s] (I)       GCell height        :  5600  (dbu)
[04/01 18:32:03     36s] (I)       Grid                :   222   222     4
[04/01 18:32:03     36s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:03     36s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:32:03     36s] (I)       Horizontal capacity :  5600     0  5600     0
[04/01 18:32:03     36s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:03     36s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:03     36s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:03     36s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:03     36s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:03     36s] (I)       Num tracks per GCell: 10.00 10.00 10.00  5.00
[04/01 18:32:03     36s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:03     36s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:03     36s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:03     36s] (I)       --------------------------------------------------------
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:03     36s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:03     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:03     36s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:03     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:03     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:03     36s] [NR-eGR] ========================================
[04/01 18:32:03     36s] [NR-eGR] 
[04/01 18:32:03     36s] (I)       blocked tracks on layer1 : = 108762 / 491286 (22.14%)
[04/01 18:32:03     36s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:32:03     36s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:32:03     36s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:32:03     36s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Reset routing kernel
[04/01 18:32:03     36s] (I)       Started Global Routing ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Initialization ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       totalPins=81  totalGlobalPin=79 (97.53%)
[04/01 18:32:03     36s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Net group 1 ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Started Generate topology (4T) ( Curr Mem: 1882.40 MB )
[04/01 18:32:03     36s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       total 2D Cap : 1460388 = (788704 H, 671684 V)
[04/01 18:32:03     36s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [1, 4]
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] (I)       ============  Phase 1a Route ============
[04/01 18:32:03     36s] (I)       Started Phase 1a ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Pattern routing (4T) ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:03     36s] (I)       Started Add via demand to 2D ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] (I)       ============  Phase 1b Route ============
[04/01 18:32:03     36s] (I)       Started Phase 1b ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:03     36s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:32:03     36s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:32:03     36s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:32:03     36s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] (I)       ============  Phase 1c Route ============
[04/01 18:32:03     36s] (I)       Started Phase 1c ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:03     36s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] (I)       ============  Phase 1d Route ============
[04/01 18:32:03     36s] (I)       Started Phase 1d ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:03     36s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] (I)       ============  Phase 1e Route ============
[04/01 18:32:03     36s] (I)       Started Phase 1e ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Route legalization ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:03     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:32:03     36s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] (I)       ============  Phase 1l Route ============
[04/01 18:32:03     36s] (I)       Started Phase 1l ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Layer assignment (4T) ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Current Layer assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Layer assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Clean cong LA ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:32:03     36s] (I)       Layer  1:     380717         2         1         290      490330    ( 0.06%) 
[04/01 18:32:03     36s] (I)       Layer  2:     445996        75         0       29040      461580    ( 5.92%) 
[04/01 18:32:03     36s] (I)       Layer  3:     406307        43         0       30630      459990    ( 6.24%) 
[04/01 18:32:03     36s] (I)       Layer  4:     223997         0         0       17485      227825    ( 7.13%) 
[04/01 18:32:03     36s] (I)       Total:       1457017       120         1       77445     1639725    ( 4.51%) 
[04/01 18:32:03     36s] (I)       
[04/01 18:32:03     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:32:03     36s] [NR-eGR]                        OverCon            
[04/01 18:32:03     36s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:32:03     36s] [NR-eGR]       Layer                (1)    OverCon 
[04/01 18:32:03     36s] [NR-eGR] ----------------------------------------------
[04/01 18:32:03     36s] [NR-eGR]      M1  (1)         1( 0.00%)   ( 0.00%) 
[04/01 18:32:03     36s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:32:03     36s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:32:03     36s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:32:03     36s] [NR-eGR] ----------------------------------------------
[04/01 18:32:03     36s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[04/01 18:32:03     36s] [NR-eGR] 
[04/01 18:32:03     36s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Export 3D cong map ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       total 2D Cap : 1465167 = (792513 H, 672654 V)
[04/01 18:32:03     36s] (I)       Started Export 2D cong map ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:03     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:32:03     36s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1914.4M
[04/01 18:32:03     36s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.048, MEM:1914.4M
[04/01 18:32:03     36s] OPERPROF: Starting HotSpotCal at level 1, MEM:1914.4M
[04/01 18:32:03     36s] [hotspot] +------------+---------------+---------------+
[04/01 18:32:03     36s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:32:03     36s] [hotspot] +------------+---------------+---------------+
[04/01 18:32:03     36s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:32:03     36s] [hotspot] +------------+---------------+---------------+
[04/01 18:32:03     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:32:03     36s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:32:03     36s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1914.4M
[04/01 18:32:03     36s] Skipped repairing congestion.
[04/01 18:32:03     36s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1914.4M
[04/01 18:32:03     36s] Starting Early Global Route wiring: mem = 1914.4M
[04/01 18:32:03     36s] (I)       Started Free existing wires ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       ============= Track Assignment ============
[04/01 18:32:03     36s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Track Assignment (4T) ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:32:03     36s] (I)       Current Track Assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Run Multi-thread track assignment
[04/01 18:32:03     36s] (I)       Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Export ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Started Export DB wires ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Started Export all nets (4T) ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:32:03     36s] [NR-eGR]     M1  (1H) length: 1.019200e+02um, number of vias: 91
[04/01 18:32:03     36s] [NR-eGR]     M2  (2V) length: 3.388000e+02um, number of vias: 47
[04/01 18:32:03     36s] [NR-eGR]     M3  (3H) length: 2.038400e+02um, number of vias: 0
[04/01 18:32:03     36s] [NR-eGR]  TOP_M  (4V) length: 0.000000e+00um, number of vias: 0
[04/01 18:32:03     36s] [NR-eGR] Total length: 6.445600e+02um, number of vias: 138
[04/01 18:32:03     36s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:32:03     36s] [NR-eGR] Total eGR-routed clock nets wire length: 2.072000e+01um 
[04/01 18:32:03     36s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:32:03     36s] (I)       Started Update net boxes ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Update timing ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Started Postprocess design ( Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[04/01 18:32:03     36s] Early Global Route wiring runtime: 0.01 seconds, mem = 1914.4M
[04/01 18:32:03     36s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1914.4M
[04/01 18:32:03     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:03     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:03     36s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:32:03     36s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:32:03     36s] *** Finishing placeDesign default flow ***
[04/01 18:32:03     36s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1716.4M **
[04/01 18:32:03     36s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:32:03     36s] Severity  ID               Count  Summary                                  
[04/01 18:32:03     36s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/01 18:32:03     36s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/01 18:32:03     36s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/01 18:32:03     36s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[04/01 18:32:03     36s] *** Message Summary: 20 warning(s), 0 error(s)
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] <CMD> setPlaceMode -fp false
[04/01 18:32:03     36s] <CMD> place_design
[04/01 18:32:03     36s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:32:03     36s] ### Time Record (colorize_geometry) is installed.
[04/01 18:32:03     36s] #Start colorize_geometry on Tue Apr  1 18:32:03 2025
[04/01 18:32:03     36s] #
[04/01 18:32:03     36s] ### Time Record (Pre Callback) is installed.
[04/01 18:32:03     36s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:32:03     36s] ### Time Record (DB Import) is installed.
[04/01 18:32:03     36s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:32:03     36s] ### import design signature (52): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:32:03     36s] ### Time Record (DB Import) is uninstalled.
[04/01 18:32:03     36s] ### Time Record (DB Export) is installed.
[04/01 18:32:03     36s] ### export design design signature (53): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=1266820797 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:32:03     36s] ### Time Record (DB Export) is uninstalled.
[04/01 18:32:03     36s] ### Time Record (Post Callback) is installed.
[04/01 18:32:03     36s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:32:03     36s] #
[04/01 18:32:03     36s] #colorize_geometry statistics:
[04/01 18:32:03     36s] #Cpu time = 00:00:00
[04/01 18:32:03     36s] #Elapsed time = 00:00:00
[04/01 18:32:03     36s] #Increased memory = -1.52 (MB)
[04/01 18:32:03     36s] #Total memory = 1213.27 (MB)
[04/01 18:32:03     36s] #Peak memory = 1245.86 (MB)
[04/01 18:32:03     36s] #Number of warnings = 1
[04/01 18:32:03     36s] #Total number of warnings = 40
[04/01 18:32:03     36s] #Number of fails = 0
[04/01 18:32:03     36s] #Total number of fails = 0
[04/01 18:32:03     36s] #Complete colorize_geometry on Tue Apr  1 18:32:03 2025
[04/01 18:32:03     36s] #
[04/01 18:32:03     36s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:32:03     36s] ### 
[04/01 18:32:03     36s] ###   Scalability Statistics
[04/01 18:32:03     36s] ### 
[04/01 18:32:03     36s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:32:03     36s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:32:03     36s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:32:03     36s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:03     36s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:03     36s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:03     36s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:32:03     36s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/01 18:32:03     36s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:32:03     36s] ### 
[04/01 18:32:03     36s] *** Starting placeDesign default flow ***
[04/01 18:32:03     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.5 mem=1708.5M
[04/01 18:32:03     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.5 mem=1708.5M
[04/01 18:32:03     36s] *** Start deleteBufferTree ***
[04/01 18:32:03     36s] Info: Detect buffers to remove automatically.
[04/01 18:32:03     36s] Analyzing netlist ...
[04/01 18:32:03     36s] Updating netlist
[04/01 18:32:03     36s] 
[04/01 18:32:03     36s] *summary: 0 instances (buffers/inverters) removed
[04/01 18:32:03     36s] *** Finish deleteBufferTree (0:00:00.0) ***
[04/01 18:32:03     36s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:32:03     36s] Set Using Default Delay Limit as 101.
[04/01 18:32:03     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:32:03     36s] Set Default Net Delay as 0 ps.
[04/01 18:32:03     36s] Set Default Net Load as 0 pF. 
[04/01 18:32:03     36s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:32:03     36s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:32:03     36s] #################################################################################
[04/01 18:32:03     36s] # Design Stage: PreRoute
[04/01 18:32:03     36s] # Design Name: lock
[04/01 18:32:03     36s] # Design Mode: 90nm
[04/01 18:32:03     36s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:32:03     36s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:32:03     36s] # Signoff Settings: SI Off 
[04/01 18:32:03     36s] #################################################################################
[04/01 18:32:03     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1723.1M, InitMEM = 1723.1M)
[04/01 18:32:03     36s] Calculate delays in BcWc mode...
[04/01 18:32:03     36s] Start delay calculation (fullDC) (4 T). (MEM=1723.09)
[04/01 18:32:03     36s] LayerId::1 widthSet size::4
[04/01 18:32:03     36s] LayerId::2 widthSet size::4
[04/01 18:32:03     36s] LayerId::3 widthSet size::4
[04/01 18:32:03     36s] LayerId::4 widthSet size::3
[04/01 18:32:03     36s] Updating RC grid for preRoute extraction ...
[04/01 18:32:03     36s] eee: pegSigSF::1.070000
[04/01 18:32:03     36s] Initializing multi-corner resistance tables ...
[04/01 18:32:03     36s] eee: l::1 avDens::0.090982 usedTrk::3602.885721 availTrk::39600.000000 sigTrk::3602.885721
[04/01 18:32:03     36s] eee: l::2 avDens::0.005789 usedTrk::108.257140 availTrk::18700.000000 sigTrk::108.257140
[04/01 18:32:03     36s] eee: l::3 avDens::0.014739 usedTrk::593.974998 availTrk::40300.000000 sigTrk::593.974998
[04/01 18:32:03     36s] eee: l::4 avDens::0.021559 usedTrk::151.991786 availTrk::7050.000000 sigTrk::151.991786
[04/01 18:32:03     36s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:32:03     36s] End AAE Lib Interpolated Model. (MEM=1734.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:03     36s] Total number of fetched objects 28
[04/01 18:32:03     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:03     36s] End delay calculation. (MEM=1882.3 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:03     36s] End delay calculation (fullDC). (MEM=1882.3 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:03     36s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1882.3M) ***
[04/01 18:32:03     36s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:32:03     36s] Set Using Default Delay Limit as 1000.
[04/01 18:32:03     36s] Set Default Net Delay as 1000 ps.
[04/01 18:32:03     36s] Set Default Net Load as 0.5 pF. 
[04/01 18:32:03     36s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:32:03     36s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:32:03     36s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:32:03     36s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1872.8M
[04/01 18:32:03     36s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:32:03     36s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1872.8M
[04/01 18:32:03     36s] INFO: #ExclusiveGroups=0
[04/01 18:32:03     36s] INFO: There are no Exclusive Groups.
[04/01 18:32:03     36s] *** Starting "NanoPlace(TM) placement v#9 (mem=1872.8M)" ...
[04/01 18:32:03     36s] No user-set net weight.
[04/01 18:32:03     36s] Net fanout histogram:
[04/01 18:32:03     36s] 2		: 12 (42.9%) nets
[04/01 18:32:03     36s] 3		: 4 (14.3%) nets
[04/01 18:32:03     36s] 4     -	14	: 12 (42.9%) nets
[04/01 18:32:03     36s] 15    -	39	: 0 (0.0%) nets
[04/01 18:32:03     36s] 40    -	79	: 0 (0.0%) nets
[04/01 18:32:03     36s] 80    -	159	: 0 (0.0%) nets
[04/01 18:32:03     36s] 160   -	319	: 0 (0.0%) nets
[04/01 18:32:03     36s] 320   -	639	: 0 (0.0%) nets
[04/01 18:32:03     36s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:32:03     36s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:32:03     36s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:32:03     36s] 5120+		: 0 (0.0%) nets
[04/01 18:32:03     36s] no activity file in design. spp won't run.
[04/01 18:32:03     36s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:32:03     36s] z: 2, totalTracks: 1
[04/01 18:32:03     36s] z: 4, totalTracks: 1
[04/01 18:32:03     36s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:32:03     36s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:32:03     36s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:32:03     36s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:32:03     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1872.8M
[04/01 18:32:03     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1872.8M
[04/01 18:32:03     36s] Core basic site is CoreSite
[04/01 18:32:03     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1872.8M
[04/01 18:32:03     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1904.8M
[04/01 18:32:03     36s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:32:03     36s] SiteArray: use 1,261,568 bytes
[04/01 18:32:03     36s] SiteArray: current memory after site array memory allocation 1904.8M
[04/01 18:32:03     36s] SiteArray: FP blocked sites are writable
[04/01 18:32:03     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:32:03     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1904.8M
[04/01 18:32:03     36s] Process 1599 wires and vias for routing blockage analysis
[04/01 18:32:03     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1904.8M
[04/01 18:32:03     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1904.8M
[04/01 18:32:04     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:1904.8M
[04/01 18:32:04     36s] OPERPROF: Starting pre-place ADS at level 1, MEM:1904.8M
[04/01 18:32:04     36s] Skip ADS for small design.
[04/01 18:32:04     36s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1904.8M
[04/01 18:32:04     36s] Average module density = 0.001.
[04/01 18:32:04     36s] Density for the design = 0.001.
[04/01 18:32:04     36s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:32:04     36s] Pin Density = 0.0002924.
[04/01 18:32:04     36s]             = total # of pins 91 / total area 311168.
[04/01 18:32:04     36s] OPERPROF: Starting spMPad at level 1, MEM:1724.8M
[04/01 18:32:04     36s] OPERPROF:   Starting spContextMPad at level 2, MEM:1724.8M
[04/01 18:32:04     36s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1724.8M
[04/01 18:32:04     36s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1724.8M
[04/01 18:32:04     36s] Initial padding reaches pin density 0.466 for top
[04/01 18:32:04     36s] InitPadU 0.001 -> 0.001 for top
[04/01 18:32:04     36s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[04/01 18:32:04     36s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1724.8M
[04/01 18:32:04     36s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1724.8M
[04/01 18:32:04     36s] === lastAutoLevel = 9 
[04/01 18:32:04     36s] OPERPROF: Starting spInitNetWt at level 1, MEM:1724.8M
[04/01 18:32:04     36s] no activity file in design. spp won't run.
[04/01 18:32:04     36s] [spp] 0
[04/01 18:32:04     36s] [adp] 0:1:1:3
[04/01 18:32:04     36s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1724.8M
[04/01 18:32:04     36s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:32:04     36s] OPERPROF: Starting npMain at level 1, MEM:1724.8M
[04/01 18:32:04     36s] OPERPROF:   Starting npPlace at level 2, MEM:1724.8M
[04/01 18:32:04     36s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:04     36s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.8M
[04/01 18:32:04     36s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:04     36s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.8M
[04/01 18:32:04     36s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:32:04     36s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.8M
[04/01 18:32:04     36s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:32:04     36s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.8M
[04/01 18:32:04     36s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:32:04     36s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.8M
[04/01 18:32:04     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.046, MEM:1728.8M
[04/01 18:32:04     36s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.047, MEM:1728.8M
[04/01 18:32:04     36s] OPERPROF: Starting npMain at level 1, MEM:1728.8M
[04/01 18:32:04     36s] OPERPROF:   Starting npPlace at level 2, MEM:1760.8M
[04/01 18:32:04     36s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:32:04     36s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.8M
[04/01 18:32:04     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.037, MEM:1760.8M
[04/01 18:32:04     36s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1760.8M
[04/01 18:32:04     36s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1760.8M
[04/01 18:32:04     36s] Starting Early Global Route rough congestion estimation: mem = 1760.8M
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     36s] (I)       Started Import and model ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Create place DB ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Import place data ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read instances and placement ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read nets ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Create route DB ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       == Non-default Options ==
[04/01 18:32:04     36s] (I)       Print mode                                         : 2
[04/01 18:32:04     36s] (I)       Stop if highly congested                           : false
[04/01 18:32:04     36s] (I)       Maximum routing layer                              : 4
[04/01 18:32:04     36s] (I)       Minimum routing layer                              : 1
[04/01 18:32:04     36s] (I)       Assign partition pins                              : false
[04/01 18:32:04     36s] (I)       Support large GCell                                : true
[04/01 18:32:04     36s] (I)       Number of threads                                  : 4
[04/01 18:32:04     36s] (I)       Number of rows per GCell                           : 12
[04/01 18:32:04     36s] (I)       Max num rows per GCell                             : 32
[04/01 18:32:04     36s] (I)       Method to set GCell size                           : row
[04/01 18:32:04     36s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:04     36s] (I)       Started Import route data (4T) ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Use row-based GCell size
[04/01 18:32:04     36s] (I)       Use row-based GCell align
[04/01 18:32:04     36s] (I)       GCell unit size   : 5600
[04/01 18:32:04     36s] (I)       GCell multiplier  : 12
[04/01 18:32:04     36s] (I)       GCell row height  : 5600
[04/01 18:32:04     36s] (I)       Actual row height : 5600
[04/01 18:32:04     36s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:04     36s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:04     36s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:04     36s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:04     36s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:04     36s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:04     36s] (I)       ============== Default via ===============
[04/01 18:32:04     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     36s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:04     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     36s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:04     36s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:04     36s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:04     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     36s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read routing blockages ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read instance blockages ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read PG blockages ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:04     36s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read boundary cut boxes ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:04     36s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:04     36s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:04     36s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:04     36s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:04     36s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read blackboxes ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:04     36s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read prerouted ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:04     36s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read unlegalized nets ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read nets ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:04     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Set up via pillars ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:04     36s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Model blockages into capacity
[04/01 18:32:04     36s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:04     36s] (I)       Started Initialize 3D capacity ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:04     36s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:04     36s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:04     36s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:04     36s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       -- layer congestion ratio --
[04/01 18:32:04     36s] (I)       Layer 1 : 0.100000
[04/01 18:32:04     36s] (I)       Layer 2 : 0.700000
[04/01 18:32:04     36s] (I)       Layer 3 : 0.700000
[04/01 18:32:04     36s] (I)       Layer 4 : 0.700000
[04/01 18:32:04     36s] (I)       ----------------------------
[04/01 18:32:04     36s] (I)       Number of ignored nets                =      0
[04/01 18:32:04     36s] (I)       Number of connected nets              =      0
[04/01 18:32:04     36s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:04     36s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:04     36s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Read aux data ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Others data preparation ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:04     36s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Create route kernel ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Ndr track 0 does not exist
[04/01 18:32:04     36s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:04     36s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:04     36s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:04     36s] (I)       Site width          :   560  (dbu)
[04/01 18:32:04     36s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:04     36s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:04     36s] (I)       GCell width         : 67200  (dbu)
[04/01 18:32:04     36s] (I)       GCell height        : 67200  (dbu)
[04/01 18:32:04     36s] (I)       Grid                :    19    19     4
[04/01 18:32:04     36s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:04     36s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:32:04     36s] (I)       Horizontal capacity : 67200     0 67200     0
[04/01 18:32:04     36s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:04     36s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:04     36s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:04     36s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:04     36s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:04     36s] (I)       Num tracks per GCell: 120.00 120.00 120.00 60.00
[04/01 18:32:04     36s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:04     36s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:04     36s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:04     36s] (I)       --------------------------------------------------------
[04/01 18:32:04     36s] 
[04/01 18:32:04     36s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:04     36s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:04     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:04     36s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:04     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     36s] [NR-eGR] ========================================
[04/01 18:32:04     36s] [NR-eGR] 
[04/01 18:32:04     36s] (I)       blocked tracks on layer1 : = 9550 / 42047 (22.71%)
[04/01 18:32:04     36s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:32:04     36s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:32:04     36s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:32:04     36s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Reset routing kernel
[04/01 18:32:04     36s] (I)       Started Initialization ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:32:04     36s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:32:04     36s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Started Generate topology (4T) ( Curr Mem: 1760.80 MB )
[04/01 18:32:04     36s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.81 MB )
[04/01 18:32:04     36s] (I)       total 2D Cap : 116979 = (67391 H, 49588 V)
[04/01 18:32:04     36s] (I)       Started Export 2D cong map ( Curr Mem: 1792.81 MB )
[04/01 18:32:04     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:04     36s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.81 MB )
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     36s] Finished Early Global Route rough congestion estimation: mem = 1792.8M
[04/01 18:32:04     36s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.012, MEM:1792.8M
[04/01 18:32:04     36s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:32:04     36s] OPERPROF: Starting CDPad at level 1, MEM:1792.8M
[04/01 18:32:04     36s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:32:04     36s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.008, MEM:1792.8M
[04/01 18:32:04     36s] OPERPROF: Starting npMain at level 1, MEM:1792.8M
[04/01 18:32:04     36s] OPERPROF:   Starting npPlace at level 2, MEM:1824.8M
[04/01 18:32:04     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1824.8M
[04/01 18:32:04     36s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1792.8M
[04/01 18:32:04     36s] Global placement CDP skipped at cutLevel 7.
[04/01 18:32:04     36s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:32:04     36s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:32:04     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1792.8M
[04/01 18:32:04     36s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:32:04     36s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:32:04     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
[04/01 18:32:04     36s] OPERPROF: Starting npMain at level 1, MEM:1792.8M
[04/01 18:32:04     36s] OPERPROF:   Starting npPlace at level 2, MEM:1824.8M
[04/01 18:32:04     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1824.8M
[04/01 18:32:04     36s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.040, MEM:1792.8M
[04/01 18:32:04     36s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1792.8M
[04/01 18:32:04     36s] Starting Early Global Route rough congestion estimation: mem = 1792.8M
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     36s] (I)       Started Import and model ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Create place DB ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Import place data ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read instances and placement ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read nets ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Create route DB ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       == Non-default Options ==
[04/01 18:32:04     36s] (I)       Print mode                                         : 2
[04/01 18:32:04     36s] (I)       Stop if highly congested                           : false
[04/01 18:32:04     36s] (I)       Maximum routing layer                              : 4
[04/01 18:32:04     36s] (I)       Minimum routing layer                              : 1
[04/01 18:32:04     36s] (I)       Assign partition pins                              : false
[04/01 18:32:04     36s] (I)       Support large GCell                                : true
[04/01 18:32:04     36s] (I)       Number of threads                                  : 4
[04/01 18:32:04     36s] (I)       Number of rows per GCell                           : 6
[04/01 18:32:04     36s] (I)       Max num rows per GCell                             : 32
[04/01 18:32:04     36s] (I)       Method to set GCell size                           : row
[04/01 18:32:04     36s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:04     36s] (I)       Started Import route data (4T) ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Use row-based GCell size
[04/01 18:32:04     36s] (I)       Use row-based GCell align
[04/01 18:32:04     36s] (I)       GCell unit size   : 5600
[04/01 18:32:04     36s] (I)       GCell multiplier  : 6
[04/01 18:32:04     36s] (I)       GCell row height  : 5600
[04/01 18:32:04     36s] (I)       Actual row height : 5600
[04/01 18:32:04     36s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:04     36s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:04     36s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:04     36s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:04     36s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:04     36s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:04     36s] (I)       ============== Default via ===============
[04/01 18:32:04     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     36s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:04     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     36s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:04     36s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:04     36s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:04     36s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     36s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read routing blockages ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read instance blockages ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read PG blockages ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:04     36s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read boundary cut boxes ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:04     36s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:04     36s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:04     36s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:04     36s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:04     36s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read blackboxes ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:04     36s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read prerouted ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:04     36s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read unlegalized nets ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read nets ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:04     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Set up via pillars ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:04     36s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Model blockages into capacity
[04/01 18:32:04     36s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:04     36s] (I)       Started Initialize 3D capacity ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:04     36s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:04     36s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:04     36s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:04     36s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       -- layer congestion ratio --
[04/01 18:32:04     36s] (I)       Layer 1 : 0.100000
[04/01 18:32:04     36s] (I)       Layer 2 : 0.700000
[04/01 18:32:04     36s] (I)       Layer 3 : 0.700000
[04/01 18:32:04     36s] (I)       Layer 4 : 0.700000
[04/01 18:32:04     36s] (I)       ----------------------------
[04/01 18:32:04     36s] (I)       Number of ignored nets                =      0
[04/01 18:32:04     36s] (I)       Number of connected nets              =      0
[04/01 18:32:04     36s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:04     36s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:04     36s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:04     36s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Read aux data ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Others data preparation ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:04     36s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Create route kernel ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Ndr track 0 does not exist
[04/01 18:32:04     36s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:04     36s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:04     36s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:04     36s] (I)       Site width          :   560  (dbu)
[04/01 18:32:04     36s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:04     36s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:04     36s] (I)       GCell width         : 33600  (dbu)
[04/01 18:32:04     36s] (I)       GCell height        : 33600  (dbu)
[04/01 18:32:04     36s] (I)       Grid                :    37    37     4
[04/01 18:32:04     36s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:04     36s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:32:04     36s] (I)       Horizontal capacity : 33600     0 33600     0
[04/01 18:32:04     36s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:04     36s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:04     36s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:04     36s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:04     36s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:04     36s] (I)       Num tracks per GCell: 60.00 60.00 60.00 30.00
[04/01 18:32:04     36s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:04     36s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:04     36s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:04     36s] (I)       --------------------------------------------------------
[04/01 18:32:04     36s] 
[04/01 18:32:04     36s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:04     36s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:04     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:04     36s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:04     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     36s] [NR-eGR] ========================================
[04/01 18:32:04     36s] [NR-eGR] 
[04/01 18:32:04     36s] (I)       blocked tracks on layer1 : = 18542 / 81881 (22.65%)
[04/01 18:32:04     36s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:32:04     36s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:32:04     36s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:32:04     36s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Reset routing kernel
[04/01 18:32:04     36s] (I)       Started Initialization ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:32:04     36s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:32:04     36s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Started Generate topology (4T) ( Curr Mem: 1792.80 MB )
[04/01 18:32:04     36s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.81 MB )
[04/01 18:32:04     36s] (I)       total 2D Cap : 233647 = (131582 H, 102065 V)
[04/01 18:32:04     36s] (I)       Started Export 2D cong map ( Curr Mem: 1792.81 MB )
[04/01 18:32:04     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:04     36s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.81 MB )
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     36s] Finished Early Global Route rough congestion estimation: mem = 1792.8M
[04/01 18:32:04     36s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.013, MEM:1792.8M
[04/01 18:32:04     36s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:32:04     36s] OPERPROF: Starting CDPad at level 1, MEM:1792.8M
[04/01 18:32:04     37s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:32:04     37s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.007, MEM:1792.8M
[04/01 18:32:04     37s] OPERPROF: Starting npMain at level 1, MEM:1792.8M
[04/01 18:32:04     37s] OPERPROF:   Starting npPlace at level 2, MEM:1824.8M
[04/01 18:32:04     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.031, MEM:1826.2M
[04/01 18:32:04     37s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.034, MEM:1794.2M
[04/01 18:32:04     37s] Global placement CDP skipped at cutLevel 9.
[04/01 18:32:04     37s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:32:04     37s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:32:04     37s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1794.2M
[04/01 18:32:04     37s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:32:04     37s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:32:04     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1794.2M
[04/01 18:32:04     37s] OPERPROF: Starting npMain at level 1, MEM:1794.2M
[04/01 18:32:04     37s] OPERPROF:   Starting npPlace at level 2, MEM:1826.2M
[04/01 18:32:04     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1826.2M
[04/01 18:32:04     37s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1794.2M
[04/01 18:32:04     37s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1794.2M
[04/01 18:32:04     37s] Starting Early Global Route rough congestion estimation: mem = 1794.2M
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     37s] (I)       Started Import and model ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Create place DB ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Import place data ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read instances and placement ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read nets ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Create route DB ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       == Non-default Options ==
[04/01 18:32:04     37s] (I)       Print mode                                         : 2
[04/01 18:32:04     37s] (I)       Stop if highly congested                           : false
[04/01 18:32:04     37s] (I)       Maximum routing layer                              : 4
[04/01 18:32:04     37s] (I)       Minimum routing layer                              : 1
[04/01 18:32:04     37s] (I)       Assign partition pins                              : false
[04/01 18:32:04     37s] (I)       Support large GCell                                : true
[04/01 18:32:04     37s] (I)       Number of threads                                  : 4
[04/01 18:32:04     37s] (I)       Number of rows per GCell                           : 3
[04/01 18:32:04     37s] (I)       Max num rows per GCell                             : 32
[04/01 18:32:04     37s] (I)       Method to set GCell size                           : row
[04/01 18:32:04     37s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:04     37s] (I)       Started Import route data (4T) ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Use row-based GCell size
[04/01 18:32:04     37s] (I)       Use row-based GCell align
[04/01 18:32:04     37s] (I)       GCell unit size   : 5600
[04/01 18:32:04     37s] (I)       GCell multiplier  : 3
[04/01 18:32:04     37s] (I)       GCell row height  : 5600
[04/01 18:32:04     37s] (I)       Actual row height : 5600
[04/01 18:32:04     37s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:04     37s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:04     37s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:04     37s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:04     37s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:04     37s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:04     37s] (I)       ============== Default via ===============
[04/01 18:32:04     37s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     37s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:04     37s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     37s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:04     37s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:04     37s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:04     37s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     37s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read routing blockages ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read instance blockages ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read PG blockages ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:04     37s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read boundary cut boxes ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:04     37s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:04     37s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:04     37s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:04     37s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:04     37s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read blackboxes ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:04     37s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read prerouted ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:04     37s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read unlegalized nets ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read nets ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:04     37s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Set up via pillars ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:04     37s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Model blockages into capacity
[04/01 18:32:04     37s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:04     37s] (I)       Started Initialize 3D capacity ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:04     37s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:04     37s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:04     37s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:04     37s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       -- layer congestion ratio --
[04/01 18:32:04     37s] (I)       Layer 1 : 0.100000
[04/01 18:32:04     37s] (I)       Layer 2 : 0.700000
[04/01 18:32:04     37s] (I)       Layer 3 : 0.700000
[04/01 18:32:04     37s] (I)       Layer 4 : 0.700000
[04/01 18:32:04     37s] (I)       ----------------------------
[04/01 18:32:04     37s] (I)       Number of ignored nets                =      0
[04/01 18:32:04     37s] (I)       Number of connected nets              =      0
[04/01 18:32:04     37s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:04     37s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:04     37s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Read aux data ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Others data preparation ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:04     37s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Create route kernel ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Ndr track 0 does not exist
[04/01 18:32:04     37s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:04     37s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:04     37s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:04     37s] (I)       Site width          :   560  (dbu)
[04/01 18:32:04     37s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:04     37s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:04     37s] (I)       GCell width         : 16800  (dbu)
[04/01 18:32:04     37s] (I)       GCell height        : 16800  (dbu)
[04/01 18:32:04     37s] (I)       Grid                :    74    74     4
[04/01 18:32:04     37s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:04     37s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:32:04     37s] (I)       Horizontal capacity : 16800     0 16800     0
[04/01 18:32:04     37s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:04     37s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:04     37s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:04     37s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:04     37s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:04     37s] (I)       Num tracks per GCell: 30.00 30.00 30.00 15.00
[04/01 18:32:04     37s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:04     37s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:04     37s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:04     37s] (I)       --------------------------------------------------------
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:04     37s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:04     37s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:04     37s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:04     37s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     37s] [NR-eGR] ========================================
[04/01 18:32:04     37s] [NR-eGR] 
[04/01 18:32:04     37s] (I)       blocked tracks on layer1 : = 36533 / 163762 (22.31%)
[04/01 18:32:04     37s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:32:04     37s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:32:04     37s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:32:04     37s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Reset routing kernel
[04/01 18:32:04     37s] (I)       Started Initialization ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       numLocalWires=75  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:32:04     37s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:32:04     37s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Generate topology (4T) ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       total 2D Cap : 478828 = (263134 H, 215694 V)
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1a Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1a ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Pattern routing (4T) ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:32:04     37s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:32:04     37s] (I)       Started Add via demand to 2D ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1b Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1b ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:32:04     37s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] (I)       Started Export 2D cong map ( Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:04     37s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.22 MB )
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     37s] Finished Early Global Route rough congestion estimation: mem = 1794.2M
[04/01 18:32:04     37s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.017, MEM:1794.2M
[04/01 18:32:04     37s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:32:04     37s] OPERPROF: Starting CDPad at level 1, MEM:1794.2M
[04/01 18:32:04     37s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:32:04     37s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.011, MEM:1794.2M
[04/01 18:32:04     37s] OPERPROF: Starting npMain at level 1, MEM:1794.2M
[04/01 18:32:04     37s] OPERPROF:   Starting npPlace at level 2, MEM:1826.2M
[04/01 18:32:04     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1827.6M
[04/01 18:32:04     37s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.034, MEM:1795.6M
[04/01 18:32:04     37s] Global placement CDP skipped at cutLevel 11.
[04/01 18:32:04     37s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:32:04     37s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:32:04     37s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1795.6M
[04/01 18:32:04     37s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:32:04     37s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:32:04     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.6M
[04/01 18:32:04     37s] OPERPROF: Starting npMain at level 1, MEM:1795.6M
[04/01 18:32:04     37s] OPERPROF:   Starting npPlace at level 2, MEM:1827.6M
[04/01 18:32:04     37s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1829.1M
[04/01 18:32:04     37s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1832.1M
[04/01 18:32:04     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.257, MEM:1832.1M
[04/01 18:32:04     37s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.260, MEM:1800.0M
[04/01 18:32:04     37s] Iteration 13: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:32:04     37s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:32:04     37s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1800.0M
[04/01 18:32:04     37s] [adp] clock
[04/01 18:32:04     37s] [adp] weight, nr nets, wire length
[04/01 18:32:04     37s] [adp]      0        1  1205.457000
[04/01 18:32:04     37s] [adp] data
[04/01 18:32:04     37s] [adp] weight, nr nets, wire length
[04/01 18:32:04     37s] [adp]      0       27  6672.909000
[04/01 18:32:04     37s] [adp] 0.000000|0.000000|0.000000
[04/01 18:32:04     37s] Iteration 14: Total net bbox = 7.878e+03 (3.94e+03 3.94e+03)
[04/01 18:32:04     37s]               Est.  stn bbox = 8.155e+03 (4.07e+03 4.08e+03)
[04/01 18:32:04     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1800.0M
[04/01 18:32:04     37s] *** cost = 7.878e+03 (3.94e+03 3.94e+03) (cpu for global=0:00:00.7) real=0:00:00.0***
[04/01 18:32:04     37s] Placement multithread real runtime: 0:00:00.0 with 4 threads.
[04/01 18:32:04     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1800.0M
[04/01 18:32:04     37s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:32:04     37s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
[04/01 18:32:04     37s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:32:04     37s] Type 'man IMPSP-9025' for more detail.
[04/01 18:32:04     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1800.0M
[04/01 18:32:04     37s] z: 2, totalTracks: 1
[04/01 18:32:04     37s] z: 4, totalTracks: 1
[04/01 18:32:04     37s] #spOpts: mergeVia=F 
[04/01 18:32:04     37s] All LLGs are deleted
[04/01 18:32:04     37s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1800.0M
[04/01 18:32:04     37s] Core basic site is CoreSite
[04/01 18:32:04     37s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1800.0M
[04/01 18:32:04     37s] Fast DP-INIT is on for default
[04/01 18:32:04     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:32:04     37s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.015, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:       Starting CMU at level 4, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1800.0M
[04/01 18:32:04     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1800.0MB).
[04/01 18:32:04     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.023, MEM:1800.0M
[04/01 18:32:04     37s] TDRefine: refinePlace mode is spiral
[04/01 18:32:04     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12590.5
[04/01 18:32:04     37s] OPERPROF: Starting RefinePlace at level 1, MEM:1800.0M
[04/01 18:32:04     37s] *** Starting refinePlace (0:00:37.5 mem=1800.0M) ***
[04/01 18:32:04     37s] Total net bbox length = 7.878e+03 (3.938e+03 3.940e+03) (ext = 7.268e+03)
[04/01 18:32:04     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:32:04     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1800.0M
[04/01 18:32:04     37s] Starting refinePlace ...
[04/01 18:32:04     37s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:32:04     37s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1800.0MB) @(0:00:37.5 - 0:00:37.5).
[04/01 18:32:04     37s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:32:04     37s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:32:04     37s] tweakage running in 4 threads.
[04/01 18:32:04     37s] Placement tweakage begins.
[04/01 18:32:04     37s] wire length = 6.956e+02
[04/01 18:32:04     37s] wire length = 6.677e+02
[04/01 18:32:04     37s] Placement tweakage ends.
[04/01 18:32:04     37s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] Running Spiral MT with 4 threads  fetchWidth=64 
[04/01 18:32:04     37s] Move report: legalization moves 22 insts, mean move: 2.36 um, max move: 5.47 um spiral
[04/01 18:32:04     37s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:32:04     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1800.0MB) @(0:00:37.5 - 0:00:37.5).
[04/01 18:32:04     37s] Move report: Detail placement moves 22 insts, mean move: 2.36 um, max move: 5.47 um 
[04/01 18:32:04     37s] 	Max move on inst (g374): (615.09, 622.94) --> (614.88, 617.68)
[04/01 18:32:04     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1800.0MB
[04/01 18:32:04     37s] Statistics of distance of Instance movement in refine placement:
[04/01 18:32:04     37s]   maximum (X+Y) =         5.47 um
[04/01 18:32:04     37s]   inst (g374) with max move: (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:32:04     37s]   mean    (X+Y) =         2.36 um
[04/01 18:32:04     37s] Summary Report:
[04/01 18:32:04     37s] Instances move: 22 (out of 22 movable)
[04/01 18:32:04     37s] Instances flipped: 0
[04/01 18:32:04     37s] Mean displacement: 2.36 um
[04/01 18:32:04     37s] Max displacement: 5.47 um (Instance: g374) (615.092, 622.94) -> (614.88, 617.68)
[04/01 18:32:04     37s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: aor311d1
[04/01 18:32:04     37s] Total instances moved : 22
[04/01 18:32:04     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.013, MEM:1800.0M
[04/01 18:32:04     37s] Total net bbox length = 7.836e+03 (3.907e+03 3.929e+03) (ext = 7.244e+03)
[04/01 18:32:04     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1800.0MB
[04/01 18:32:04     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1800.0MB) @(0:00:37.5 - 0:00:37.5).
[04/01 18:32:04     37s] *** Finished refinePlace (0:00:37.5 mem=1800.0M) ***
[04/01 18:32:04     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12590.5
[04/01 18:32:04     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.015, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1800.0M
[04/01 18:32:04     37s] All LLGs are deleted
[04/01 18:32:04     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1800.0M
[04/01 18:32:04     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1792.0M
[04/01 18:32:04     37s] *** End of Placement (cpu=0:00:00.8, real=0:00:01.0, mem=1792.0M) ***
[04/01 18:32:04     37s] z: 2, totalTracks: 1
[04/01 18:32:04     37s] z: 4, totalTracks: 1
[04/01 18:32:04     37s] #spOpts: mergeVia=F 
[04/01 18:32:04     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1792.0M
[04/01 18:32:04     37s] Core basic site is CoreSite
[04/01 18:32:04     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1792.0M
[04/01 18:32:04     37s] Fast DP-INIT is on for default
[04/01 18:32:04     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:32:04     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1792.0M
[04/01 18:32:04     37s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:32:04     37s] Density distribution unevenness ratio = 99.679%
[04/01 18:32:04     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.0M
[04/01 18:32:04     37s] All LLGs are deleted
[04/01 18:32:04     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.0M
[04/01 18:32:04     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1792.0M
[04/01 18:32:04     37s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:32:04     37s] Set Using Default Delay Limit as 101.
[04/01 18:32:04     37s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:32:04     37s] Set Default Net Delay as 0 ps.
[04/01 18:32:04     37s] Set Default Net Load as 0 pF. 
[04/01 18:32:04     37s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:32:04     37s] Effort level <high> specified for reg2reg_tmp.12590 path_group
[04/01 18:32:04     37s] #################################################################################
[04/01 18:32:04     37s] # Design Stage: PreRoute
[04/01 18:32:04     37s] # Design Name: lock
[04/01 18:32:04     37s] # Design Mode: 90nm
[04/01 18:32:04     37s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:32:04     37s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:32:04     37s] # Signoff Settings: SI Off 
[04/01 18:32:04     37s] #################################################################################
[04/01 18:32:04     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1807.4M, InitMEM = 1807.4M)
[04/01 18:32:04     37s] Calculate delays in BcWc mode...
[04/01 18:32:04     37s] Start delay calculation (fullDC) (4 T). (MEM=1807.38)
[04/01 18:32:04     37s] End AAE Lib Interpolated Model. (MEM=1818.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:04     37s] Total number of fetched objects 28
[04/01 18:32:04     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:32:04     37s] End delay calculation. (MEM=1972.67 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:04     37s] End delay calculation (fullDC). (MEM=1972.67 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:32:04     37s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1972.7M) ***
[04/01 18:32:04     37s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:32:04     37s] Set Using Default Delay Limit as 1000.
[04/01 18:32:04     37s] Set Default Net Delay as 1000 ps.
[04/01 18:32:04     37s] Set Default Net Load as 0.5 pF. 
[04/01 18:32:04     37s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] Starting congRepair ...
[04/01 18:32:04     37s] User Input Parameters:
[04/01 18:32:04     37s] - Congestion Driven    : On
[04/01 18:32:04     37s] - Timing Driven        : Off
[04/01 18:32:04     37s] - Area-Violation Based : On
[04/01 18:32:04     37s] - Start Rollback Level : -5
[04/01 18:32:04     37s] - Legalized            : On
[04/01 18:32:04     37s] - Window Based         : Off
[04/01 18:32:04     37s] - eDen incr mode       : Off
[04/01 18:32:04     37s] - Small incr mode      : Off
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:32:04     37s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:32:04     37s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1963.2M
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     37s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1963.2M
[04/01 18:32:04     37s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1963.2M
[04/01 18:32:04     37s] Starting Early Global Route congestion estimation: mem = 1963.2M
[04/01 18:32:04     37s] (I)       Started Import and model ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Create place DB ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Import place data ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read instances and placement ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read nets ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Create route DB ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       == Non-default Options ==
[04/01 18:32:04     37s] (I)       Maximum routing layer                              : 4
[04/01 18:32:04     37s] (I)       Minimum routing layer                              : 1
[04/01 18:32:04     37s] (I)       Number of threads                                  : 4
[04/01 18:32:04     37s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:32:04     37s] (I)       Method to set GCell size                           : row
[04/01 18:32:04     37s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:32:04     37s] (I)       Started Import route data (4T) ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Use row-based GCell size
[04/01 18:32:04     37s] (I)       Use row-based GCell align
[04/01 18:32:04     37s] (I)       GCell unit size   : 5600
[04/01 18:32:04     37s] (I)       GCell multiplier  : 1
[04/01 18:32:04     37s] (I)       GCell row height  : 5600
[04/01 18:32:04     37s] (I)       Actual row height : 5600
[04/01 18:32:04     37s] (I)       GCell align ref   : 124880 124880
[04/01 18:32:04     37s] [NR-eGR] Track table information for default rule: 
[04/01 18:32:04     37s] [NR-eGR] M1 has single uniform track structure
[04/01 18:32:04     37s] [NR-eGR] M2 has single uniform track structure
[04/01 18:32:04     37s] [NR-eGR] M3 has single uniform track structure
[04/01 18:32:04     37s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:32:04     37s] (I)       ============== Default via ===============
[04/01 18:32:04     37s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     37s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:32:04     37s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     37s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:32:04     37s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:32:04     37s] (I)       | 3 |    3  VL         |    3  VL        |
[04/01 18:32:04     37s] (I)       +---+------------------+-----------------+
[04/01 18:32:04     37s] (I)       Started Read blockages ( Layer 1-4 ) ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read routing blockages ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read instance blockages ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read PG blockages ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] [NR-eGR] Read 4382 PG shapes
[04/01 18:32:04     37s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read boundary cut boxes ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:32:04     37s] [NR-eGR] #Instance Blockages : 489
[04/01 18:32:04     37s] [NR-eGR] #PG Blockages       : 4382
[04/01 18:32:04     37s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:32:04     37s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:32:04     37s] (I)       Finished Read blockages ( Layer 1-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read blackboxes ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:32:04     37s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read prerouted ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:32:04     37s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read unlegalized nets ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read nets ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:32:04     37s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Set up via pillars ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       early_global_route_priority property id does not exist.
[04/01 18:32:04     37s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Model blockages into capacity
[04/01 18:32:04     37s] (I)       Read Num Blocks=4871  Num Prerouted Wires=0  Num CS=0
[04/01 18:32:04     37s] (I)       Started Initialize 3D capacity ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Layer 0 (H) : #blockages 1390 : #preroutes 0
[04/01 18:32:04     37s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:32:04     37s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:32:04     37s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:32:04     37s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       -- layer congestion ratio --
[04/01 18:32:04     37s] (I)       Layer 1 : 0.100000
[04/01 18:32:04     37s] (I)       Layer 2 : 0.700000
[04/01 18:32:04     37s] (I)       Layer 3 : 0.700000
[04/01 18:32:04     37s] (I)       Layer 4 : 0.700000
[04/01 18:32:04     37s] (I)       ----------------------------
[04/01 18:32:04     37s] (I)       Number of ignored nets                =      0
[04/01 18:32:04     37s] (I)       Number of connected nets              =      0
[04/01 18:32:04     37s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:32:04     37s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:32:04     37s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:32:04     37s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Read aux data ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Others data preparation ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:32:04     37s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Create route kernel ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Ndr track 0 does not exist
[04/01 18:32:04     37s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:32:04     37s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:32:04     37s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:32:04     37s] (I)       Site width          :   560  (dbu)
[04/01 18:32:04     37s] (I)       Row height          :  5600  (dbu)
[04/01 18:32:04     37s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:32:04     37s] (I)       GCell width         :  5600  (dbu)
[04/01 18:32:04     37s] (I)       GCell height        :  5600  (dbu)
[04/01 18:32:04     37s] (I)       Grid                :   222   222     4
[04/01 18:32:04     37s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:32:04     37s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:32:04     37s] (I)       Horizontal capacity :  5600     0  5600     0
[04/01 18:32:04     37s] (I)       Default wire width  :   230   280   280   440
[04/01 18:32:04     37s] (I)       Default wire space  :   230   280   280   460
[04/01 18:32:04     37s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:32:04     37s] (I)       Default pitch size  :   560   560   560  1120
[04/01 18:32:04     37s] (I)       First track coord   :   560   280   560  1400
[04/01 18:32:04     37s] (I)       Num tracks per GCell: 10.00 10.00 10.00  5.00
[04/01 18:32:04     37s] (I)       Total num of tracks :  2213  2214  2213  1106
[04/01 18:32:04     37s] (I)       Num of masks        :     1     1     1     1
[04/01 18:32:04     37s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:32:04     37s] (I)       --------------------------------------------------------
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] [NR-eGR] ============ Routing rule table ============
[04/01 18:32:04     37s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:32:04     37s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:32:04     37s] (I)       Pitch:  L1=560  L2=560  L3=560  L4=1120
[04/01 18:32:04     37s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:32:04     37s] [NR-eGR] ========================================
[04/01 18:32:04     37s] [NR-eGR] 
[04/01 18:32:04     37s] (I)       blocked tracks on layer1 : = 108762 / 491286 (22.14%)
[04/01 18:32:04     37s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:32:04     37s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:32:04     37s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:32:04     37s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Reset routing kernel
[04/01 18:32:04     37s] (I)       Started Global Routing ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Initialization ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       totalPins=81  totalGlobalPin=79 (97.53%)
[04/01 18:32:04     37s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Net group 1 ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Started Generate topology (4T) ( Curr Mem: 1963.16 MB )
[04/01 18:32:04     37s] (I)       Finished Generate topology (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       total 2D Cap : 1460388 = (788704 H, 671684 V)
[04/01 18:32:04     37s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [1, 4]
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1a Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1a ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Pattern routing (4T) ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:04     37s] (I)       Started Add via demand to 2D ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1b Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1b ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:04     37s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:32:04     37s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:32:04     37s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:32:04     37s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1c Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1c ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:04     37s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1d Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1d ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:04     37s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1e Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1e ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Route legalization ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Usage: 111 = (53 H, 58 V) = (0.01% H, 0.01% V) = (2.968e+02um H, 3.248e+02um V)
[04/01 18:32:04     37s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.216000e+02um
[04/01 18:32:04     37s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] (I)       ============  Phase 1l Route ============
[04/01 18:32:04     37s] (I)       Started Phase 1l ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Layer assignment (4T) ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Current Layer assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Layer assignment (4T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Clean cong LA ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:32:04     37s] (I)       Layer  1:     380717         2         1         290      490330    ( 0.06%) 
[04/01 18:32:04     37s] (I)       Layer  2:     445996        75         0       29040      461580    ( 5.92%) 
[04/01 18:32:04     37s] (I)       Layer  3:     406307        43         0       30630      459990    ( 6.24%) 
[04/01 18:32:04     37s] (I)       Layer  4:     223997         0         0       17485      227825    ( 7.13%) 
[04/01 18:32:04     37s] (I)       Total:       1457017       120         1       77445     1639725    ( 4.51%) 
[04/01 18:32:04     37s] (I)       
[04/01 18:32:04     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:32:04     37s] [NR-eGR]                        OverCon            
[04/01 18:32:04     37s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:32:04     37s] [NR-eGR]       Layer                (1)    OverCon 
[04/01 18:32:04     37s] [NR-eGR] ----------------------------------------------
[04/01 18:32:04     37s] [NR-eGR]      M1  (1)         1( 0.00%)   ( 0.00%) 
[04/01 18:32:04     37s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:32:04     37s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:32:04     37s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:32:04     37s] [NR-eGR] ----------------------------------------------
[04/01 18:32:04     37s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[04/01 18:32:04     37s] [NR-eGR] 
[04/01 18:32:04     37s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Export 3D cong map ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       total 2D Cap : 1465167 = (792513 H, 672654 V)
[04/01 18:32:04     37s] (I)       Started Export 2D cong map ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:32:04     37s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:32:04     37s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1995.2M
[04/01 18:32:04     37s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.047, MEM:1995.2M
[04/01 18:32:04     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:1995.2M
[04/01 18:32:04     37s] [hotspot] +------------+---------------+---------------+
[04/01 18:32:04     37s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:32:04     37s] [hotspot] +------------+---------------+---------------+
[04/01 18:32:04     37s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:32:04     37s] [hotspot] +------------+---------------+---------------+
[04/01 18:32:04     37s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:32:04     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:32:04     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1995.2M
[04/01 18:32:04     37s] Skipped repairing congestion.
[04/01 18:32:04     37s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1995.2M
[04/01 18:32:04     37s] Starting Early Global Route wiring: mem = 1995.2M
[04/01 18:32:04     37s] (I)       Started Free existing wires ( Curr Mem: 1995.16 MB )
[04/01 18:32:04     37s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.16 MB )
[04/01 18:32:04     37s] (I)       ============= Track Assignment ============
[04/01 18:32:04     37s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1995.16 MB )
[04/01 18:32:04     37s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.16 MB )
[04/01 18:32:04     37s] (I)       Started Track Assignment (4T) ( Curr Mem: 1995.16 MB )
[04/01 18:32:04     37s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:32:04     37s] (I)       Current Track Assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.16 MB )
[04/01 18:32:04     37s] (I)       Run Multi-thread track assignment
[04/01 18:32:04     37s] (I)       Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Export ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Started Export DB wires ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Started Export all nets (4T) ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:32:04     37s] [NR-eGR]     M1  (1H) length: 1.019200e+02um, number of vias: 91
[04/01 18:32:04     37s] [NR-eGR]     M2  (2V) length: 3.388000e+02um, number of vias: 47
[04/01 18:32:04     37s] [NR-eGR]     M3  (3H) length: 2.038400e+02um, number of vias: 0
[04/01 18:32:04     37s] [NR-eGR]  TOP_M  (4V) length: 0.000000e+00um, number of vias: 0
[04/01 18:32:04     37s] [NR-eGR] Total length: 6.445600e+02um, number of vias: 138
[04/01 18:32:04     37s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:32:04     37s] [NR-eGR] Total eGR-routed clock nets wire length: 2.072000e+01um 
[04/01 18:32:04     37s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:32:04     37s] (I)       Started Update net boxes ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Update timing ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Started Postprocess design ( Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.17 MB )
[04/01 18:32:04     37s] Early Global Route wiring runtime: 0.01 seconds, mem = 1995.2M
[04/01 18:32:04     37s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1995.2M
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:32:04     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:32:04     37s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:32:04     37s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:32:04     37s] *** Finishing placeDesign default flow ***
[04/01 18:32:04     37s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1802.2M **
[04/01 18:32:04     37s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:32:04     37s] 
[04/01 18:32:04     37s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:32:04     37s] Severity  ID               Count  Summary                                  
[04/01 18:32:04     37s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/01 18:32:04     37s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/01 18:32:04     37s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/01 18:32:04     37s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[04/01 18:32:04     37s] *** Message Summary: 20 warning(s), 0 error(s)
[04/01 18:32:04     37s] 
[04/01 18:32:12     38s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr  1 18:32:12 2025
  Total CPU time:     0:00:39
  Total real time:    0:02:41
  Peak memory (main): 1242.05MB

[04/01 18:32:12     38s] 
[04/01 18:32:12     38s] *** Memory Usage v#1 (Current mem = 1806.262M, initial mem = 284.301M) ***
[04/01 18:32:12     38s] 
[04/01 18:32:12     38s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:32:12     38s] Severity  ID               Count  Summary                                  
[04/01 18:32:12     38s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/01 18:32:12     38s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/01 18:32:12     38s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[04/01 18:32:12     38s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[04/01 18:32:12     38s] ERROR     IMPSYT-6300          6  Failed to execute command '%s'. For more...
[04/01 18:32:12     38s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[04/01 18:32:12     38s] WARNING   IMPDC-1629          10  The default delay limit was set to %d. T...
[04/01 18:32:12     38s] WARNING   IMPSP-9531           5  Turning off clkGateAware when timingDriv...
[04/01 18:32:12     38s] WARNING   IMPSP-9025           5  No scan chain specified/traced.          
[04/01 18:32:12     38s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/01 18:32:12     38s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/01 18:32:12     38s] ERROR     IMPIMEX-7031         3  %s more than once in the same Innovus se...
[04/01 18:32:12     38s] WARNING   IMPPSP-1003         80  Found use of '%s'. This will continue to...
[04/01 18:32:12     38s] *** Message Summary: 1685 warning(s), 9 error(s)
[04/01 18:32:12     38s] 
[04/01 18:32:12     38s] --- Ending "Innovus" (totcpu=0:00:38.8, real=0:02:39, mem=1806.3M) ---
