[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DAC121S101CIMKX/NOPB production of TEXAS INSTRUMENTS from the text:POWER-ON\nRESET\nDAC\nREGISTER\nINPUT\nCONTROL\nLOGIC12-BIT DAC\n1212\nPOWER-DOWN\nCONTROL\nLOGICBUFFER\n1k 100k\nSCLK DIN SYNCREF(+)   REF(-)VAGND\nDAC121S101\nVOUT\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nDAC121S101/-Q1 12-Bit MicroPower, RRODigital-to-Analog Converter\n1Features 3Description\nThe DAC121S101 device isafull-featured, general-\n1•DAC121S101-Q1 isAEC-Q100 Grade 1Qualified\npurpose, 12-bit voltage-output digital-to-analogandisManufactured onanAutomotive Gradeconverter (DAC) thatcanoperate from asingle 2.7-VFlow.to5.5-V supply andconsumes just177µAofcurrent\n•Ensured Monotonicity at3.6V.The on-chip output amplifier allows rail-to-\nrailoutput swing and thethree wire serial interface •Low Power Operation\noperates atclock rates upto30MHz over the•Rail-to-Rail Voltage Outputspecified supply voltage range andiscompatible with•Power-on Reset toZero Volts Outputstandard SPI™,QSPI, MICROWIRE and DSP\n•Wide Temperature Range of−40°Cto+125 °C interfaces. Competitive devices arelimited to20-MHz\nclock rates atsupply voltages inthe2.7Vto3.6V •Wide Power Supply Range of2.7Vto5.5V\nrange.•Small Packages\nThesupply voltage fortheDAC121S101 serves asits •Power Down Feature\nvoltage reference, providing the widest possible•KeySpecificationsoutput dynamic range. Apower-on reset circuit\n–12-Bit Resolution ensures thattheDAC output powers uptozero volts\nand remains there until there isavalid write tothe –DNL -0.15, +0.25 LSB (Typical)\ndevice. Apower-down feature reduces power–8-µsOutput Settling Time (Typical)consumption toless than amicroWatt.\n–4-mV Zero Code Error (Typical)\nThe lowpower consumption and small packages of–Full-Scale Error at−0.06 %FS (Typical)theDAC121S101 make itanexcellent choice foruse\n–0.64-mW (3.6-V) /1.43-mW (5.5-V) Normal inbattery operated equipment.\nMode Power Consumption (Typical)\nDevice Information(1)–0.14- µW(3.6-V) /0.39- µW(5.5-V) Power-\nPART NUMBER PACKAGE BODY SIZE (NOM) Down Mode (Typical)\nSOT (6) 2.90 mm×1.60 mm\nDAC121S1012Applications VSSOP (8) 3.00 mm×3.00 mm\nDAC121S101-Q1 SOT (6) 2.90 mm×1.60 mm •Battery-Powered Instruments\n(1)Forallavailable packages, see theorderable addendum at •Digital Gain andOffset Adjustment\ntheendofthedata sheet.•Programmable Voltage andCurrent Sources\n•Programmable Attenuators\n•Automotive\nSimplified Block Diagram DNL vs.Output Code\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nTable ofContents\n8.5 Programming ........................................................... 18 1Features .................................................................. 1\n9Application andImplementation ........................ 19 2Applications ........................................................... 1\n9.1 Application Information ............................................ 19 3Description ............................................................. 1\n9.2 Typical Application ................................................. 214Revision History ..................................................... 2\n10Power Supply Recommendations ..................... 235Description continued ........................................... 3\n10.1 Using References asPower Supplies................... 236PinConfiguration andFunctions ......................... 3\n11Layout ................................................................... 257Specifications ......................................................... 4\n11.1 Layout Guidelines ................................................. 257.1 Absolute Maximum Ratings ...................................... 4\n11.2 Layout Example .................................................... 267.2 ESD Ratings .............................................................. 4\n12Device andDocumentation Support ................. 267.3 Recommended Operating Conditions ....................... 5\n12.1 Device Support .................................................... 267.4 Thermal Information .................................................. 5\n12.2 Documentation Support ........................................ 277.5 Electrical Characteristics .......................................... 5\n12.3 Related Links ........................................................ 277.6 ACandTiming Characteristics ................................ 7\n12.4 Community Resources .......................................... 277.7 Typical Characteristics ............................................ 10\n12.5 Trademarks ........................................................... 278Detailed Description ............................................ 16\n12.6 Electrostatic Discharge Caution ............................ 278.1 Overview ................................................................. 16\n12.7 Glossary ................................................................ 278.2 Functional Block Diagram ....................................... 16\n13Mechanical, Packaging, andOrderable8.3 Feature Description ................................................. 16Information ........................................................... 288.4 Device Functional Modes ........................................ 17\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(March 2013) toRevision J Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision H(February 2010) toRevision I Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 25\n2 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nVSSOP1\n2\n3\n48\n7\n6\n5GND\nDIN\nSCLKVA \nNC\nNC\nVOUT SYNC\nSOT\nDINSCLK\nVA GNDVOUT 1\n2\n36\n5\n4SYNC\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\n5Description continued\nThe DAC121S101 isadirect replacement fortheAD5320 and theDAC7512 and isone ofafamily ofpin\ncompatible DACs, including the8-bit DAC081S101 and the10-bit DAC101S101. The DAC121S101 operates\nover theextended industrial temperature range of−40°Cto+105 °Cwhile theDAC121S101-Q1 operates over\ntheGrade 1automotive temperature range of−40°Cto+125 °C.The DAC121S101 isavailable ina6-lead SOT\nandan8-lead VSSOP andtheDAC121S101-Q1 isavailable inthe6-lead SOT only.\n6PinConfiguration andFunctions\nDDC PackageDAC121S101 (Only) DGK Package6-Pin SOT8-Pin VSSOPTopViewTopView\nPinFunctions\nPIN\nI/O DESCRIPTION VSSOPNAME SOT NO.NO.\nSerial Data Input. Data isclocked intothe16-bit shift register onthefalling edges ofSCLKDIN 4 7 Inputafter thefallofSYNC.\nGND 2 8 — Ground reference forallon-chip circuitry.\n2\nNC — — NoConnect. There isnointernal connection tothese pins.\n3\nSerial Clock Input. Data isclocked intotheinput shift register onthefalling edges ofthisSCLK 5 6 Inputpin.\nFrame synchronization input forthedata input. When thispingoes low, itenables theinput\nshift register anddata istransferred onthefalling edges ofSCLK. TheDAC isupdated onSYNC 6 5 Inputthe16th clock cycle unless SYNC isbrought high before the16th clock, inwhich case the\nrising edge ofSYNC acts asaninterrupt andthewrite sequence isignored bytheDAC.\nVA 3 1 — Power supply andReference input. Should bedecoupled toGND.\nVOUT 1 4 Output DAC Analog Output Voltage.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nSupply Voltage, VA 6.5 V\nVoltage onanyInput Pin −0.3 (VA+0.3) V\nInput Current atAnyPin(3)10 mA\nPackage Input Current(3)20 mA\nPower Consumption atTA=25°C See(4)\nSoldering Temperature, Infrared, 10Seconds(5)235 °C\nStorage Temperature, Tstg −65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages aremeasured with respect toGND =0V,unless otherwise specified\n(3) When theinput voltage atanypinexceeds thepower supplies (that is,less than GND, orgreater than VA),thecurrent atthatpinmust\nbelimited to10mA. The20-mA maximum package input current rating limits thenumber ofpins thatcansafely exceed thepower\nsupplies with aninput current of10mAtotwo.\n(4) Theabsolute maximum junction temperature (TJMAX)forthisdevice is150°C.Themaximum allowable power dissipation isdictated by\nTJMAX,thejunction-to-ambient thermal resistance (θJA),andtheambient temperature (TA),andcanbecalculated using theformula\nPDMAX =(TJMAX−TA)/θJA.Thevalues formaximum power dissipation willbereached only when thedevice isoperated inasevere\nfault condition (e.g., when input oroutput pins aredriven beyond thepower supply voltages, orthepower supply polarity isreversed).\nObviously, such conditions must always beavoided.\n(5) See thesection entitled "Surface Mount "found inanypost 1986 National Semiconductor Linear Data Book formethods ofsoldering\nsurface mount devices.\n7.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV(ESD) Electrostatic discharge V\nMachine Model ±250\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n4 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nI/O\nGNDTO INTERNAL\nCIRCUITRY\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN NOM MAX UNIT\nDAC121S101 −40 TA 105 °C\nOperating Temperature Range\nDAC121S101-Q1 −40 TA 125 °C\nSupply Voltage, VA 2.7 5.5 V\nAnyInput Voltage(3)−0.1 (VA+0.1) V\nOutput Load 0 1500 pF\nSCLK Frequency 30 MHz\n(1) Absolute Maximum Ratings indicate limits beyond which damage tothedevice may occur. Recommended Operating Ratings indicate\nconditions forwhich thedevice isfunctional, butdonotensure specific performance limits. Forensured specifications andtest\nconditions, seetheElectrical Characteristics .Theensured specifications apply only forthetestconditions listed. Some performance\ncharacteristics may degrade when thedevice isnotoperated under thelisted testconditions.\n(2) Allvoltages aremeasured with respect toGND =0V,unless otherwise specified\n(3) Theanalog inputs areprotected asshown below. Input voltage magnitudes uptoVA+300mVorto300mVbelow GND willnot\ndamage thisdevice. However, errors intheconversion result canoccur ifanyinput goes above VAorbelow GND bymore than 100mV.\nForexample, ifVAis2.7V DC,ensure that−100mV≤input voltages ≤2.8V DCtoensure accurate conversions.\n7.4 Thermal Information\nDAC121S101, DAC121S101-Q1\nTHERMAL METRIC(1)DGK (VSSOP) DDC (SOT) UNIT\n8PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 240 250 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n7.5 Electrical Characteristics\nThefollowing specifications apply forVA=2.7Vto5.5V,RL=2kΩtoGND, CL=200pFtoGND, fSCLK=30MHz, input code\nrange 48to4047. Alllimits areforTA=25°C,unless otherwise specified.\nPARAMETER TEST CONDITIONS MIN(1)TYP(1)MAX(1)UNIT\nSTATIC PERFORMANCE\nResolution TMIN≤TA≤TMAX 12 Bits\nMonotonicity TMIN≤TA≤TMAX 12 Bits\nTA=25°C ±2.6\nINL Integral Non-Linearity Over Decimal codes 48to4047 LSB\nTMIN≤TA≤TMAX ±8\nTA=25°C −0.15 +0.25 LSB\nVA=2.7Vto5.5V\nTMIN≤TA≤TMAX −0.7 +1 LSB\nDNL Differential Non-Linearity\nTA=25°C ±0.11\nVA=4.5Vto5.5V(2)LSB\nTMIN≤TA≤TMAX ±0.5\nTA=25°C +4\nZE Zero Code Error IOUT=0 mV\nTMIN≤TA≤TMAX +15\nTA=25°C −0.06\nFSE Full-Scale Error IOUT=0 %FSR\nTMIN≤TA≤TMAX −1\nTA=25°C −0.1\nGE Gain Error Allones Loaded toDAC register %FSR\nTMIN≤TA≤TMAX ±1\nZCED Zero Code Error Drift −20 µV/°C\n(1) Typical figures areatTJ=25°C,andrepresent most likely parametric norms. Test limits arespecified toTI\'sAOQL (Average Outgoing\nQuality Level).\n(2) This parameter isspecified bydesign and/or characterization andisnottested inproduction.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nElectrical Characteristics (continued)\nThefollowing specifications apply forVA=2.7Vto5.5V,RL=2kΩtoGND, CL=200pFtoGND, fSCLK=30MHz, input code\nrange 48to4047. Alllimits areforTA=25°C,unless otherwise specified.\nPARAMETER TEST CONDITIONS MIN(1)TYP(1)MAX(1)UNIT\nVA=3V −0.7 ppm/ °C\nTCGE Gain Error Tempco\nVA=5V −1 ppm/ °C\nOUTPUT CHARACTERISTICS\nOutput Voltage Range(2)TMIN≤TA≤TMAX 0 VA V\nVA=3V,IOUT=10µA 1.8 mV\nVA=3V,IOUT=100µA 5 mV\nZCO Zero Code Output\nVA=5V,IOUT=10µA 3.7 mV\nVA=5V,IOUT=100µA 5.4 mV\nVA=3V,IOUT=10µA 2.997 V\nVA=3V,IOUT=100µA 2.99 V\nFSO FullScale Output\nVA=5V,IOUT=10µA 4.995 V\nVA=5V,IOUT=100µA 4.992 V\nRL=∞ 1500 pF\nMaximum Load Capacitance\nRL=2kΩ 1500 pF\nDCOutput Impedance 1.3 Ohm\nVA=5V,VOUT=0V,−63 mAInput code =FFFh\nVA=3V,VOUT=0V,−50 mAInput code =FFFh\nIOS Output Short Circuit Current\nVA=5V,VOUT=5V,74 mAInput code =000h\nVA=3V,VOUT=3V,53 mAInput code =000h\nLOGIC INPUT\nIIN Input Current(2)TMIN≤TA≤TMAX ±1 µA\nVA=5V0.8 VTMIN≤TA≤TMAXVIL Input Low Voltage(2)\nVA=3V0.5 VTMIN≤TA≤TMAX\nVA=5V2.4 VTMIN≤TA≤TMAXVIH Input High Voltage(2)\nVA=3V2.1 VTMIN≤TA≤TMAX\nCIN Input Capacitance(2)TMIN≤TA≤TMAX 3 pF\nPOWER REQUIREMENTS\nTA=25°C 260\nVA=5.5V µA\nTMIN≤TA≤TMAX 312Normal Mode\nfSCLK=30MHzTA=25°C 177\nVA=3.6V µA\nTMIN≤TA≤TMAX 217\nTA=25°C 224\nVA=5.5V µA\nTMIN≤TA≤TMAX 279Normal Mode\nfSCLK=20MHzTA=25°C 158\nVA=3.6V µA\nTMIN≤TA≤TMAX 197\nVA=5.5V 153 µASupply Current (output Normal ModeIAunloaded) fSCLK=0VA=3.6V 118 µA\nVA=5V 84 µAAllPDModes,\nfSCLK=30MHzVA=3V 42 µA\nVA=5V 56 µAAllPDModes,\nfSCLK=20MHzVA=3V 28 µA\nTA=25°C 0.07\nVA=5.5V µA\nTMIN≤TA≤TMAX 1AllPDModes,\nfSCLK=0(2)TA=25°C 0.04\nVA=3.6V µA\nTMIN≤TA≤TMAX 1\n6 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nElectrical Characteristics (continued)\nThefollowing specifications apply forVA=2.7Vto5.5V,RL=2kΩtoGND, CL=200pFtoGND, fSCLK=30MHz, input code\nrange 48to4047. Alllimits areforTA=25°C,unless otherwise specified.\nPARAMETER TEST CONDITIONS MIN(1)TYP(1)MAX(1)UNIT\nTA=25°C 1.43\nVA=5.5V mW\nTMIN≤TA≤TMAX 1.72Normal Mode\nfSCLK=30MHzTA=25°C 0.64\nVA=3.6V mW\nTMIN≤TA≤TMAX 0.78\nTA=25°C 1.23\nVA=5.5V mW\nTMIN≤TA≤TMAX 1.53Normal Mode\nfSCLK=20MHzTA=25°C 0.57\nVA=3.6V mW\nTMIN≤TA≤TMAX 0.71\nVA=5.5V 0.84 µWPower Consumption (output Normal ModePCunloaded) fSCLK=0VA=3.6V 0.42 µW\nVA=5V 0.42 µWAllPDModes,\nfSCLK=30MHzVA=3V 0.13 µW\nVA=5V 0.28 µWAllPDModes,\nfSCLK=20MHzVA=3V 0.08 µW\nTA=25°C 0.39\nVA=5.5V µW\nTMIN≤TA≤TMAX 5.5AllPDModes,\nfSCLK=0(2)TA=25°C 0.14\nVA=3.6V µW\nTMIN≤TA≤TMAX 3.6\nVA=5V 91%\nIOUT/IA Power Efficiency ILOAD =2mA\nVA=3V 94%\n7.6 ACandTiming Characteristics\nThefollowing specifications apply forVA=2.7Vto5.5V,RL=2kΩtoGND, CL=200pFtoGND, fSCLK=30MHz, input code\nrange 48to4047. Alllimits areforTA=25°C,unless otherwise specified.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfSCLK SCLK Frequency TMIN≤TA≤TMAX 30 MHz\nTA=25°C 8\nCL≤ 400h toC00h µs TMIN≤TA≤ 200pF code change, 10TMAXRL=2kΩ Output Voltage Settlingts CL=500pF 12 µs Time(1)\n00Fh toFF0h CL≤200pF 8 µs\ncode change,\nCL=500pF 12 µs RL=2kΩ\nSR Output Slew Rate 1 V/µs\nGlitch Impulse Code change from 800h to7FFh 12 nV-s\nDigital Feedthrough 0.5 nV-s\nVA=5V 6 µs\ntWU Wake-Up Time\nVA=3V 39 µs\n1/fSCSCLK Cycle Time TMIN≤TA≤TMAX 33 ns\nLK\nTA=25°C 5\ntH SCLK High time ns\nTMIN≤TA≤TMAX 13\nTA=25°C 5\ntL SCLK Low Time ns\nTMIN≤TA≤TMAX 13\nTA=25°C −15 Set-up Time SYNC totSUCL nsSCLK Rising Edge TMIN≤TA≤TMAX 0\nTA=25°C 2.5\ntSUD Data Set-up Time ns\nTMIN≤TA≤TMAX 5\n(1) This parameter isspecified bydesign and/or characterization andisnottested inproduction.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nOUTPUT\nVOLTAGE\nDIGITAL INPUT CODE0\n0 4095ZEFSE\nGE = FSE - ZE\nFSE = GE + ZE4095 x V A  \n4096\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nACandTiming Characteristics (continued)\nThefollowing specifications apply forVA=2.7Vto5.5V,RL=2kΩtoGND, CL=200pFtoGND, fSCLK=30MHz, input code\nrange 48to4047. Alllimits areforTA=25°C,unless otherwise specified.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTA=25°C 2.5\ntDHD Data Hold Time ns\nTMIN≤TA≤TMAX 4.5\nTA=25°C 0\nVA=5V ns TMIN≤TA≤3TMAX SCLK falltoriseoftCSSYNC TA=25°C –2\nVA=3V ns TMIN≤TA≤1TMAX\nTA=25°C 9\n2.7≤VA≤3.6 ns TMIN≤TA≤20TMAXtSYNC SYNC High Time\nTA=25°C 5\n3.6≤VA≤5.5 ns TMIN≤TA≤10TMAX\nFigure 1.Input /Output Transfer Characteristic\n8 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDB15 DB0SCLK\nDINSYNCtSYNCtSUCL\ntSUDtDHDtL\ntH1 / fSCLK\ntCS\n/c7c/c7c/c7c/c7c/c7c/c7c/c7c1 2 13 14 15 16\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nFigure 2.DAC121S101 Timing\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\n7.7 Typical Characteristics\nfSCLK=30MHz, TA=25C, Input Code Range 48to4047, unless otherwise stated\nFigure 3.DNL atVA=3V Figure 4.DNL atVA=5V\nFigure 5.INLatVA=3V Figure 6.INLatVA=5V\nFigure 7.TUE atVA=3V Figure 8.TUE atVA=5V\n10 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nTypical Characteristics (continued)\nfSCLK=30MHz, TA=25C, Input Code Range 48to4047, unless otherwise stated\nFigure 9.DNL vs.VA Figure 10.INLvs.VA\nFigure 11.3-VDNL vs.fSCLK Figure 12.5-VDNL vs.fSCLK\nFigure 13.3-VDNL vs.Clock Duty Cycle Figure 14.5-VDNL vs.Clock Duty Cycle\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nfSCLK=30MHz, TA=25C, Input Code Range 48to4047, unless otherwise stated\nFigure 15.3-VDNL vs.Temperature Figure 16.3-VINLvs.fSCLK\nFigure 17.5-VINLvs.fSCLK Figure 18.3-VINLvs.Clock Duty Cycle\nFigure 19.5-VINLvs.Clock Duty Cycle Figure 20.3-VINLvs.Temperature\n12 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nTypical Characteristics (continued)\nfSCLK=30MHz, TA=25C, Input Code Range 48to4047, unless otherwise stated\nFigure 21.5-VINLvs.Temperature Figure 22.Zero Code Error vs.fSCLK\nFigure 23.Zero Code Error vs.Clock Duty Cycle Figure 24.Zero Code Error vs.Temperature\nFigure 25.Full-Scale Error vs.fSCLK Figure 26.Full-Scale Error vs.Clock Duty Cycle\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nfSCLK=30MHz, TA=25C, Input Code Range 48to4047, unless otherwise stated\nFigure 27.Full-Scale Error vs.Temperature Figure 28.Supply Current vs.VA\nFigure 29.Supply Current vs.Temperature Figure 30.5-VGlitch Response\nFigure 31.Power-On Reset Figure 32.3-VWake-Up Time\n14 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nTypical Characteristics (continued)\nfSCLK=30MHz, TA=25C, Input Code Range 48to4047, unless otherwise stated\nFigure 33.5-VWake-Up Time\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nPOWER-ON\nRESET\nDAC\nREGISTER\nINPUT\nCONTROL\nLOGIC12-BIT DAC\n1212\nPOWER-DOWN\nCONTROL\nLOGICBUFFER\n1k 100k\nSCLK DIN SYNCREF(+)   REF(-)VAGND\nDAC121S101\nVOUT\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe DAC121S101 device isafull-featured, general purpose 12-bit voltage-output digital-to-analog converter\n(DAC) with 10-µssettling time. Control oftheoutput oftheDAC isachieved over a3-wire SPIinterface. Once\ntheDAC output hasbeen set,additional communication with theDAC isnotrequired unless theoutput condition\nneeds tobechanged. Likewise, theDAC121S101 power onstate is0V.The DAC output willremain at0Vuntil\navalid write sequence ismade.\nAunique benefit oftheDAC121S101 isthelogic levels oftheSPI™input pins. The logic levels ofSCLK, DIN,\nand SYNCB areindependent ofVA.Asaresult, theDAC121S101 canoperate atasupply voltage (VA)that is\nhigher than themicrocontroller thatiscontrolling theDAC. This feature isadvantageous inapplications where the\nanalog circuitry isbeing runat5Vinorder tomaximize signal-to-noise ratio anddigital logic isrunning at3Vin\norder toconserve power.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 DAC Section\nThe DAC121S101 isfabricated onaCMOS process with anarchitecture thatconsists ofswitches andaresistor\nstring thatarefollowed byanoutput buffer. The power supply serves asthereference voltage. The input coding\nisstraight binary with anideal output voltage of:\nVOUT=VA×(D/4096)\nwhere\n•Disthedecimal equivalent ofthebinary code thatisloaded intotheDAC register andcantake onanyvalue\nbetween 0and4095. (1)\n8.3.2 Resistor String\nTheresistor string isshown inFigure 34.This string consists of4096 equal valued resistors with aswitch ateach\njunction oftworesistors, plus aswitch toground. Thecode loaded intotheDAC register determines which switch\nisclosed, connecting theproper node totheamplifier. This configuration ensures thattheDAC ismonotonic.\n16 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nVA\nRR\nR\nRTo Output Amplifier\nR\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nFeature Description (continued)\nFigure 34.DAC Resistor String\n8.3.3 Output Amplifier\nTheoutput buffer amplifier isarail-to-rail type, providing anoutput voltage range of0VtoVA.Allamplifiers, even\nrail-to-rail types, exhibit aloss oflinearity astheoutput approaches thesupply rails (0VandVA,inthiscase). For\nthisreason, linearity isspecified over less than thefulloutput range oftheDAC. The output capabilities ofthe\namplifier aredescribed intheElectrical Characteristics .\n8.4 Device Functional Modes\n8.4.1 Power-On Reset\nThe power-on reset circuit controls theoutput voltage during power-up. Upon application ofpower theDAC\nregister isfilled with zeros andtheoutput voltage is0Vandremains there until avalid write sequence ismade to\ntheDAC.\n8.4.2 Power-Down Modes\nThe DAC121S101 has four modes ofoperation. These modes aresetwith twobits(DB13 and DB12) inthe\ncontrol register.\nTable 1.Modes ofOperation\nDB13 DB12 OPERATING MODE\n0 0 Normal Operation\n0 1 Power-Down with 1kΩtoGND\n1 0 Power-Down with 100kΩtoGND\n1 1 Power-Down with Hi-Z\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDB15 (MSB)\nX XPD1 PD0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nDATA BITSDB0 (LSB)\n0   0   Normal Operation\n0   1            to GND\n1   0                to GND\n1   1   High Impedance 1 k/c3a\n100 k/c3a Power-Down Modes\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nWhen both DB13 and DB12 are0,thedevice operates normally. Fortheother three possible combinations of\nthese bitsthesupply current drops toitspower-down level andtheoutput ispulled down with either a1-kΩora\n100-KΩresistor, orisinahigh-impedance state, asdescribed inTable 1.\nThe bias generator, output amplifier, theresistor string and other linear circuitry areallshut down inanyofthe\npower-down modes. However, thecontents oftheDAC register areunaffected when inpower-down, sowhen\ncoming outofpower down theoutput voltage returns tothesame voltage itwas before entering power down.\nMinimum power consumption isachieved inthepower-down mode with SCLK disabled andSYNC andDINidled\nlow. The time toexit power-down (Wake-Up Time) istypically tWUµsec asstated intheA.C. and Timing\nCharacteristics Table.\n8.5 Programming\n8.5.1 Serial Interface\nThe three-wire interface iscompatible with SPI, QSPI andMICROWIRE, aswell asmost DSPs. See theTiming\nDiagram forinformation onawrite sequence.\nAwrite sequence begins bybringing theSYNC linelow. Once SYNC islow, thedata ontheDINlineisclocked\nintothe16-bit serial input register onthefalling edges ofSCLK. Onthe16th falling clock edge, thelastdata bitis\nclocked inandtheprogrammed function (achange inthemode ofoperation and/or achange intheDAC register\ncontents) isexecuted. Atthispoint theSYNC linemay bekept loworbrought high. Ineither case, itmust be\nbrought high fortheminimum specified time before thenext write sequence asafalling edge ofSYNC can\ninitiate thenext write cycle.\nSince theSYNC and DINbuffers draw more current when they arehigh, they must beidled lowbetween write\nsequences tominimize power consumption.\n8.5.2 Input Shift Register\nThe input shift register, ,has sixteen bits. The first twobitsaredon\'t cares and arefollowed bytwobitsthat\ndetermine themode ofoperation (normal mode orone ofthree power-down modes). The contents oftheserial\ninput register aretransferred totheDAC register onthesixteenth falling edge ofSCLK. See Figure 2.\nInput Register Contents\nNormally, theSYNC lineiskept lowforatleast 16falling edges ofSCLK and theDAC isupdated onthe16th\nSCLK falling edge. However, ifSYNC isbrought high before the16th falling edge, theshift register isreset and\nthewrite sequence isinvalid. The DAC register isnotupdated andthere isnochange inthemode ofoperation\norintheoutput voltage.\n18 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\n80C51/80L51 DAC121S101\nP3.3\nTXD\nRXDSCLK\nDINSYNC\nADSP-2101/\nADSP2103DAC121S101\nTFS\nDT\nSCLKDIN\nSCLKSYNC\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\n9.1.1 DSP andMicroprocessor Interfacing\nThe simplicity oftheDAC121S101 implies ease ofuse. However, itisimportant torecognize that any data\nconverter that uses itssupply voltage asitsreference voltage willhave essentially zero PSRR (power supply\nrejection ratio). Therefore, itisnecessary toprovide anoise-free supply voltage tothedevice.\nInterfacing theDAC121S101 tomicroprocessors andDSPs isquite simple. The following guidelines areoffered\ntohasten thedesign process.\n9.1.1.1 ADSP-2101/ADSP2103 Interfacing\nFigure 35shows aserial interface between theDAC121S101 andtheADSP-2101/ADSP2103. TheDSP must be\nsettooperate intheSPORT Transmit Alternate Framing Mode. Itisprogrammed through theSPORT control\nregister and must beconfigured forInternal Clock Operation, Active Low Framing and 16-bit Word Length.\nTransmission isstarted bywriting aword totheTxregister after theSPORT mode hasbeen enabled.\nFigure 35.ADSP-2101/2103 Interface\n9.1.1.1.1 80C51/80L51 Interface\nAserial interface between theDAC121S101 and the80C51/80L51 microcontroller isshown inFigure 36.The\nSYNC signal comes from abit-programmable pinonthemicrocontroller. The example shown here uses port line\nP3.3. This lineistaken lowwhen data istotransmitted totheDAC121S101. Because the80C51/80L51 transmits\n8-bit bytes, only eight falling clock edges occur inthetransmit cycle. Toload data intotheDAC, theP3.3 line\nmust beleftlowafter thefirsteight bitsaretransmitted. Asecond write cycle isinitiated totransmit thesecond\nbyte ofdata, after which port lineP3.3 isbrought high. The 80C51/80L51 transmit routine must recognize that\nthe80C51/80L51 transmits data with theLSB firstwhile theDAC121S101 requires data with theMSB first.\nFigure 36.80C51/80L51 Interface\n9.1.1.1.2 68HC11 Interface\nAserial interface between theDAC121S101 andthe68HC11 microcontroller isshown inFigure 37.The SYNC\nlineoftheDAC121S101 isdriven from aportline(PC7 inthefigure), similar tothe80C51/80L51.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101\nDIN\nSCLKSYNC\nVOUT0.1 /c50F+10 /c50F\n+-+5V\nR1R2\n-5V+5V\n±5V10 pF\nMICROWIRE\nDEVICEDAC121S101\nCS\nSK\nSOSCLK\nDINSYNC\n68HC11 DAC121S101\nPC7\nSCK\nMOSISCLK\nDINSYNC\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nApplication Information (continued)\nThe 68HC11 must beconfigured with itsCPOL bitasazero and itsCPHA bitasaone. This configuration\ncauses data ontheMOSI output tobevalid onthefalling edge ofSCLK. PC7 istaken lowtotransmit data tothe\nDAC. The 68HC11 transmits data in8-bit bytes with eight falling clock edges. Data istransmitted with theMSB\nfirst. PC7 must remain lowafter thefirsteight bitsaretransferred. Asecond write cycle isinitiated totransmit the\nsecond byte ofdata totheDAC, after which PC7 must beraised toendthewrite sequence.\nFigure 37.68HC11 Interface\n9.1.1.1.3 Microwire Interface\nFigure 38shows aninterface between aMicrowire compatible device andtheDAC121S101. Data isclocked out\nontherising edges oftheSCLK signal.\nFigure 38.Microwire Interface\n9.1.2 Bipolar Operation\nThe DAC121S101 isdesigned forsingle supply operation and thus hasaunipolar output. However, abipolar\noutput may beobtained with thecircuit inFigure 39.This circuit willprovide anoutput voltage range of±5V.A\nrail-to-rail amplifier must beused iftheamplifier supplies arelimited to±5V.\nFigure 39.Bipolar Operation\nTheoutput voltage ofthiscircuit foranycode isfound tobe\nVO=(VA×(D/4096) ×((R1 +R2)/R1)–VA×R2/R\nwhere\n•Distheinput code indecimal form. (2)\nWith VA=5VandR1=R2,\nVO=(10×D/4096) –5V (3)\nAlistofrail-to-rail amplifiers suitable forthisapplication areindicated inTable 2.\n20 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\n+-\nA1+\n-A2+5\n+5\nPressure\nSensor\n0.2mV/Volt/PSI AV = 100SCLK\nDOUT\n/CS+IN\n-INADC161S626+3.3\n6789 1\n2\n3\n4,\n5VREF\n2.02K100K\n100KDAC121S101\n.2uF.2uF\nA1 and A2 = LMP7701SCLK\nDIN/SYNC\n456\n23\nVA\nVOUT1\n3\n45\n21\n3\n45\n21.1uF 1uF4\n3\n2LM4132-3.3\n5+5\n470pF\n470pF180\n180120pF\n+5\n10\nVAVIO\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nApplication Information (continued)\nTable 2.Some Rail-to-Rail Amplifiers\nAMP PKGS TypVOS TypISUPPLY\nPDIPLMC7111 0.9mV 25µASOT-23\nSOICLM7301 0.03 mV 620µASOT-23\nLM8261 SOT-23 0.7mV 1mA\n9.2 Typical Application\nFigure 40.Pressure Sensor Gain Adjust\n9.2.1 Design Requirements\nApositive supply only data acquisition system capable ofdigitizing apressure sensor output. Inaddition to\ndigitizing thepressure sensor output, thesystem designer canusetheDAC121S101 tocorrect forgain errors in\nthepressure sensor output byadjusting thebias voltage tothebridge pressure sensor.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Application (continued)\n9.2.2 Detailed Design Procedure\nAsshown inEquation 4,theoutput ofthepressure sensor isrelative totheimbalance oftheresistive bridge\ntimes theoutput oftheDAC121S101, thus providing thedesired gain correction.\nPressure Sensor Output =(DAC_Output ×[(R2 /(R1+R2)–(R4/(R3+R4)] (4)\nLikewise fortheADC161S626, Equation 5shows thattheADC output isfunction ofthePressure Sensor Output\ntimes relative totheratio oftheADC input divided bytheDAC121S101 output voltage.\nADC161S626 Output =(Pressure Sensor Output ×100/(2×VREF) )×216(5)\n9.2.3 Application Curve\nFigure 41.Total Unadjusted Error vs.Output Code\n22 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nLM4050-4.1 \nor \nLM4050-5.0\nDAC121S101\nDIN\nSCLKSYNC VOUT = 0V to 5V0.47 /c50FInput\nVoltage\nR\nVZ\nLM4130-4.1\nDAC121S101\nDIN\nSCLKSYNC VOUT = 0V to 4.095VC1\n0.1 /c50FC2\n2.2 /c50FInput\nVoltage\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\n10Power Supply Recommendations\nNOTE\nInformation inthefollowing power supply recommendations section isnotpart oftheTI\ncomponent specification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’s\ncustomers areresponsible fordetermining suitability ofcomponents fortheir purposes.\nCustomers should validate and test their design implementation toconfirm system\nfunctionality.\n10.1 Using References asPower Supplies\nRecall theneed foraquiet supply source fordevices thatusetheir power supply voltage asareference voltage.\nBecause theDAC121S101 consumes very little power, areference source may beused asthesupply voltage.\nThe advantages ofusing areference source over avoltage regulator areaccuracy andstability. Some lownoise\nregulators can also beused forthepower supply oftheDAC121S101. Listed below areafewpower supply\noptions fortheDAC121S101.\n10.1.1 LM4130\nThe LM4130 reference, with its0.05% accuracy over temperature, isagood choice asapower source forthe\nDAC121S101. Itsprimary disadvantage isthelack of3-Vand 5-Vversions. However, the4.096-V version is\nuseful ifa0to4.095-V output range isdesirable oracceptable. Bypassing theLM4130 VIN pinwith a0.1-µF\ncapacitor andtheVOUT pinwith a2.2-µFcapacitor willimprove stability andreduce output noise. The LM4130\ncomes inaspace-saving 5-pin SOT23.\nFigure 42.TheLM4130 asaPower Supply\n10.1.2 LM4050\nAvailable with accuracy of0.44%, theLM4050 shunt reference isalso agood choice asapower regulator forthe\nDAC121S101. Itdoes notcome ina3-Vversion, but4.096-V and 5-Vversions areavailable. Itcomes ina\nspace-saving 3-pin SOT23.\nFigure 43.TheLM4050 asaPower Supply\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nLP3985\nDAC121S101\nDIN\nSCLKSYNC\nVOUT = 0V to 5V1 /c50F 0.1 /c50FInput\nVoltage\n0.01 /c50F\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\nUsing References asPower Supplies (continued)\nThe minimum resistor value inthecircuit ofFigure 43must bechosen such that themaximum current through\ntheLM4050 does notexceed its15-mA rating. The conditions formaximum current include theinput voltage at\nitsmaximum, theLM4050 voltage atitsminimum, theresistor value atitsminimum due totolerance, and the\nDAC121S101 draws zero current. The maximum resistor value must allow theLM4050 todraw more than its\nminimum current forregulation plus themaximum DAC121S101 current infulloperation. The conditions for\nminimum current include theinput voltage atitsminimum, theLM4050 voltage atitsmaximum, theresistor value\natitsmaximum due totolerance, and theDAC121S101 draws itsmaximum current. These conditions canbe\nsummarized as\nR(min) =(VIN(max)−VZ(min) /(IA(min) +IZ(max)) (6)\nand\nR(max) =(VIN(min)−VZ(max) /(IA(max) +IZ(min) )\nwhere\n•VZ(min) andVZ(max) arethenominal LM4050 output voltages ±theLM4050 output tolerance over\ntemperature,\n•IZ(max) isthemaximum allowable current through theLM4050,\n•IZ(min) istheminimum current required bytheLM4050 forproper regulation,\n•IA(max) isthemaximum DAC121S101 supply current,\n•andIA(min) istheminimum DAC121S101 supply current. (7)\n10.1.3 LP3985\nTheLP3985 isalownoise, ultra-low dropout voltage regulator with a3%accuracy over temperature. Itisagood\nchoice forapplications thatdonotrequire aprecision reference fortheDAC121S101. Itcomes in3-V, 3.3-V and\n5-V versions, among others, and sports alow 30-µVnoise specification atlow frequencies. Because low-\nfrequency noise isrelatively difficult tofilter, this specification could beimportant forsome applications. The\nLP3985 comes inaspace-saving 5-pin SOT-23 and5-bump DSBGA packages.\nFigure 44.Using theLP3985 Regulator\nAninput capacitance of1µFwithout anyESR requirement isrequired attheLP3985 input, while a1-µFceramic\ncapacitor with anESR requirement of5mΩto500 mΩisrequired attheoutput. Careful interpretation and\nunderstanding ofthecapacitor specification isrequired toensure correct device operation.\n24 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nLP2980\nDAC121S101\nDIN\nSCLKSYNC\nVOUT = 0V to 5V1 /c50FInput\nVoltageON / OFFVINVOUT\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nUsing References asPower Supplies (continued)\n10.1.4 LP2980\nThe LP2980 isanultra-low dropout regulator with a0.5% or1.0% accuracy over temperature, depending upon\ngrade. Itisavailable in3-V, 3.3-V and5-Vversions, among others.\nFigure 45.Using theLP2980 Regulator\nLike anylowdropout regulator, theLP2980 requires anoutput capacitor forloop stability. This output capacitor\nmust beatleast 1-µFover temperature, butvalues of2.2µFormore willprovide even better performance. The\nESR ofthiscapacitor must bewithin therange specified intheLP2980 data sheet. Surface-mount solid tantalum\ncapacitors offer agood combination ofsmall size andESR. Ceramic capacitors areattractive duetotheir small\nsize butgenerally have ESR values that aretoolowforusewith theLP2980. Aluminum electrolytic capacitors\naretypically notagood choice due totheir large size and have ESR values that may betoohigh atlow\ntemperatures.\n11Layout\n11.1 Layout Guidelines\nAprecision analog component requires careful layout, adequate bypassing, and clean, well-regulated power\nsupplies. The power applied toVAmust bewell regulated andlownoise. Switching power supplies andDC/DC\nconverters willoften have high-frequency glitches orspikes riding ontheoutput voltage. Inaddition, digital\ncomponents cancreate similar high-frequency spikes astheir internal logic switches states. This noise caneasily\ncouple intotheDAC output voltage through various paths between thepower connections andanalog output. As\nwith theGND connection, VAmust beconnected toapower supply plane ortrace that isseparate from the\nconnection fordigital logic until they areconnected atthepower entry point.\nThe DAC121S101 power supply must bebypassed with a10-µFanda0.1-µFcapacitor asclose aspossible to\nthedevice with the0.1µFright atthedevice supply pin.The 10-µFcapacitor must beatantalum type and the\n0.1-µFcapacitor must bealowESL, lowESR type. The power supply fortheDAC121S101 must only beused\nforanalog circuits.\nForbest accuracy andminimum noise, theprinted-circuit-board containing theDAC121S101 must have separate\nanalog anddigital areas. The areas aredefined bythelocations oftheanalog anddigital power planes. Both of\nthese planes must belocated inthesame board layer. There must beasingle ground plane. Asingle ground\nplane ispreferred ifdigital return current does notflow through theanalog ground area. Frequently asingle\nground plane design willuse afencing technique toprevent themixing ofanalog and digital ground current.\nSeparate ground planes must only beused when thefencing technique isinadequate. The separate ground\nplanes must beconnected inone place, preferably near theDAC121S101. Take special care toensure that\ndigital signals with fastedge rates donotpass over split ground planes. They must always have acontinuous\nreturn path below their traces.\nAvoid crossover ofanalog and digital signals and keep theclock and data lines onthecomponent side ofthe\nboard. Theclock anddata lines must have controlled impedances.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nVASOT\nC1GNDSYNCB\nSCLK\nDINVOUT\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\n11.2 Layout Example\nFigure 46.Typical Layout\n12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Device Nomenclature\n12.1.1.1 Specification Definitions\nDIFFERENTIAL NON-LINEARITY (DNL) isthemeasure ofthemaximum deviation from theideal step size of1\nLSB, which isVREF/4096 =VA/4096.\nDIGITAL FEEDTHROUGH isameasure oftheenergy injected intotheanalog output oftheDAC from thedigital\ninputs when theDAC outputs arenotupdated. Itismeasured with afull-scale code change onthedata bus.\nFULL-SCALE ERROR isthedifference between theactual output voltage with afullscale code (FFFh) loaded\nintotheDAC andthevalue ofVAx4095 /4096.\nGAIN ERROR isthedeviation from theideal slope ofthetransfer function. Itcanbecalculated from Zero and\nFull-Scale Errors asGE=FSE -ZE,where GEisGain error, FSE isFull-Scale Error andZEisZero Error.\nGLITCH IMPULSE istheenergy injected into theanalog output when theinput code totheDAC register\nchanges. Itisspecified asthearea oftheglitch innanovolt-seconds.\nINTEGRAL NON-LINEARITY (INL) isameasure ofthedeviation ofeach individual code from astraight line\nthrough theinput tooutput transfer function. The deviation ofanygiven code from thisstraight lineismeasured\nfrom thecenter ofthatcode value. The endpoint method isused. INLforthisproduct isspecified over alimited\nrange, pertheElectrical Characteristics .\nLEAST SIGNIFICANT BIT(LSB) isthebitthathasthesmallest value orweight ofallbitsinaword. This value is\nLSB =VREF/2n(8)\nwhere VREFisthesupply voltage forthisproduct, and "n"istheDAC resolution inbits, which is12forthe\nDAC121S101.\nMAXIMUM LOAD CAPACITANCE isthemaximum capacitance that can bedriven bytheDAC with output\nstability maintained.\nMONOTONICITY isthecondition ofbeing monotonic, where theDAC hasanoutput thatnever decreases when\ntheinput code increases.\nMOST SIGNIFICANT BIT(MSB) isthebitthat hasthelargest value orweight ofallbitsinaword. Itsvalue is\n1/2ofVA.\nPOWER EFFICIENCY istheratio oftheoutput current tothetotal supply current. Theoutput current comes from\nthepower supply. The difference between thesupply andoutput currents isthepower consumed bythedevice\nwithout aload.\n26 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nwww.ti.com SNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015\nSETTLING TIME isthetime fortheoutput tosettle towithin 1/2LSB ofthefinal value after theinput code is\nupdated.\nWAKE-UP TIME isthetime fortheoutput tosettle towithin 1/2LSB ofthefinal value after thedevice is\ncommanded totheactive mode from anyofthepower down modes.\nZERO CODE ERROR istheoutput error, orvoltage, present attheDAC output after acode of000h hasbeen\nentered.\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•LM4130 Precision Micropower LowDropout Voltage Reference ,SNVS048\n•LM4050 Precision Micropower Shunt Voltage Reference ,SNOS455\n•LP3985 Micropower, 150mA Low-Noise Ultra Low-Dropout CMOS Voltage Regulator ,SNVS087\n•LP2980 Micropower 50-mA Ultralow-Dropout Voltage Regulator ,SLVS715\n•LMC7111 Tiny CMOS Operational Amplifier withRail-to-Rail Input andOutput ,SNOS753\n•LM7301 LowPower, 4MHz GBW, Rail-to-Rail Input-Output Operational Amplifier inTinyP ,SNOS879\n•LM8261 Single RRIO, High Output Current &Unlimited CapLoad OpAmp inSOT23-5 ,SNOS469\n12.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola, Inc..\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nDAC121S101 ,DAC121S101-Q1\nSNAS265J –JUNE 2005 –REVISED SEPTEMBER 2015 www.ti.com\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n28 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: DAC121S101 DAC121S101-Q1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDAC121S101CIMK NRND SOT-23-THIN DDC 61000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 105 X61C\nDAC121S101CIMK/NOPB ACTIVE SOT-23-THIN DDC 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X61C\nDAC121S101CIMKX/NOPB ACTIVE SOT-23-THIN DDC 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X61C\nDAC121S101CIMM/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X60C\nDAC121S101QCMK/NOPB ACTIVE SOT-23-THIN DDC 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X61Q\nDAC121S101QCMKX/NOPB ACTIVE SOT-23-THIN DDC 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X61Q\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF DAC121S101, DAC121S101-Q1 :\n•Automotive : DAC121S101-Q1\n•Military : DAC121S101\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Military - QML certified for Military and Defense Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDAC121S101CIMK/NOPB SOT-23-\nTHINDDC 61000 178.0 8.43.23.21.44.08.0 Q3\nDAC121S101CIMKX/\nNOPBSOT-23-\nTHINDDC 63000 178.0 8.43.23.21.44.08.0 Q3\nDAC121S101CIMM/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nDAC121S101QCMK/\nNOPBSOT-23-\nTHINDDC 61000 178.0 8.43.23.21.44.08.0 Q3\nDAC121S101QCMKX/\nNOPBSOT-23-\nTHINDDC 63000 178.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDAC121S101CIMK/NOPB SOT-23-THIN DDC 61000 210.0 185.0 35.0\nDAC121S101CIMKX/\nNOPBSOT-23-THIN DDC 63000 210.0 185.0 35.0\nDAC121S101CIMM/NOPB VSSOP DGK 81000 210.0 185.0 35.0\nDAC121S101QCMK/NOPB SOT-23-THIN DDC 61000 210.0 185.0 35.0\nDAC121S101QCMKX/\nNOPBSOT-23-THIN DDC 63000 210.0 185.0 35.0\nPack Materials-Page 2\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.20\n0.12 TYP0.253.052.55\n4X 0.951.10.7\n0.10.0 TYP6X 0.50.3\n0.60.3 TYP1.9\n0-8 TYPA\n3.052.75B1.751.45SOT-23 - 1.1 max height DDC0006A\nSMALL OUTLINE TRANSISTOR\n4214841/C   04/2022\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Reference JEDEC MO-193.34\n0.2 C A B16INDEX AREAPIN 1\nGAGE PLANESEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.7)4X (0.95)\n(R0.05) TYP\n4214841/C   04/2022SOT-23 - 1.1 max height DDC0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPLOSED METAL SHOWN\nSCALE:15XSYMM\n1\n346\nSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDERMASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.7)4X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.1 max height DDC0006A\nSMALL OUTLINE TRANSISTOR\n4214841/C   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 7. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 THICK STENCIL\nSCALE:15XSYMMSYMM\n1\n346\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DAC121S101CIMKX/NOPB

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VA): 2.7V to 5.5V
- **Current Ratings**: 
  - Normal Mode Supply Current: 177 µA (at 3.6V)
  - Power-Down Mode Supply Current: 0.14 µW (at 3.6V)
- **Power Consumption**: 
  - Normal Mode: 0.64 mW (at 3.6V), 1.43 mW (at 5.5V)
  - Power-Down Mode: 0.14 µW (at 3.6V), 0.39 µW (at 5.5V)
- **Operating Temperature Range**: 
  - DAC121S101: -40°C to +105°C
  - DAC121S101-Q1: -40°C to +125°C
- **Package Type**: 
  - Available in SOT-23 (6-pin) and VSSOP (8-pin)
- **Special Features**: 
  - 12-bit resolution
  - Rail-to-Rail output
  - Power-on reset to zero volts
  - Low power operation
  - Monotonicity ensured at 3.6V
  - Compatible with SPI™, QSPI, MICROWIRE, and DSP interfaces
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **DAC121S101** is a 12-bit voltage-output digital-to-analog converter (DAC) designed for low-power applications. It operates from a single supply voltage ranging from 2.7V to 5.5V and features a rail-to-rail output swing. The device includes an on-chip output amplifier and a three-wire serial interface, allowing for high-speed operation up to 30 MHz. The DAC121S101 is particularly suited for battery-operated devices due to its low power consumption and small package size.

#### Typical Applications:
- **Battery-Powered Instruments**: Ideal for applications where power efficiency is critical.
- **Digital Gain and Offset Adjustment**: Used in signal processing to adjust the gain and offset of signals.
- **Programmable Voltage and Current Sources**: Can be utilized in applications requiring variable output levels.
- **Programmable Attenuators**: Useful in audio and signal processing applications where signal levels need to be adjusted.
- **Automotive Applications**: The automotive-grade variant (DAC121S101-Q1) is suitable for high-reliability automotive applications.

This component is a versatile choice for various applications requiring precise analog output with minimal power consumption, making it suitable for modern electronic designs.