/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [31:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  reg [6:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  reg [13:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_13z | celloutsig_0_12z);
  assign celloutsig_1_0z = ~(in_data[122] | in_data[173]);
  assign celloutsig_1_1z = ~(in_data[128] | celloutsig_1_0z);
  assign celloutsig_1_2z = ~(in_data[123] | celloutsig_1_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_0z);
  assign celloutsig_1_6z = ~(in_data[147] | celloutsig_1_3z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_4z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_4z[1] | celloutsig_1_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z | celloutsig_1_3z);
  assign celloutsig_1_10z = ~(in_data[167] | celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_4z[1] | celloutsig_1_4z[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_8z | celloutsig_1_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z[3] | celloutsig_0_2z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z[4] | celloutsig_0_4z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z[2] | celloutsig_0_10z[28]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[1] | celloutsig_0_0z[6]);
  assign celloutsig_0_0z = ~ in_data[22:15];
  assign celloutsig_0_40z = ~ { celloutsig_0_10z[22:11], celloutsig_0_12z, celloutsig_0_35z };
  assign celloutsig_0_4z = ~ in_data[56:53];
  assign celloutsig_1_11z = ~ { in_data[180:170], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_18z = ~ in_data[165:161];
  assign celloutsig_0_10z = ~ in_data[93:62];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[118:116];
  assign celloutsig_1_13z = { celloutsig_1_11z[15:4], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } >> { celloutsig_1_11z[8:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_16z = { celloutsig_1_11z[7], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_2z } >> { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_11z[13:10], celloutsig_1_6z, celloutsig_1_2z } >> { celloutsig_1_13z[7:3], celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_11z[11:7], celloutsig_1_16z } >> { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[23:9] >> in_data[54:40];
  assign celloutsig_0_11z = celloutsig_0_1z[5:1] >> { in_data[59:56], celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] >> celloutsig_0_0z[5:3];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_8z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_1z[14:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_35z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_35z = { celloutsig_0_8z[6:2], celloutsig_0_7z, celloutsig_0_12z };
  assign { out_data[132:128], out_data[107:96], out_data[51:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
