// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2065[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<186>;
	.reg .b16 	%rs<265>;
	.reg .b32 	%r<2548>;
	.reg .f32 	%f<721>;
	.reg .b64 	%rd<154>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r101, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd37, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r108, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r108, 33407;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r109, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r109, 66815;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r102, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r110, %r1, 9;
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r111, %r110, %r2;
	or.b32  	%r112, %r111, %r4;
	mul.wide.u32 	%rd42, %r112, 4;
	add.s64 	%rd5, %rd4, %rd42;
	mov.u32 	%r113, 1;
	st.global.u32 	[%rd5], %r113;
	setp.gt.u32 	%p3, %r102, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r103, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r103, %r102;
	setp.gt.s32 	%p5, %r103, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r104, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r114, %r103, %r102;
	and.b32  	%r115, %r114, 255;
	setp.ne.s32 	%p7, %r115, 0;
	setp.gt.u32 	%p8, %r104, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r105, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r105, %r104;
	setp.gt.s32 	%p11, %r105, 1023;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	not.b32 	%r116, %r104;
	add.s32 	%r117, %r116, %r105;
	and.b32  	%r118, %r117, 3;
	setp.eq.s32 	%p13, %r118, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r106, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r106, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r107, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r106, %r107;
	setp.lt.s32 	%p16, %r107, 65;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass191
	bfe.u32 	%r55, %r2, 2, 1;
	shr.u32 	%r56, %r2, 4;
	shl.b32 	%r127, %r56, 1;
	shl.b32 	%r128, %r55, 2;
	shl.b32 	%r129, %r2, 3;
	and.b32  	%r130, %r129, 24;
	or.b32  	%r131, %r128, %r130;
	or.b32  	%r132, %r127, %r131;
	bfe.u32 	%r133, %r2, 3, 1;
	or.b32  	%r58, %r133, %r132;
	shl.b32 	%r59, %r58, 1;
	or.b32  	%r134, %r59, -255;
	cvt.rn.f32.s32 	%f46, %r134;
	mov.f32 	%f47, 0f44008000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f720, 0f3F800000;
	mov.f32 	%f713, %f720;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L612
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r142, %f74;
	and.b32  	%r143, %r142, -2147483648;
	or.b32  	%r144, %r143, 1056964608;
	mov.b32 	%f75, %r144;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r145, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r146, %r145, 1;
	setp.eq.b32 	%p26, %r146, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r147, %r145, 2;
	setp.eq.s32 	%p27, %r147, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f713, %f99, %f100;
$L__BB0_15:                             // %L616
	or.b32  	%r148, %r59, -191;
	cvt.rn.f32.s32 	%f104, %r148;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f714, %f720;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L630
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r156, %f132;
	and.b32  	%r157, %r156, -2147483648;
	or.b32  	%r158, %r157, 1056964608;
	mov.b32 	%f133, %r158;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r159, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r160, %r159, 1;
	setp.eq.b32 	%p37, %r160, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r161, %r159, 2;
	setp.eq.s32 	%p38, %r161, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f714, %f157, %f158;
$L__BB0_17:                             // %L634
	or.b32  	%r165, %r59, -127;
	cvt.rn.f32.s32 	%f163, %r165;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f715, %f720;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L710
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r173, %f191;
	and.b32  	%r174, %r173, -2147483648;
	or.b32  	%r175, %r174, 1056964608;
	mov.b32 	%f192, %r175;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r176, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r177, %r176, 1;
	setp.eq.b32 	%p48, %r177, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r178, %r176, 2;
	setp.eq.s32 	%p49, %r178, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f715, %f216, %f217;
$L__BB0_19:                             // %L714
	or.b32  	%r179, %r59, -63;
	cvt.rn.f32.s32 	%f221, %r179;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f716, %f720;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L728
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r187, %f249;
	and.b32  	%r188, %r187, -2147483648;
	or.b32  	%r189, %r188, 1056964608;
	mov.b32 	%f250, %r189;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r190, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r191, %r190, 1;
	setp.eq.b32 	%p59, %r191, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r192, %r190, 2;
	setp.eq.s32 	%p60, %r192, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f716, %f274, %f275;
$L__BB0_21:                             // %L732
	or.b32  	%r196, %r59, 1;
	cvt.rn.f32.s32 	%f280, %r196;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f717, %f720;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L808
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r204, %f308;
	and.b32  	%r205, %r204, -2147483648;
	or.b32  	%r206, %r205, 1056964608;
	mov.b32 	%f309, %r206;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r207, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r208, %r207, 1;
	setp.eq.b32 	%p70, %r208, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r209, %r207, 2;
	setp.eq.s32 	%p71, %r209, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f717, %f333, %f334;
$L__BB0_23:                             // %L812
	or.b32  	%r210, %r59, 65;
	cvt.rn.f32.s32 	%f338, %r210;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f718, %f720;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L826
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r218, %f366;
	and.b32  	%r219, %r218, -2147483648;
	or.b32  	%r220, %r219, 1056964608;
	mov.b32 	%f367, %r220;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r221, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r222, %r221, 1;
	setp.eq.b32 	%p81, %r222, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r223, %r221, 2;
	setp.eq.s32 	%p82, %r223, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f718, %f391, %f392;
$L__BB0_25:                             // %L830
	or.b32  	%r227, %r59, 129;
	cvt.rn.f32.s32 	%f397, %r227;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f719, %f720;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L906
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r235, %f425;
	and.b32  	%r236, %r235, -2147483648;
	or.b32  	%r237, %r236, 1056964608;
	mov.b32 	%f426, %r237;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r238, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r239, %r238, 1;
	setp.eq.b32 	%p92, %r239, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r240, %r238, 2;
	setp.eq.s32 	%p93, %r240, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f719, %f450, %f451;
$L__BB0_27:                             // %L910
	or.b32  	%r241, %r59, 193;
	cvt.rn.f32.s32 	%f455, %r241;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L924
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r249, %f483;
	and.b32  	%r250, %r249, -2147483648;
	or.b32  	%r251, %r250, 1056964608;
	mov.b32 	%f484, %r251;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r252, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r253, %r252, 1;
	setp.eq.b32 	%p103, %r253, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r254, %r252, 2;
	setp.eq.s32 	%p104, %r254, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f720, %f508, %f509;
$L__BB0_29:                             // %L928
	setp.le.s32 	%p148, %r103, %r102;
	mov.u32 	%r2519, 0;
	@%p148 bra 	$L__BB0_40;
// %bb.30:                              // %L1523.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r135, %f51;
	mov.b32 	%r149, %f109;
	mov.b32 	%r166, %f168;
	mov.b32 	%r180, %f226;
	mov.b32 	%r197, %f285;
	mov.b32 	%r211, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r136, %r135, -2147483648;
	and.b32  	%r150, %r149, -2147483648;
	and.b32  	%r167, %r166, -2147483648;
	and.b32  	%r181, %r180, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r212, %r211, -2147483648;
	mov.b32 	%r228, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r137, %r136, 1056964608;
	or.b32  	%r151, %r150, 1056964608;
	or.b32  	%r168, %r167, 1056964608;
	or.b32  	%r182, %r181, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r213, %r212, 1056964608;
	and.b32  	%r229, %r228, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r137;
	mov.b32 	%f110, %r151;
	mov.b32 	%f169, %r168;
	mov.b32 	%f227, %r182;
	mov.b32 	%f286, %r199;
	mov.b32 	%f344, %r213;
	or.b32  	%r230, %r229, 1056964608;
	mov.b32 	%r242, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r230;
	and.b32  	%r243, %r242, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r244, %r243, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r244;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r138, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r152, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r169, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r183, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r214, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	shl.b32 	%r49, %r2, 1;
	add.s32 	%r139, %r138, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r153, %r152, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r170, %r169, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r184, %r183, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r215, %r214, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r231, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	shl.b32 	%r48, %r2, 2;
	and.b32  	%r120, %r49, 8;
	and.b32  	%r122, %r2, 18;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r140, %r139, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r154, %r153, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r171, %r170, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r185, %r184, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r216, %r215, 1;
	add.s32 	%r232, %r231, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	and.b32  	%r119, %r48, 4;
	or.b32  	%r123, %r122, %r120;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r140, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r154, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r171, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r185, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r202, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r216, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r233, %r232, 1;
	cvt.rzi.s32.f32 	%r245, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r50, %r48, 32;
	shl.b32 	%r121, %r1, 4;
	or.b32  	%r124, %r123, %r119;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r141, %r139, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r155, %r153, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r172, %r170, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r186, %r184, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r217, %r215, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r233, 1;
	add.s32 	%r246, %r245, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	and.b32  	%r51, %r121, 4032;
	or.b32  	%r52, %r124, %r50;
	setp.eq.s32 	%p22, %r141, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r155, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r172, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r186, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r203, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r217, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r234, %r232, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r247, %r246, 1;
	or.b32  	%r125, %r52, %r51;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r234, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r247, 1;
	shr.u32 	%r126, %r125, 1;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r248, %r246, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd43, %r126, 4;
	mul.f32 	%f102, %f713, %f43;
	mov.f32 	%f103, 0f42800000;
	mul.f32 	%f160, %f714, %f5;
	mul.f32 	%f219, %f715, %f10;
	mul.f32 	%f277, %f716, %f16;
	mul.f32 	%f336, %f717, %f21;
	mul.f32 	%f394, %f718, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r248, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd44, %rd1, %rd43;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f719, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r53, [%rd44];
	shr.u32 	%r54, %r2, 1;
	shr.u32 	%r57, %r2, 3;
	mov.b32 	%r164, %f162;
	mov.b32 	%r163, %f3;
	mov.b32 	%r195, %f279;
	mov.b32 	%r194, %f14;
	mov.b32 	%r226, %f396;
	mov.b32 	%r225, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r162, %r164, %r163;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r193, %r195, %r194;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r224, %r226, %r225;
	// end inline asm
	mul.f32 	%f510, %f720, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r257, %f512;
	mov.b32 	%r256, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r255, %r257, %r256;
	// end inline asm
	mul.lo.s32 	%r294, %r58, 63;
	and.b32  	%r295, %r294, 127;
	cvt.rn.f32.s32 	%f513, %r295;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r296, %f515;
	and.b32  	%r297, %r296, -2147483648;
	or.b32  	%r298, %r297, 1056964608;
	mov.b32 	%f516, %r298;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r299, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r300, %r299, 1;
	setp.eq.b32 	%p108, %r300, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r301, %r299, 2;
	setp.eq.s32 	%p109, %r301, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r302, %r299, 1;
	and.b32  	%r303, %r302, 2;
	setp.eq.s32 	%p110, %r303, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r304, %r294, 96;
	and.b32  	%r305, %r304, 127;
	cvt.rn.f32.s32 	%f547, %r305;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r306, %f549;
	and.b32  	%r307, %r306, -2147483648;
	or.b32  	%r308, %r307, 1056964608;
	mov.b32 	%f550, %r308;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r309, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r310, %r309, 1;
	setp.eq.b32 	%p115, %r310, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r311, %r309, 2;
	setp.eq.s32 	%p116, %r311, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r312, %r309, 1;
	and.b32  	%r313, %r312, 2;
	setp.eq.s32 	%p117, %r313, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r259, %f546;
	mov.b32 	%r260, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r258, %r260, %r259;
	// end inline asm
	mov.b32 	%r262, %f543;
	mov.b32 	%r263, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r261, %r263, %r262;
	// end inline asm
	and.b32  	%r314, %r57, 2;
	and.b32  	%r315, %r54, 4;
	or.b32  	%r316, %r55, %r314;
	or.b32  	%r317, %r316, %r315;
	and.b32  	%r318, %r49, 6;
	mul.lo.s32 	%r319, %r317, %r318;
	and.b32  	%r320, %r319, 14;
	cvt.rn.f32.s32 	%f580, %r320;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r321, %f583;
	and.b32  	%r322, %r321, -2147483648;
	or.b32  	%r323, %r322, 1056964608;
	mov.b32 	%f584, %r323;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p120, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p120;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p121, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p121;
	cvt.rzi.s32.f32 	%r324, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r325, %r324, 1;
	setp.eq.b32 	%p122, %r325, 1;
	selp.f32 	%f602, %f600, %f601, %p122;
	selp.f32 	%f603, %f601, %f600, %p122;
	and.b32  	%r326, %r324, 2;
	setp.eq.s32 	%p123, %r326, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p123;
	add.s32 	%r327, %r324, 1;
	and.b32  	%r328, %r327, 2;
	setp.eq.s32 	%p124, %r328, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p124;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p125, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p125;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p126, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p126;
	or.b32  	%r329, %r49, 8;
	mul.lo.s32 	%r330, %r317, %r329;
	and.b32  	%r331, %r330, 14;
	cvt.rn.f32.s32 	%f614, %r331;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r332, %f616;
	and.b32  	%r333, %r332, -2147483648;
	or.b32  	%r334, %r333, 1056964608;
	mov.b32 	%f617, %r334;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p127, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p127;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p128, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p128;
	cvt.rzi.s32.f32 	%r335, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r336, %r335, 1;
	setp.eq.b32 	%p129, %r336, 1;
	selp.f32 	%f635, %f633, %f634, %p129;
	selp.f32 	%f636, %f634, %f633, %p129;
	and.b32  	%r337, %r335, 2;
	setp.eq.s32 	%p130, %r337, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p130;
	add.s32 	%r338, %r335, 1;
	and.b32  	%r339, %r338, 2;
	setp.eq.s32 	%p131, %r339, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p131;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p132, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p132;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p133, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p133;
	mov.b32 	%r265, %f613;
	mov.b32 	%r266, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r264, %r266, %r265;
	// end inline asm
	mov.b32 	%r268, %f610;
	mov.b32 	%r269, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r267, %r269, %r268;
	// end inline asm
	xor.b32  	%r289, %r268, -2147483648;
	xor.b32  	%r290, %r269, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r270, %r290, %r289;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r273, %r266, %r265;
	// end inline asm
	cvt.rn.f32.s32 	%f647, %r319;
	div.approx.f32 	%f648, %f647, %f103;
	add.f32 	%f649, %f648, %f648;
	mov.b32 	%r340, %f649;
	and.b32  	%r341, %r340, -2147483648;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%f650, %r342;
	add.f32 	%f651, %f649, %f650;
	cvt.rzi.f32.f32 	%f652, %f651;
	abs.f32 	%f653, %f649;
	setp.gt.f32 	%p134, %f653, 0f4B000000;
	selp.f32 	%f654, %f649, %f652, %p134;
	cvt.rzi.f32.f32 	%f655, %f649;
	setp.lt.f32 	%p135, %f653, 0f3F000000;
	selp.f32 	%f656, %f655, %f654, %p135;
	cvt.rzi.s32.f32 	%r343, %f656;
	fma.rn.f32 	%f657, %f656, 0fBF000000, %f648;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f659, %f658, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f660, %f658, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f661, %f659, %f658, 0fC0A55DF6;
	fma.rn.f32 	%f662, %f660, %f658, 0f4081E0CF;
	fma.rn.f32 	%f663, %f658, %f657, 0f00000000;
	fma.rn.f32 	%f664, %f662, %f658, 0fC09DE9E6;
	fma.rn.f32 	%f665, %f661, %f663, 0f00000000;
	fma.rn.f32 	%f666, %f664, %f658, 0f3F800000;
	fma.rn.f32 	%f667, %f657, 0f40490FDB, %f665;
	and.b32  	%r344, %r343, 1;
	setp.eq.b32 	%p136, %r344, 1;
	selp.f32 	%f668, %f666, %f667, %p136;
	selp.f32 	%f669, %f667, %f666, %p136;
	and.b32  	%r345, %r343, 2;
	setp.eq.s32 	%p137, %r345, 0;
	neg.f32 	%f670, %f668;
	selp.f32 	%f671, %f668, %f670, %p137;
	add.s32 	%r346, %r343, 1;
	and.b32  	%r347, %r346, 2;
	setp.eq.s32 	%p138, %r347, 0;
	sub.f32 	%f672, %f71, %f669;
	selp.f32 	%f673, %f669, %f672, %p138;
	cvt.rzi.f32.f32 	%f674, %f648;
	setp.eq.f32 	%p139, %f674, %f648;
	mul.f32 	%f675, %f648, 0f00000000;
	selp.f32 	%f676, %f675, %f671, %p139;
	mov.b32 	%r348, %f676;
	abs.f32 	%f677, %f648;
	setp.gt.f32 	%p140, %f677, 0f4B800000;
	add.f32 	%f678, %f676, 0f3F800000;
	selp.f32 	%f679, %f678, %f673, %p140;
	shl.b32 	%r349, %r317, 3;
	add.s32 	%r350, %r319, %r349;
	cvt.rn.f32.s32 	%f680, %r350;
	div.approx.f32 	%f681, %f680, %f103;
	add.f32 	%f682, %f681, %f681;
	mov.b32 	%r351, %f682;
	and.b32  	%r352, %r351, -2147483648;
	or.b32  	%r353, %r352, 1056964608;
	mov.b32 	%f683, %r353;
	add.f32 	%f684, %f682, %f683;
	cvt.rzi.f32.f32 	%f685, %f684;
	abs.f32 	%f686, %f682;
	setp.gt.f32 	%p141, %f686, 0f4B000000;
	selp.f32 	%f687, %f682, %f685, %p141;
	cvt.rzi.f32.f32 	%f688, %f682;
	setp.lt.f32 	%p142, %f686, 0f3F000000;
	selp.f32 	%f689, %f688, %f687, %p142;
	cvt.rzi.s32.f32 	%r354, %f689;
	fma.rn.f32 	%f690, %f689, 0fBF000000, %f681;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f692, %f691, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f693, %f691, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f694, %f692, %f691, 0fC0A55DF6;
	fma.rn.f32 	%f695, %f693, %f691, 0f4081E0CF;
	fma.rn.f32 	%f696, %f691, %f690, 0f00000000;
	fma.rn.f32 	%f697, %f695, %f691, 0fC09DE9E6;
	fma.rn.f32 	%f698, %f694, %f696, 0f00000000;
	fma.rn.f32 	%f699, %f697, %f691, 0f3F800000;
	fma.rn.f32 	%f700, %f690, 0f40490FDB, %f698;
	and.b32  	%r355, %r354, 1;
	setp.eq.b32 	%p143, %r355, 1;
	selp.f32 	%f701, %f699, %f700, %p143;
	selp.f32 	%f702, %f700, %f699, %p143;
	and.b32  	%r356, %r354, 2;
	setp.eq.s32 	%p144, %r356, 0;
	neg.f32 	%f703, %f701;
	selp.f32 	%f704, %f701, %f703, %p144;
	add.s32 	%r357, %r354, 1;
	and.b32  	%r358, %r357, 2;
	setp.eq.s32 	%p145, %r358, 0;
	sub.f32 	%f705, %f71, %f702;
	selp.f32 	%f706, %f702, %f705, %p145;
	cvt.rzi.f32.f32 	%f707, %f681;
	setp.eq.f32 	%p146, %f707, %f681;
	mul.f32 	%f708, %f681, 0f00000000;
	selp.f32 	%f709, %f708, %f704, %p146;
	mov.b32 	%r359, %f709;
	abs.f32 	%f710, %f681;
	setp.gt.f32 	%p147, %f710, 0f4B800000;
	add.f32 	%f711, %f709, 0f3F800000;
	selp.f32 	%f712, %f711, %f706, %p147;
	mov.b32 	%r278, %f712;
	mov.b32 	%r277, %f679;
	// begin inline asm
	cvt.rn.f16x2.f32 %r276, %r278, %r277;
	// end inline asm
	xor.b32  	%r281, %r359, -2147483648;
	xor.b32  	%r280, %r348, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r279, %r281, %r280;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r282, %r266, %r265;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r285, %r269, %r268;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r288, %r290, %r289;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r291, %r266, %r265;
	// end inline asm
	shl.b32 	%r361, %r102, 13;
	shl.b32 	%r362, %r106, 7;
	and.b32  	%r363, %r48, 28;
	shl.b32 	%r364, %r1, 5;
	and.b32  	%r365, %r364, 32;
	or.b32  	%r21, %r363, %r365;
	and.b32  	%r22, %r364, 64;
	and.b32  	%r366, %r364, 8128;
	or.b32  	%r367, %r366, %r361;
	or.b32  	%r368, %r367, %r21;
	add.s32 	%r23, %r368, %r362;
	and.b32  	%r24, %r2, 8;
	shl.b32 	%r369, %r2, 4;
	or.b32  	%r370, %r369, %r24;
	shr.u32 	%r371, %r370, 2;
	and.b32  	%r372, %r371, 30;
	shr.u32 	%r373, %r3, 1;
	and.b32  	%r25, %r2, 4;
	and.b32  	%r374, %r4, 32;
	or.b32  	%r26, %r374, %r373;
	shr.u32 	%r375, %r52, 1;
	mul.lo.s32 	%r376, %r375, 65;
	add.s32 	%r377, %r376, %r26;
	or.b32  	%r27, %r26, 8;
	add.s32 	%r378, %r376, %r27;
	or.b32  	%r28, %r26, 16;
	add.s32 	%r379, %r376, %r28;
	or.b32  	%r29, %r26, 24;
	add.s32 	%r380, %r376, %r29;
	shl.b32 	%r381, %r3, 1;
	or.b32  	%r382, %r381, %r56;
	mul.lo.s32 	%r383, %r382, 65;
	add.s32 	%r384, %r372, %r383;
	mul.wide.u32 	%rd45, %r384, 4;
	mov.u64 	%rd46, shmem;
	add.s64 	%rd47, %rd46, 33408;
	add.s64 	%rd6, %rd47, %rd45;
	cvt.u64.u32 	%rd48, %r372;
	cvt.u64.u32 	%rd49, %r383;
	add.s64 	%rd50, %rd49, %rd48;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd7, %rd47, %rd51;
	shl.b32 	%r385, %r104, 19;
	add.s32 	%r386, %r385, -1572864;
	shl.b32 	%r387, %r3, 2;
	or.b32  	%r388, %r57, %r387;
	or.b32  	%r389, %r388, %r51;
	shl.b32 	%r30, %r389, 7;
	cvt.s64.s32 	%rd8, %r386;
	bfe.s32 	%r390, %r3, 2, 1;
	and.b32  	%r391, %r3, 4;
	setp.eq.s32 	%p149, %r391, 0;
	and.b32  	%r392, %r390, 260;
	mul.lo.s32 	%r393, %r56, 65;
	shr.u32 	%r394, %r3, 3;
	mul.lo.s32 	%r395, %r394, 130;
	and.b32  	%r396, %r3, 1;
	neg.s32 	%r397, %r396;
	setp.eq.b32 	%p150, %r396, 1;
	and.b32  	%r398, %r397, 1040;
	bfe.s32 	%r399, %r3, 1, 1;
	and.b32  	%r400, %r3, 2;
	setp.eq.s32 	%p151, %r400, 0;
	and.b32  	%r401, %r399, 520;
	add.s32 	%r402, %r398, %r372;
	add.s32 	%r403, %r402, %r392;
	add.s32 	%r404, %r403, %r393;
	add.s32 	%r405, %r404, %r395;
	add.s32 	%r406, %r405, %r401;
	mul.wide.u32 	%rd52, %r406, 4;
	add.s64 	%rd9, %rd46, %rd52;
	selp.b64 	%rd53, 0, 520, %p151;
	cvt.u64.u32 	%rd54, %r395;
	cvt.u64.u32 	%rd55, %r393;
	selp.b64 	%rd56, 0, 260, %p149;
	selp.b64 	%rd57, 1040, 0, %p150;
	add.s64 	%rd58, %rd48, %rd57;
	add.s64 	%rd59, %rd58, %rd56;
	add.s64 	%rd60, %rd59, %rd55;
	add.s64 	%rd61, %rd60, %rd54;
	add.s64 	%rd62, %rd61, %rd53;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd10, %rd46, %rd63;
	cvt.u64.u32 	%rd64, %r404;
	add.s64 	%rd65, %rd64, %rd54;
	add.s64 	%rd66, %rd65, %rd53;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd11, %rd46, %rd67;
	add.s32 	%r407, %r406, 2113;
	mul.wide.u32 	%rd68, %r407, 4;
	add.s64 	%rd12, %rd46, %rd68;
	add.s32 	%r408, %r406, 2082;
	mul.wide.u32 	%rd69, %r408, 4;
	add.s64 	%rd13, %rd46, %rd69;
	add.s32 	%r409, %r406, 2114;
	mul.wide.u32 	%rd70, %r409, 4;
	add.s64 	%rd14, %rd46, %rd70;
	add.s32 	%r410, %r406, 4194;
	mul.wide.u32 	%rd71, %r410, 4;
	add.s64 	%rd15, %rd46, %rd71;
	add.s32 	%r411, %r406, 4163;
	mul.wide.u32 	%rd72, %r411, 4;
	add.s64 	%rd16, %rd46, %rd72;
	add.s32 	%r412, %r406, 4195;
	mul.wide.u32 	%rd73, %r412, 4;
	add.s64 	%rd17, %rd46, %rd73;
	add.s32 	%r413, %r406, 6275;
	mul.wide.u32 	%rd74, %r413, 4;
	add.s64 	%rd18, %rd46, %rd74;
	add.s32 	%r414, %r406, 6244;
	mul.wide.u32 	%rd75, %r414, 4;
	add.s64 	%rd19, %rd46, %rd75;
	add.s32 	%r415, %r406, 6276;
	mul.wide.u32 	%rd76, %r415, 4;
	add.s64 	%rd20, %rd46, %rd76;
	bfe.s32 	%r416, %r2, 1, 1;
	and.b32  	%r31, %r416, 65;
	and.b32  	%r417, %r2, 1;
	neg.s32 	%r418, %r417;
	and.b32  	%r32, %r418, 130;
	mul.wide.u32 	%rd77, %r380, 4;
	add.s64 	%rd21, %rd47, %rd77;
	mul.wide.u32 	%rd78, %r379, 4;
	add.s64 	%rd22, %rd47, %rd78;
	mul.wide.u32 	%rd79, %r378, 4;
	add.s64 	%rd23, %rd47, %rd79;
	mul.wide.u32 	%rd80, %r377, 4;
	add.s64 	%rd24, %rd47, %rd80;
	mov.u16 	%rs236, 25600;
	mov.u16 	%rs238, 21504;
	mov.u16 	%rs246, 18432;
	mov.u16 	%rs260, -14592;
	mov.u32 	%r2521, %r2519;
	mov.u32 	%r2522, %r2519;
	mov.u32 	%r2523, %r2519;
	mov.u32 	%r2524, %r2519;
	mov.u32 	%r2525, %r2519;
	mov.u32 	%r2526, %r2519;
	mov.u32 	%r2527, %r2519;
	mov.u32 	%r2528, %r2519;
	mov.u32 	%r2539, %r2519;
	mov.u32 	%r2540, %r2519;
	mov.u32 	%r2541, %r2519;
	mov.u32 	%r2542, %r2519;
	mov.u32 	%r45, %r2519;
	bra.uni 	$L__BB0_31;
$L__BB0_39:                             // %pass10370
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r2511, %r2520, %r21;
	or.b32  	%r2512, %r2511, %r22;
	or.b32  	%r2513, %r2512, %r30;
	or.b32  	%r2514, %r2513, 1572864;
	cvt.s64.s32 	%rd134, %r2514;
	add.s64 	%rd135, %rd134, %rd8;
	shr.u64 	%rd136, %rd135, 36;
	add.s64 	%rd137, %rd135, %rd136;
	shr.s64 	%rd138, %rd137, 28;
	setp.lt.s64 	%p180, %rd135, 0;
	and.b64  	%rd139, %rd137, -268435456;
	setp.ne.s64 	%p181, %rd139, %rd135;
	and.pred  	%p182, %p180, %p181;
	selp.u64 	%rd140, 1, 0, %p182;
	sub.s64 	%rd141, %rd140, %rd138;
	shl.b64 	%rd142, %rd141, 28;
	add.s64 	%rd143, %rd142, %rd135;
	shl.b64 	%rd144, %rd143, 2;
	add.s64 	%rd145, %rd3, %rd144;
	st.global.v4.u32 	[%rd145], {%r97, %r99, %r98, %r100};
	setp.ne.s32 	%p183, %r45, 32512;
	add.s32 	%r45, %r45, 256;
	add.s32 	%r2515, %r45, %r102;
	setp.lt.s32 	%p184, %r2515, %r103;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_40;
$L__BB0_31:                             // %L1523
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p152, %r24, 0;
	or.b32  	%r484, %r45, %r50;
	or.b32  	%r485, %r484, %r2;
	and.b32  	%r486, %r485, 32560;
	or.b32  	%r487, %r486, %r3;
	shl.b32 	%r488, %r487, 13;
	add.s32 	%r489, %r23, %r488;
	shr.s32 	%r490, %r489, 31;
	shr.u32 	%r491, %r490, 4;
	add.s32 	%r492, %r489, %r491;
	shr.s32 	%r493, %r492, 28;
	setp.lt.s32 	%p153, %r489, 0;
	and.b32  	%r494, %r492, -268435456;
	setp.ne.s32 	%p154, %r494, %r489;
	and.pred  	%p155, %p153, %p154;
	selp.u32 	%r495, 1, 0, %p155;
	sub.s32 	%r496, %r495, %r493;
	shl.b32 	%r497, %r496, 28;
	or.b32  	%r498, %r489, 1;
	add.s32 	%r499, %r498, %r497;
	mul.wide.s32 	%rd81, %r499, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.v4.u32 	{%r500, %r501, %r502, %r503}, [%rd82+-4];
	or.b32  	%r504, %r488, 524288;
	add.s32 	%r505, %r23, %r504;
	shr.s32 	%r506, %r505, 31;
	shr.u32 	%r507, %r506, 4;
	add.s32 	%r508, %r505, %r507;
	shr.s32 	%r509, %r508, 28;
	setp.lt.s32 	%p156, %r505, 0;
	and.b32  	%r510, %r508, -268435456;
	setp.ne.s32 	%p157, %r510, %r505;
	and.pred  	%p158, %p156, %p157;
	selp.u32 	%r511, 1, 0, %p158;
	sub.s32 	%r512, %r511, %r509;
	shl.b32 	%r513, %r512, 28;
	or.b32  	%r514, %r505, 1;
	add.s32 	%r515, %r514, %r513;
	mul.wide.s32 	%rd83, %r515, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.v4.u32 	{%r516, %r517, %r518, %r519}, [%rd84+-4];
	or.b32  	%r520, %r488, 1048576;
	add.s32 	%r521, %r23, %r520;
	shr.s32 	%r522, %r521, 31;
	shr.u32 	%r523, %r522, 4;
	add.s32 	%r524, %r521, %r523;
	shr.s32 	%r525, %r524, 28;
	setp.lt.s32 	%p159, %r521, 0;
	and.b32  	%r526, %r524, -268435456;
	setp.ne.s32 	%p160, %r526, %r521;
	and.pred  	%p161, %p159, %p160;
	selp.u32 	%r527, 1, 0, %p161;
	sub.s32 	%r528, %r527, %r525;
	shl.b32 	%r529, %r528, 28;
	or.b32  	%r530, %r521, 1;
	add.s32 	%r531, %r530, %r529;
	mul.wide.s32 	%rd85, %r531, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r532, %r533, %r534, %r535}, [%rd86+-4];
	or.b32  	%r536, %r488, 1572864;
	add.s32 	%r537, %r23, %r536;
	shr.s32 	%r538, %r537, 31;
	shr.u32 	%r539, %r538, 4;
	add.s32 	%r540, %r537, %r539;
	shr.s32 	%r541, %r540, 28;
	setp.lt.s32 	%p162, %r537, 0;
	and.b32  	%r542, %r540, -268435456;
	setp.ne.s32 	%p163, %r542, %r537;
	and.pred  	%p164, %p162, %p163;
	selp.u32 	%r543, 1, 0, %p164;
	sub.s32 	%r544, %r543, %r541;
	shl.b32 	%r545, %r544, 28;
	or.b32  	%r546, %r537, 1;
	add.s32 	%r547, %r546, %r545;
	mul.wide.s32 	%rd87, %r547, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r548, %r549, %r550, %r551}, [%rd88+-4];
	selp.b32 	%r552, %r502, %r500, %p152;
	shfl.sync.bfly.b32	%r553, %r552, 8, 31, -1;
	selp.b32 	%r420, %r500, %r553, %p152;
	selp.b32 	%r421, %r553, %r502, %p152;
	selp.b32 	%r554, %r503, %r501, %p152;
	shfl.sync.bfly.b32	%r555, %r554, 8, 31, -1;
	selp.b32 	%r428, %r501, %r555, %p152;
	selp.b32 	%r429, %r555, %r503, %p152;
	selp.b32 	%r556, %r518, %r516, %p152;
	shfl.sync.bfly.b32	%r557, %r556, 8, 31, -1;
	selp.b32 	%r436, %r516, %r557, %p152;
	selp.b32 	%r437, %r557, %r518, %p152;
	selp.b32 	%r558, %r519, %r517, %p152;
	shfl.sync.bfly.b32	%r559, %r558, 8, 31, -1;
	selp.b32 	%r444, %r517, %r559, %p152;
	selp.b32 	%r445, %r559, %r519, %p152;
	selp.b32 	%r560, %r534, %r532, %p152;
	shfl.sync.bfly.b32	%r561, %r560, 8, 31, -1;
	selp.b32 	%r452, %r532, %r561, %p152;
	selp.b32 	%r453, %r561, %r534, %p152;
	selp.b32 	%r562, %r535, %r533, %p152;
	shfl.sync.bfly.b32	%r563, %r562, 8, 31, -1;
	selp.b32 	%r460, %r533, %r563, %p152;
	selp.b32 	%r461, %r563, %r535, %p152;
	selp.b32 	%r564, %r550, %r548, %p152;
	shfl.sync.bfly.b32	%r565, %r564, 8, 31, -1;
	selp.b32 	%r468, %r548, %r565, %p152;
	selp.b32 	%r469, %r565, %r550, %p152;
	selp.b32 	%r566, %r551, %r549, %p152;
	shfl.sync.bfly.b32	%r567, %r566, 8, 31, -1;
	selp.b32 	%r476, %r549, %r567, %p152;
	selp.b32 	%r477, %r567, %r551, %p152;
	mov.u32 	%r478, 21520;
	// begin inline asm
	prmt.b32 %r419, %r420, %r421, %r478;
	// end inline asm
	mov.u32 	%r482, 30258;
	// begin inline asm
	prmt.b32 %r423, %r420, %r421, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r427, %r428, %r429, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r431, %r428, %r429, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r435, %r436, %r437, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r439, %r436, %r437, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r443, %r444, %r445, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r447, %r444, %r445, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r451, %r452, %r453, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r455, %r452, %r453, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r459, %r460, %r461, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r463, %r460, %r461, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r467, %r468, %r469, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r471, %r468, %r469, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r475, %r476, %r477, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r479, %r476, %r477, %r482;
	// end inline asm
	st.shared.u32 	[%rd9], %r419;
	st.shared.u32 	[%rd10+128], %r423;
	st.shared.u32 	[%rd10+4], %r427;
	st.shared.u32 	[%rd10+132], %r431;
	st.shared.u32 	[%rd11+8324], %r435;
	st.shared.u32 	[%rd12], %r439;
	st.shared.u32 	[%rd13], %r443;
	st.shared.u32 	[%rd14], %r447;
	st.shared.u32 	[%rd11+16648], %r451;
	st.shared.u32 	[%rd15], %r455;
	st.shared.u32 	[%rd16], %r459;
	st.shared.u32 	[%rd17], %r463;
	st.shared.u32 	[%rd11+24972], %r467;
	st.shared.u32 	[%rd18], %r471;
	st.shared.u32 	[%rd19], %r475;
	st.shared.u32 	[%rd20], %r479;
	bar.sync 	0;
	or.b32  	%r568, %r45, %r25;
	or.b32  	%r46, %r568, %r57;
	shr.u32 	%r2534, %r46, 6;
	mov.u64 	%rd150, %rd24;
	mov.u64 	%rd151, %rd23;
	mov.u64 	%rd152, %rd22;
	mov.u64 	%rd153, %rd21;
	mov.u32 	%r2535, %r2528;
	mov.u32 	%r2536, %r2527;
	mov.u32 	%r2537, %r2526;
	mov.u32 	%r2538, %r2525;
	mov.u32 	%r2543, %r2519;
	mov.u32 	%r2544, %r2524;
	mov.u32 	%r2545, %r2523;
	mov.u32 	%r2546, %r2522;
	mov.u32 	%r2547, %r2521;
$L__BB0_32:                             // %pass5640
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2528, %r2542;
	mov.u32 	%r2527, %r2541;
	mov.u32 	%r2526, %r2540;
	mov.u32 	%r2525, %r2539;
	mov.u32 	%r2521, %r2538;
	mov.u32 	%r2522, %r2537;
	mov.u32 	%r2523, %r2536;
	mov.u32 	%r2524, %r2535;
	add.s32 	%r2381, %r46, %r2543;
	bfe.s32 	%r2382, %r2381, 2, 1;
	and.b32  	%r2383, %r2382, 260;
	and.b32  	%r2384, %r2534, 3;
	mul.lo.s32 	%r2385, %r2384, 2081;
	and.b32  	%r2386, %r2381, 1;
	neg.s32 	%r2387, %r2386;
	and.b32  	%r2388, %r2387, 1040;
	bfe.s32 	%r2389, %r2381, 1, 1;
	and.b32  	%r2390, %r2389, 520;
	or.b32  	%r2391, %r26, %r2388;
	add.s32 	%r2392, %r2391, %r2383;
	add.s32 	%r2393, %r2392, %r31;
	add.s32 	%r2394, %r2393, %r2385;
	add.s32 	%r2395, %r2394, %r32;
	add.s32 	%r2396, %r2395, %r2390;
	mul.wide.u32 	%rd89, %r2396, 4;
	add.s64 	%rd91, %rd46, %rd89;
	ld.shared.u32 	%r2539, [%rd91];
	// begin inline asm
	mov.b32 %r574, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r585, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r573, %r2539, -2004318072;
	mov.u32 	%r572, 983055;
	// begin inline asm
	lop3.b32 %r571, %r572, %r573, %r574, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r575, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r576, %r574, %r575;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r579, %r571, %r576;
	// end inline asm
	mov.u32 	%r583, 15728880;
	// begin inline asm
	lop3.b32 %r582, %r583, %r573, %r585, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r586, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r587, %r585, %r586;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r590, %r582, %r587;
	// end inline asm
	shr.u32 	%r595, %r573, 8;
	// begin inline asm
	lop3.b32 %r593, %r572, %r595, %r574, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r597, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r598, %r574, %r597;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r601, %r593, %r598;
	// end inline asm
	// begin inline asm
	lop3.b32 %r604, %r583, %r595, %r585, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r608, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r609, %r585, %r608;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r612, %r604, %r609;
	// end inline asm
	// begin inline asm
	mov.b32 %r620, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r631, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r619, %r2547, -2004318072;
	// begin inline asm
	lop3.b32 %r617, %r572, %r619, %r620, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r621, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r622, %r620, %r621;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r625, %r617, %r622;
	// end inline asm
	// begin inline asm
	lop3.b32 %r628, %r583, %r619, %r631, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r632, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r633, %r631, %r632;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r636, %r628, %r633;
	// end inline asm
	shr.u32 	%r641, %r619, 8;
	// begin inline asm
	lop3.b32 %r639, %r572, %r641, %r620, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r643, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r644, %r620, %r643;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r647, %r639, %r644;
	// end inline asm
	// begin inline asm
	lop3.b32 %r650, %r583, %r641, %r631, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r654, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r655, %r631, %r654;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r658, %r650, %r655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r663, %r162, %r625, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r669, %r162, %r636, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r675, %r162, %r647, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r681, %r162, %r658, %r2519;
	// end inline asm
	// begin inline asm
	mov.b32 %r690, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r701, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r689, %r2521, -2004318072;
	// begin inline asm
	lop3.b32 %r687, %r572, %r689, %r690, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r691, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r692, %r690, %r691;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r695, %r687, %r692;
	// end inline asm
	// begin inline asm
	lop3.b32 %r698, %r583, %r689, %r701, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r702, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r703, %r701, %r702;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r706, %r698, %r703;
	// end inline asm
	shr.u32 	%r711, %r689, 8;
	// begin inline asm
	lop3.b32 %r709, %r572, %r711, %r690, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r713, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r714, %r690, %r713;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r717, %r709, %r714;
	// end inline asm
	// begin inline asm
	lop3.b32 %r720, %r583, %r711, %r701, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r724, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r725, %r701, %r724;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r728, %r720, %r725;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r731, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r733, %r731, %r695, %r663;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r737, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r739, %r737, %r706, %r669;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r743, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r745, %r743, %r717, %r675;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r749, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r751, %r749, %r728, %r681;
	// end inline asm
	// begin inline asm
	mov.b32 %r760, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r771, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r759, %r2525, -2004318072;
	// begin inline asm
	lop3.b32 %r757, %r572, %r759, %r760, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r761, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r762, %r760, %r761;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r765, %r757, %r762;
	// end inline asm
	// begin inline asm
	lop3.b32 %r768, %r583, %r759, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r772, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r773, %r771, %r772;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r776, %r768, %r773;
	// end inline asm
	shr.u32 	%r781, %r759, 8;
	// begin inline asm
	lop3.b32 %r779, %r572, %r781, %r760, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r784, %r760, %r783;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r787, %r779, %r784;
	// end inline asm
	// begin inline asm
	lop3.b32 %r790, %r583, %r781, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r794, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r795, %r771, %r794;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r798, %r790, %r795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r803, %r224, %r765, %r733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r809, %r224, %r776, %r739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r815, %r224, %r787, %r745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r821, %r224, %r798, %r751;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r825, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r856, %r825, %r579, %r803;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r831, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r853, %r831, %r590, %r809;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r837, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r865, %r837, %r601, %r815;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r843, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r862, %r843, %r612, %r821;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r849, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r851, %r849, %r853;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r854, %r258, %r856, %r851;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r858, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r860, %r858, %r862;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r863, %r258, %r865, %r860;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r867, %r261, %r856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r870, %r258, %r853, %r867;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r874, %r261, %r865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r877, %r258, %r862, %r874;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r908, %r905}, {%r264, %r270, %r267, %r273}, {%r854, %r870}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r917, %r914}, {%r264, %r270, %r267, %r273}, {%r863, %r877}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r901, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r903, %r901, %r905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r906, %r276, %r908, %r903;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r910, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r912, %r910, %r914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r915, %r276, %r917, %r912;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r919, %r279, %r908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r922, %r276, %r905, %r919;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r926, %r279, %r917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r929, %r276, %r914, %r926;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r933, %r934}, {%r282, %r288, %r285, %r291}, {%r906, %r922}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r943, %r944}, {%r282, %r288, %r285, %r291}, {%r915, %r929}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r953, %r53, %r933;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r956, %r53, %r934;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r959, %r53, %r943;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r962, %r53, %r944;
	// end inline asm
	// begin inline asm
	mov.b32 %r965, {%rs260, %rs260};
	// end inline asm
	mov.u16 	%rs51, 18176;
	// begin inline asm
	mov.b32 %r966, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r967, %r953, %r965;
	// end inline asm
	// begin inline asm
	min.f16x2 %r970, %r967, %r966;
	// end inline asm
	// begin inline asm
	mov.b32 %r973, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r975, %r956, %r973;
	// end inline asm
	// begin inline asm
	min.f16x2 %r978, %r975, %r974;
	// end inline asm
	// begin inline asm
	mov.b32 %r981, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r982, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r983, %r959, %r981;
	// end inline asm
	// begin inline asm
	min.f16x2 %r986, %r983, %r982;
	// end inline asm
	// begin inline asm
	mov.b32 %r989, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r990, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r991, %r962, %r989;
	// end inline asm
	// begin inline asm
	min.f16x2 %r994, %r991, %r990;
	// end inline asm
	mov.u16 	%rs65, 26112;
	// begin inline asm
	mov.b32 %r1000, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r998, %r970, %r1000;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1001, %r978, %r1000;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1004, %r986, %r1000;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1007, %r994, %r1000;
	// end inline asm
	mov.u32 	%r1013, 25152;
	// begin inline asm
	prmt.b32 %r1010, %r998, %r1004, %r1013;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1014, %r1001, %r1007, %r1013;
	// end inline asm
	shl.b32 	%r1021, %r1014, 4;
	mov.u32 	%r1019, 252645135;
	// begin inline asm
	lop3.b32 %r1018, %r1019, %r1010, %r1021, 202;
	// end inline asm
	st.shared.u32 	[%rd150], %r1018;
	or.b32  	%r2397, %r27, %r2388;
	add.s32 	%r2398, %r2397, %r2383;
	add.s32 	%r2399, %r2398, %r31;
	add.s32 	%r2400, %r2399, %r2385;
	add.s32 	%r2401, %r2400, %r32;
	add.s32 	%r2402, %r2401, %r2390;
	mul.wide.u32 	%rd92, %r2402, 4;
	add.s64 	%rd93, %rd46, %rd92;
	ld.shared.u32 	%r2540, [%rd93];
	// begin inline asm
	mov.b32 %r1027, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1038, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1026, %r2540, -2004318072;
	// begin inline asm
	lop3.b32 %r1024, %r572, %r1026, %r1027, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1028, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1029, %r1027, %r1028;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1032, %r1024, %r1029;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1035, %r583, %r1026, %r1038, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1039, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1040, %r1038, %r1039;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1043, %r1035, %r1040;
	// end inline asm
	shr.u32 	%r1048, %r1026, 8;
	// begin inline asm
	lop3.b32 %r1046, %r572, %r1048, %r1027, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1050, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1051, %r1027, %r1050;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1054, %r1046, %r1051;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1057, %r583, %r1048, %r1038, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1061, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1062, %r1038, %r1061;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1065, %r1057, %r1062;
	// end inline asm
	// begin inline asm
	mov.b32 %r1073, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1084, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1072, %r2546, -2004318072;
	// begin inline asm
	lop3.b32 %r1070, %r572, %r1072, %r1073, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1074, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1075, %r1073, %r1074;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1078, %r1070, %r1075;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1081, %r583, %r1072, %r1084, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1085, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1086, %r1084, %r1085;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1089, %r1081, %r1086;
	// end inline asm
	shr.u32 	%r1094, %r1072, 8;
	// begin inline asm
	lop3.b32 %r1092, %r572, %r1094, %r1073, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1096, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1097, %r1073, %r1096;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1100, %r1092, %r1097;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1103, %r583, %r1094, %r1084, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1107, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1108, %r1084, %r1107;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1111, %r1103, %r1108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1116, %r162, %r1078, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1122, %r162, %r1089, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1128, %r162, %r1100, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1134, %r162, %r1111, %r2519;
	// end inline asm
	// begin inline asm
	mov.b32 %r1143, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1154, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1142, %r2522, -2004318072;
	// begin inline asm
	lop3.b32 %r1140, %r572, %r1142, %r1143, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1144, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1145, %r1143, %r1144;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1148, %r1140, %r1145;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1151, %r583, %r1142, %r1154, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1155, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1156, %r1154, %r1155;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1159, %r1151, %r1156;
	// end inline asm
	shr.u32 	%r1164, %r1142, 8;
	// begin inline asm
	lop3.b32 %r1162, %r572, %r1164, %r1143, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1166, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1167, %r1143, %r1166;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1170, %r1162, %r1167;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1173, %r583, %r1164, %r1154, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1177, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1178, %r1154, %r1177;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1181, %r1173, %r1178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1184, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1186, %r1184, %r1148, %r1116;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1190, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1192, %r1190, %r1159, %r1122;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1196, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1198, %r1196, %r1170, %r1128;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1202, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1204, %r1202, %r1181, %r1134;
	// end inline asm
	// begin inline asm
	mov.b32 %r1213, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1224, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1212, %r2526, -2004318072;
	// begin inline asm
	lop3.b32 %r1210, %r572, %r1212, %r1213, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1214, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1215, %r1213, %r1214;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1218, %r1210, %r1215;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1221, %r583, %r1212, %r1224, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1225, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1226, %r1224, %r1225;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1229, %r1221, %r1226;
	// end inline asm
	shr.u32 	%r1234, %r1212, 8;
	// begin inline asm
	lop3.b32 %r1232, %r572, %r1234, %r1213, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1236, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1237, %r1213, %r1236;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1240, %r1232, %r1237;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1243, %r583, %r1234, %r1224, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1247, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1248, %r1224, %r1247;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1251, %r1243, %r1248;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1256, %r224, %r1218, %r1186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1262, %r224, %r1229, %r1192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1268, %r224, %r1240, %r1198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1274, %r224, %r1251, %r1204;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1278, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1309, %r1278, %r1032, %r1256;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1284, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1306, %r1284, %r1043, %r1262;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1290, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1318, %r1290, %r1054, %r1268;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1296, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1315, %r1296, %r1065, %r1274;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1302, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1304, %r1302, %r1306;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1307, %r258, %r1309, %r1304;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1311, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1313, %r1311, %r1315;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1316, %r258, %r1318, %r1313;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1320, %r261, %r1309;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1323, %r258, %r1306, %r1320;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1327, %r261, %r1318;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1330, %r258, %r1315, %r1327;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1361, %r1358}, {%r264, %r270, %r267, %r273}, {%r1307, %r1323}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1370, %r1367}, {%r264, %r270, %r267, %r273}, {%r1316, %r1330}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1354, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1356, %r1354, %r1358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1359, %r276, %r1361, %r1356;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1363, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1365, %r1363, %r1367;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1368, %r276, %r1370, %r1365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1372, %r279, %r1361;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1375, %r276, %r1358, %r1372;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1379, %r279, %r1370;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1382, %r276, %r1367, %r1379;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1386, %r1387}, {%r282, %r288, %r285, %r291}, {%r1359, %r1375}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1396, %r1397}, {%r282, %r288, %r285, %r291}, {%r1368, %r1382}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1406, %r53, %r1386;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1409, %r53, %r1387;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1412, %r53, %r1396;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1415, %r53, %r1397;
	// end inline asm
	// begin inline asm
	mov.b32 %r1418, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1419, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1420, %r1406, %r1418;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1423, %r1420, %r1419;
	// end inline asm
	// begin inline asm
	mov.b32 %r1426, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1427, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1428, %r1409, %r1426;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1431, %r1428, %r1427;
	// end inline asm
	// begin inline asm
	mov.b32 %r1434, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1435, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1436, %r1412, %r1434;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1439, %r1436, %r1435;
	// end inline asm
	// begin inline asm
	mov.b32 %r1442, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1443, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1444, %r1415, %r1442;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1447, %r1444, %r1443;
	// end inline asm
	// begin inline asm
	mov.b32 %r1453, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1451, %r1423, %r1453;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1454, %r1431, %r1453;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1457, %r1439, %r1453;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1460, %r1447, %r1453;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1463, %r1451, %r1457, %r1013;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1467, %r1454, %r1460, %r1013;
	// end inline asm
	shl.b32 	%r1474, %r1467, 4;
	// begin inline asm
	lop3.b32 %r1471, %r1019, %r1463, %r1474, 202;
	// end inline asm
	st.shared.u32 	[%rd151], %r1471;
	add.s32 	%r2403, %r28, %r2388;
	add.s32 	%r2404, %r2403, %r2383;
	add.s32 	%r2405, %r2404, %r31;
	add.s32 	%r2406, %r2405, %r2385;
	add.s32 	%r2407, %r2406, %r32;
	add.s32 	%r2408, %r2407, %r2390;
	mul.wide.u32 	%rd94, %r2408, 4;
	add.s64 	%rd95, %rd46, %rd94;
	ld.shared.u32 	%r2541, [%rd95];
	// begin inline asm
	mov.b32 %r1480, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1491, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1479, %r2541, -2004318072;
	// begin inline asm
	lop3.b32 %r1477, %r572, %r1479, %r1480, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1481, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1482, %r1480, %r1481;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1485, %r1477, %r1482;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1488, %r583, %r1479, %r1491, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1492, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1493, %r1491, %r1492;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1496, %r1488, %r1493;
	// end inline asm
	shr.u32 	%r1501, %r1479, 8;
	// begin inline asm
	lop3.b32 %r1499, %r572, %r1501, %r1480, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1503, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1504, %r1480, %r1503;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1507, %r1499, %r1504;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1510, %r583, %r1501, %r1491, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1514, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1515, %r1491, %r1514;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1518, %r1510, %r1515;
	// end inline asm
	// begin inline asm
	mov.b32 %r1526, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1537, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1525, %r2545, -2004318072;
	// begin inline asm
	lop3.b32 %r1523, %r572, %r1525, %r1526, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1527, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1528, %r1526, %r1527;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1531, %r1523, %r1528;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1534, %r583, %r1525, %r1537, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1538, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1539, %r1537, %r1538;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1542, %r1534, %r1539;
	// end inline asm
	shr.u32 	%r1547, %r1525, 8;
	// begin inline asm
	lop3.b32 %r1545, %r572, %r1547, %r1526, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1549, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1550, %r1526, %r1549;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1553, %r1545, %r1550;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1556, %r583, %r1547, %r1537, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1560, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1561, %r1537, %r1560;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1564, %r1556, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1569, %r162, %r1531, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1575, %r162, %r1542, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1581, %r162, %r1553, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1587, %r162, %r1564, %r2519;
	// end inline asm
	// begin inline asm
	mov.b32 %r1596, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1607, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1595, %r2523, -2004318072;
	// begin inline asm
	lop3.b32 %r1593, %r572, %r1595, %r1596, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1597, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1598, %r1596, %r1597;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1601, %r1593, %r1598;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1604, %r583, %r1595, %r1607, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1608, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1609, %r1607, %r1608;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1612, %r1604, %r1609;
	// end inline asm
	shr.u32 	%r1617, %r1595, 8;
	// begin inline asm
	lop3.b32 %r1615, %r572, %r1617, %r1596, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1619, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1620, %r1596, %r1619;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1623, %r1615, %r1620;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1626, %r583, %r1617, %r1607, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1630, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1631, %r1607, %r1630;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1634, %r1626, %r1631;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1637, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1639, %r1637, %r1601, %r1569;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1643, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1645, %r1643, %r1612, %r1575;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1649, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1651, %r1649, %r1623, %r1581;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1655, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1657, %r1655, %r1634, %r1587;
	// end inline asm
	// begin inline asm
	mov.b32 %r1666, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1677, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1665, %r2527, -2004318072;
	// begin inline asm
	lop3.b32 %r1663, %r572, %r1665, %r1666, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1667, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1668, %r1666, %r1667;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1671, %r1663, %r1668;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1674, %r583, %r1665, %r1677, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1678, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1679, %r1677, %r1678;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1682, %r1674, %r1679;
	// end inline asm
	shr.u32 	%r1687, %r1665, 8;
	// begin inline asm
	lop3.b32 %r1685, %r572, %r1687, %r1666, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1689, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1690, %r1666, %r1689;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1693, %r1685, %r1690;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1696, %r583, %r1687, %r1677, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1700, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1701, %r1677, %r1700;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1704, %r1696, %r1701;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r224, %r1671, %r1639;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1715, %r224, %r1682, %r1645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1721, %r224, %r1693, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1727, %r224, %r1704, %r1657;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1731, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1762, %r1731, %r1485, %r1709;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1737, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1759, %r1737, %r1496, %r1715;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1743, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1771, %r1743, %r1507, %r1721;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1749, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r1749, %r1518, %r1727;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1755, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1757, %r1755, %r1759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r258, %r1762, %r1757;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1764, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1766, %r1764, %r1768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r258, %r1771, %r1766;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1773, %r261, %r1762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r258, %r1759, %r1773;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1780, %r261, %r1771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1783, %r258, %r1768, %r1780;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1814, %r1811}, {%r264, %r270, %r267, %r273}, {%r1760, %r1776}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1823, %r1820}, {%r264, %r270, %r267, %r273}, {%r1769, %r1783}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1807, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1809, %r1807, %r1811;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1812, %r276, %r1814, %r1809;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1816, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1818, %r1816, %r1820;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r276, %r1823, %r1818;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1825, %r279, %r1814;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1828, %r276, %r1811, %r1825;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1832, %r279, %r1823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r276, %r1820, %r1832;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1839, %r1840}, {%r282, %r288, %r285, %r291}, {%r1812, %r1828}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1849, %r1850}, {%r282, %r288, %r285, %r291}, {%r1821, %r1835}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1859, %r53, %r1839;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1862, %r53, %r1840;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1865, %r53, %r1849;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1868, %r53, %r1850;
	// end inline asm
	// begin inline asm
	mov.b32 %r1871, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1872, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1873, %r1859, %r1871;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1876, %r1873, %r1872;
	// end inline asm
	// begin inline asm
	mov.b32 %r1879, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1880, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1881, %r1862, %r1879;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1884, %r1881, %r1880;
	// end inline asm
	// begin inline asm
	mov.b32 %r1887, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1888, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1889, %r1865, %r1887;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1892, %r1889, %r1888;
	// end inline asm
	// begin inline asm
	mov.b32 %r1895, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1896, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1897, %r1868, %r1895;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1900, %r1897, %r1896;
	// end inline asm
	// begin inline asm
	mov.b32 %r1906, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1904, %r1876, %r1906;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1907, %r1884, %r1906;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1910, %r1892, %r1906;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1913, %r1900, %r1906;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1916, %r1904, %r1910, %r1013;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1920, %r1907, %r1913, %r1013;
	// end inline asm
	shl.b32 	%r1927, %r1920, 4;
	// begin inline asm
	lop3.b32 %r1924, %r1019, %r1916, %r1927, 202;
	// end inline asm
	st.shared.u32 	[%rd152], %r1924;
	add.s32 	%r2409, %r29, %r2388;
	add.s32 	%r2410, %r2409, %r2383;
	add.s32 	%r2411, %r2410, %r31;
	add.s32 	%r2412, %r2411, %r2385;
	add.s32 	%r2413, %r2412, %r32;
	add.s32 	%r2414, %r2413, %r2390;
	mul.wide.u32 	%rd96, %r2414, 4;
	add.s64 	%rd97, %rd46, %rd96;
	ld.shared.u32 	%r2542, [%rd97];
	// begin inline asm
	mov.b32 %r1933, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1944, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1932, %r2542, -2004318072;
	// begin inline asm
	lop3.b32 %r1930, %r572, %r1932, %r1933, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1934, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1935, %r1933, %r1934;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1938, %r1930, %r1935;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1941, %r583, %r1932, %r1944, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1945, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1946, %r1944, %r1945;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1949, %r1941, %r1946;
	// end inline asm
	shr.u32 	%r1954, %r1932, 8;
	// begin inline asm
	lop3.b32 %r1952, %r572, %r1954, %r1933, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1956, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1957, %r1933, %r1956;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1960, %r1952, %r1957;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1963, %r583, %r1954, %r1944, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1967, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1968, %r1944, %r1967;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1971, %r1963, %r1968;
	// end inline asm
	// begin inline asm
	mov.b32 %r1979, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1990, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1978, %r2544, -2004318072;
	// begin inline asm
	lop3.b32 %r1976, %r572, %r1978, %r1979, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1980, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1981, %r1979, %r1980;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1984, %r1976, %r1981;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1987, %r583, %r1978, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1991, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1992, %r1990, %r1991;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1995, %r1987, %r1992;
	// end inline asm
	shr.u32 	%r2000, %r1978, 8;
	// begin inline asm
	lop3.b32 %r1998, %r572, %r2000, %r1979, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2002, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2003, %r1979, %r2002;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2006, %r1998, %r2003;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2009, %r583, %r2000, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2013, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2014, %r1990, %r2013;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2017, %r2009, %r2014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2022, %r162, %r1984, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2028, %r162, %r1995, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2034, %r162, %r2006, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2040, %r162, %r2017, %r2519;
	// end inline asm
	// begin inline asm
	mov.b32 %r2049, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2060, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r2048, %r2524, -2004318072;
	// begin inline asm
	lop3.b32 %r2046, %r572, %r2048, %r2049, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2050, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2051, %r2049, %r2050;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2054, %r2046, %r2051;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2057, %r583, %r2048, %r2060, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2061, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2062, %r2060, %r2061;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2065, %r2057, %r2062;
	// end inline asm
	shr.u32 	%r2070, %r2048, 8;
	// begin inline asm
	lop3.b32 %r2068, %r572, %r2070, %r2049, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2072, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2073, %r2049, %r2072;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2076, %r2068, %r2073;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2079, %r583, %r2070, %r2060, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2083, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2084, %r2060, %r2083;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2087, %r2079, %r2084;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2090, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2092, %r2090, %r2054, %r2022;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2096, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2098, %r2096, %r2065, %r2028;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2102, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2104, %r2102, %r2076, %r2034;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2108, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2110, %r2108, %r2087, %r2040;
	// end inline asm
	// begin inline asm
	mov.b32 %r2119, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2130, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r2118, %r2528, -2004318072;
	// begin inline asm
	lop3.b32 %r2116, %r572, %r2118, %r2119, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2120, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2121, %r2119, %r2120;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2124, %r2116, %r2121;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2127, %r583, %r2118, %r2130, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2131, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2132, %r2130, %r2131;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2135, %r2127, %r2132;
	// end inline asm
	shr.u32 	%r2140, %r2118, 8;
	// begin inline asm
	lop3.b32 %r2138, %r572, %r2140, %r2119, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2142, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2143, %r2119, %r2142;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2146, %r2138, %r2143;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2149, %r583, %r2140, %r2130, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2153, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2154, %r2130, %r2153;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2157, %r2149, %r2154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2162, %r224, %r2124, %r2092;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2168, %r224, %r2135, %r2098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2174, %r224, %r2146, %r2104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2180, %r224, %r2157, %r2110;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2184, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2215, %r2184, %r1938, %r2162;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2190, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2212, %r2190, %r1949, %r2168;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2196, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2224, %r2196, %r1960, %r2174;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2202, %r255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2221, %r2202, %r1971, %r2180;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2208, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2210, %r2208, %r2212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2213, %r258, %r2215, %r2210;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2217, %r261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2219, %r2217, %r2221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r258, %r2224, %r2219;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r261, %r2215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2229, %r258, %r2212, %r2226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2233, %r261, %r2224;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2236, %r258, %r2221, %r2233;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2267, %r2264}, {%r264, %r270, %r267, %r273}, {%r2213, %r2229}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2276, %r2273}, {%r264, %r270, %r267, %r273}, {%r2222, %r2236}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2260, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2262, %r2260, %r2264;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2265, %r276, %r2267, %r2262;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2269, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2271, %r2269, %r2273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2274, %r276, %r2276, %r2271;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2278, %r279, %r2267;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2281, %r276, %r2264, %r2278;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2285, %r279, %r2276;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2288, %r276, %r2273, %r2285;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2292, %r2293}, {%r282, %r288, %r285, %r291}, {%r2265, %r2281}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2302, %r2303}, {%r282, %r288, %r285, %r291}, {%r2274, %r2288}, {%r2519, %r2519};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2312, %r53, %r2292;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2315, %r53, %r2293;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2318, %r53, %r2302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2321, %r53, %r2303;
	// end inline asm
	// begin inline asm
	mov.b32 %r2324, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2325, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2326, %r2312, %r2324;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2329, %r2326, %r2325;
	// end inline asm
	// begin inline asm
	mov.b32 %r2332, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2333, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2334, %r2315, %r2332;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2337, %r2334, %r2333;
	// end inline asm
	// begin inline asm
	mov.b32 %r2340, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2341, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2342, %r2318, %r2340;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2345, %r2342, %r2341;
	// end inline asm
	// begin inline asm
	mov.b32 %r2348, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2349, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2350, %r2321, %r2348;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2353, %r2350, %r2349;
	// end inline asm
	// begin inline asm
	mov.b32 %r2359, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2357, %r2329, %r2359;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2360, %r2337, %r2359;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2363, %r2345, %r2359;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2366, %r2353, %r2359;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2369, %r2357, %r2363, %r1013;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2373, %r2360, %r2366, %r1013;
	// end inline asm
	shl.b32 	%r2380, %r2373, 4;
	// begin inline asm
	lop3.b32 %r2377, %r1019, %r2369, %r2380, 202;
	// end inline asm
	st.shared.u32 	[%rd153], %r2377;
	add.s32 	%r2543, %r2543, 64;
	add.s64 	%rd153, %rd153, 8324;
	add.s64 	%rd152, %rd152, 8324;
	add.s64 	%rd151, %rd151, 8324;
	add.s64 	%rd150, %rd150, 8324;
	add.s32 	%r2534, %r2534, 1;
	setp.eq.s32 	%p165, %r2543, 256;
	mov.u32 	%r2535, %r2528;
	mov.u32 	%r2536, %r2527;
	mov.u32 	%r2537, %r2526;
	mov.u32 	%r2538, %r2525;
	mov.u32 	%r2544, %r2524;
	mov.u32 	%r2545, %r2523;
	mov.u32 	%r2546, %r2522;
	mov.u32 	%r2547, %r2521;
	@%p165 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit10925
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2420, [%rd6];
	ld.shared.u32 	%r2421, [%rd7+128];
	ld.shared.u32 	%r2428, [%rd7+4];
	ld.shared.u32 	%r2429, [%rd7+132];
	ld.shared.u32 	%r2436, [%rd6+8324];
	ld.shared.u32 	%r2437, [%rd7+8452];
	ld.shared.u32 	%r2444, [%rd7+8328];
	ld.shared.u32 	%r2445, [%rd7+8456];
	ld.shared.u32 	%r2452, [%rd6+16648];
	ld.shared.u32 	%r2453, [%rd7+16776];
	ld.shared.u32 	%r2460, [%rd7+16652];
	ld.shared.u32 	%r2461, [%rd7+16780];
	ld.shared.u32 	%r2468, [%rd6+24972];
	ld.shared.u32 	%r2469, [%rd7+25100];
	ld.shared.u32 	%r2476, [%rd7+24976];
	ld.shared.u32 	%r2477, [%rd7+25104];
	// begin inline asm
	prmt.b32 %r2415, %r2420, %r2421, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2419, %r2420, %r2421, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2423, %r2428, %r2429, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2427, %r2428, %r2429, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2431, %r2436, %r2437, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2435, %r2436, %r2437, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2439, %r2444, %r2445, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2443, %r2444, %r2445, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2447, %r2452, %r2453, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2451, %r2452, %r2453, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2455, %r2460, %r2461, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2459, %r2460, %r2461, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2463, %r2468, %r2469, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2467, %r2468, %r2469, %r482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2471, %r2476, %r2477, %r478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2475, %r2476, %r2477, %r482;
	// end inline asm
	selp.b32 	%r2479, %r2419, %r2415, %p152;
	shfl.sync.bfly.b32	%r87, %r2479, 8, 31, -1;
	selp.b32 	%r2480, %r2427, %r2423, %p152;
	shfl.sync.bfly.b32	%r88, %r2480, 8, 31, -1;
	selp.b32 	%r2481, %r2435, %r2431, %p152;
	shfl.sync.bfly.b32	%r2482, %r2481, 8, 31, -1;
	selp.b32 	%r2483, %r2443, %r2439, %p152;
	shfl.sync.bfly.b32	%r2484, %r2483, 8, 31, -1;
	selp.b32 	%r2485, %r2451, %r2447, %p152;
	shfl.sync.bfly.b32	%r2486, %r2485, 8, 31, -1;
	selp.b32 	%r2487, %r2459, %r2455, %p152;
	shfl.sync.bfly.b32	%r2488, %r2487, 8, 31, -1;
	selp.b32 	%r2489, %r2467, %r2463, %p152;
	shfl.sync.bfly.b32	%r2490, %r2489, 8, 31, -1;
	selp.b32 	%r2491, %r2475, %r2471, %p152;
	shfl.sync.bfly.b32	%r2492, %r2491, 8, 31, -1;
	and.b32  	%r2493, %r45, 32512;
	setp.eq.s32 	%p167, %r2493, 0;
	shl.b32 	%r2520, %r45, 13;
	@%p167 bra 	$L__BB0_35;
// %bb.34:                              // %pass10049
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2494, %r88, %r2427, %p152;
	selp.b32 	%r2495, %r2423, %r88, %p152;
	selp.b32 	%r2496, %r87, %r2419, %p152;
	selp.b32 	%r2497, %r2415, %r87, %p152;
	or.b32  	%r2499, %r2520, %r21;
	or.b32  	%r2500, %r2499, %r22;
	or.b32  	%r2501, %r2500, %r30;
	cvt.u64.u32 	%rd98, %r2501;
	add.s64 	%rd99, %rd98, %rd8;
	shr.u64 	%rd100, %rd99, 36;
	add.s64 	%rd101, %rd99, %rd100;
	shr.s64 	%rd102, %rd101, 28;
	setp.lt.s64 	%p169, %rd99, 0;
	and.b64  	%rd103, %rd101, -268435456;
	setp.ne.s64 	%p170, %rd103, %rd99;
	and.pred  	%p171, %p169, %p170;
	selp.u64 	%rd104, 1, 0, %p171;
	sub.s64 	%rd105, %rd104, %rd102;
	shl.b64 	%rd106, %rd105, 28;
	add.s64 	%rd107, %rd106, %rd99;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd3, %rd108;
	st.global.v4.u32 	[%rd109], {%r2497, %r2495, %r2496, %r2494};
$L__BB0_35:                             // %pass10113
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r81, %r45, 64;
	setp.lt.u32 	%p172, %r81, 192;
	@%p172 bra 	$L__BB0_37;
// %bb.36:                              // %pass10156
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r89, %r2431, %r2482, %p152;
	selp.b32 	%r90, %r2482, %r2435, %p152;
	selp.b32 	%r91, %r2439, %r2484, %p152;
	selp.b32 	%r92, %r2484, %r2443, %p152;
	shl.b32 	%r2502, %r81, 13;
	or.b32  	%r2503, %r2502, %r21;
	or.b32  	%r2504, %r2503, %r22;
	or.b32  	%r2505, %r2504, %r30;
	cvt.u64.u32 	%rd110, %r2505;
	add.s64 	%rd111, %rd110, %rd8;
	shr.u64 	%rd112, %rd111, 36;
	add.s64 	%rd113, %rd111, %rd112;
	shr.s64 	%rd114, %rd113, 28;
	setp.lt.s64 	%p173, %rd111, 0;
	and.b64  	%rd115, %rd113, -268435456;
	setp.ne.s64 	%p174, %rd115, %rd111;
	and.pred  	%p175, %p173, %p174;
	selp.u64 	%rd116, 1, 0, %p175;
	sub.s64 	%rd117, %rd116, %rd114;
	shl.b64 	%rd118, %rd117, 28;
	add.s64 	%rd119, %rd118, %rd111;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd121, %rd3, %rd120;
	st.global.v4.u32 	[%rd121], {%r89, %r91, %r90, %r92};
$L__BB0_37:                             // %pass10220
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r82, %r45, 128;
	selp.b32 	%r97, %r2463, %r2490, %p152;
	selp.b32 	%r98, %r2490, %r2467, %p152;
	selp.b32 	%r99, %r2471, %r2492, %p152;
	selp.b32 	%r100, %r2492, %r2475, %p152;
	setp.lt.u32 	%p176, %r82, 192;
	@%p176 bra 	$L__BB0_39;
// %bb.38:                              // %pass10263
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r93, %r2447, %r2486, %p152;
	selp.b32 	%r94, %r2486, %r2451, %p152;
	selp.b32 	%r95, %r2455, %r2488, %p152;
	selp.b32 	%r96, %r2488, %r2459, %p152;
	shl.b32 	%r2506, %r82, 13;
	or.b32  	%r2507, %r2506, %r21;
	or.b32  	%r2508, %r2507, %r22;
	or.b32  	%r2509, %r2508, %r30;
	cvt.u64.u32 	%rd122, %r2509;
	add.s64 	%rd123, %rd122, %rd8;
	shr.u64 	%rd124, %rd123, 36;
	add.s64 	%rd125, %rd123, %rd124;
	shr.s64 	%rd126, %rd125, 28;
	setp.lt.s64 	%p177, %rd123, 0;
	and.b64  	%rd127, %rd125, -268435456;
	setp.ne.s64 	%p178, %rd127, %rd123;
	and.pred  	%p179, %p177, %p178;
	selp.u64 	%rd128, 1, 0, %p179;
	sub.s64 	%rd129, %rd128, %rd126;
	shl.b64 	%rd130, %rd129, 28;
	add.s64 	%rd131, %rd130, %rd123;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd3, %rd132;
	st.global.v4.u32 	[%rd133], {%r93, %r95, %r94, %r96};
	bra.uni 	$L__BB0_39;
$L__BB0_40:                             // %L23132
	st.global.u32 	[%rd5], %r2519;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r2518, 2;
	st.global.u32 	[%rd5], %r2518;
	mov.u64 	%rd148, exception2065;
	cvta.global.u64 	%rd149, %rd148;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd149;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r101;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r2517, 3;
	st.global.u32 	[%rd5], %r2517;
	mov.u64 	%rd146, exception2065;
	cvta.global.u64 	%rd147, %rd146;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd147;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r101;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd38, exception1;
	cvta.global.u64 	%rd39, %rd38;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd39;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r101;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd40, exception1;
	cvta.global.u64 	%rd41, %rd40;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd37;
	st.param.b32 	[param0+8], %r101;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
