// Seed: 420233321
module module_0 (
    output tri1 void id_0,
    input tri0 id_1,
    input supply0 id_2
);
  id_4(
      id_1
  );
  tri1 id_5 = -1;
  tri0 id_6;
  wire id_7;
  wire id_8, id_9;
  assign id_6 = -1;
  assign id_0 = id_2;
  assign id_8 = 1;
  wire id_10;
  wire id_11;
  tri1 id_12, id_13;
  assign module_1.type_39 = 0;
  wire id_14, id_15;
  assign id_12 = -1;
  wire id_16;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output wire id_11,
    output supply1 id_12,
    id_31,
    input tri id_13,
    output tri0 id_14,
    output wor id_15,
    output supply0 id_16,
    output tri1 id_17,
    output tri id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    output supply0 id_22,
    output supply1 id_23,
    input wor id_24,
    output tri1 id_25,
    input supply1 id_26,
    input wand module_1,
    input tri1 id_28,
    id_32,
    output supply0 id_29
);
  generate
    assign id_18 = -1;
  endgenerate
  assign id_8 = -1;
  wire id_33 = 1'b0;
  integer id_34;
  module_0 modCall_1 (
      id_18,
      id_3,
      id_7
  );
endmodule
