<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2404" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2404{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_2404{left:373px;bottom:48px;letter-spacing:-0.23px;word-spacing:0.1px;}
#t3_2404{left:811px;bottom:48px;letter-spacing:-0.12px;}
#t4_2404{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2404{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2404{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2404{left:96px;bottom:821px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2404{left:96px;bottom:794px;letter-spacing:0.07px;word-spacing:0.11px;}
#t9_2404{left:96px;bottom:757px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ta_2404{left:96px;bottom:730px;letter-spacing:0.17px;}
#tb_2404{left:96px;bottom:693px;letter-spacing:0.17px;word-spacing:-0.32px;}
#tc_2404{left:96px;bottom:666px;letter-spacing:0.17px;}
#td_2404{left:99px;bottom:1007px;letter-spacing:0.17px;}
#te_2404{left:443px;bottom:1007px;letter-spacing:0.15px;}
#tf_2404{left:651px;bottom:1007px;letter-spacing:0.13px;}
#tg_2404{left:99px;bottom:984px;letter-spacing:0.18px;}
#th_2404{left:181px;bottom:984px;letter-spacing:0.15px;}
#ti_2404{left:222px;bottom:984px;}
#tj_2404{left:231px;bottom:984px;letter-spacing:0.15px;}
#tk_2404{left:272px;bottom:984px;}
#tl_2404{left:277px;bottom:984px;letter-spacing:0.18px;}
#tm_2404{left:336px;bottom:984px;}
#tn_2404{left:344px;bottom:984px;letter-spacing:0.14px;}
#to_2404{left:426px;bottom:984px;letter-spacing:0.11px;}
#tp_2404{left:505px;bottom:984px;letter-spacing:0.12px;}
#tq_2404{left:550px;bottom:984px;letter-spacing:0.12px;}
#tr_2404{left:550px;bottom:968px;letter-spacing:0.12px;word-spacing:-0.63px;}
#ts_2404{left:710px;bottom:968px;letter-spacing:0.17px;}
#tt_2404{left:756px;bottom:968px;letter-spacing:0.07px;}
#tu_2404{left:773px;bottom:968px;letter-spacing:0.16px;}
#tv_2404{left:550px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tw_2404{left:755px;bottom:953px;letter-spacing:0.19px;}
#tx_2404{left:796px;bottom:953px;}
#ty_2404{left:99px;bottom:930px;letter-spacing:0.17px;}
#tz_2404{left:604px;bottom:930px;letter-spacing:0.16px;}
#t10_2404{left:449px;bottom:907px;letter-spacing:0.14px;}
#t11_2404{left:495px;bottom:907px;letter-spacing:0.15px;}
#t12_2404{left:647px;bottom:907px;letter-spacing:-0.05px;}
#t13_2404{left:769px;bottom:907px;letter-spacing:0.18px;}
#t14_2404{left:99px;bottom:884px;letter-spacing:0.17px;}
#t15_2404{left:191px;bottom:884px;letter-spacing:0.15px;}
#t16_2404{left:232px;bottom:884px;}
#t17_2404{left:241px;bottom:884px;letter-spacing:0.17px;}
#t18_2404{left:346px;bottom:884px;}
#t19_2404{left:355px;bottom:884px;letter-spacing:0.17px;}
#t1a_2404{left:455px;bottom:884px;letter-spacing:0.15px;}
#t1b_2404{left:529px;bottom:884px;letter-spacing:0.16px;}
#t1c_2404{left:560px;bottom:884px;letter-spacing:0.11px;}
#t1d_2404{left:651px;bottom:884px;letter-spacing:-0.21px;}
#t1e_2404{left:774px;bottom:884px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1f_2404{left:99px;bottom:861px;letter-spacing:0.17px;}
#t1g_2404{left:191px;bottom:861px;letter-spacing:0.15px;}
#t1h_2404{left:232px;bottom:861px;}
#t1i_2404{left:241px;bottom:861px;letter-spacing:0.17px;}
#t1j_2404{left:346px;bottom:861px;}
#t1k_2404{left:355px;bottom:861px;letter-spacing:0.17px;}
#t1l_2404{left:455px;bottom:861px;letter-spacing:0.15px;}
#t1m_2404{left:529px;bottom:861px;letter-spacing:0.16px;}
#t1n_2404{left:560px;bottom:861px;letter-spacing:0.11px;}
#t1o_2404{left:651px;bottom:861px;letter-spacing:-0.21px;}
#t1p_2404{left:774px;bottom:861px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1q_2404{left:96px;bottom:633px;letter-spacing:0.17px;}
#t1r_2404{left:149px;bottom:597px;letter-spacing:0.14px;}
#t1s_2404{left:309px;bottom:608px;letter-spacing:0.17px;}
#t1t_2404{left:541px;bottom:597px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1u_2404{left:276px;bottom:586px;letter-spacing:0.1px;word-spacing:4.2px;}
#t1v_2404{left:101px;bottom:477px;letter-spacing:-0.13px;}
#t1w_2404{left:288px;bottom:567px;}
#t1x_2404{left:324px;bottom:567px;}
#t1y_2404{left:361px;bottom:567px;}
#t1z_2404{left:388px;bottom:567px;letter-spacing:-0.13px;}
#t20_2404{left:288px;bottom:547px;}
#t21_2404{left:324px;bottom:547px;}
#t22_2404{left:388px;bottom:547px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t23_2404{left:288px;bottom:527px;}
#t24_2404{left:324px;bottom:527px;}
#t25_2404{left:361px;bottom:527px;}
#t26_2404{left:388px;bottom:527px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t27_2404{left:288px;bottom:507px;}
#t28_2404{left:324px;bottom:507px;}
#t29_2404{left:361px;bottom:507px;}
#t2a_2404{left:388px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t2b_2404{left:361px;bottom:487px;}
#t2c_2404{left:388px;bottom:487px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t2d_2404{left:361px;bottom:467px;}
#t2e_2404{left:388px;bottom:467px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t2f_2404{left:361px;bottom:448px;}
#t2g_2404{left:388px;bottom:448px;letter-spacing:-0.32px;word-spacing:0.17px;}
#t2h_2404{left:361px;bottom:428px;}
#t2i_2404{left:388px;bottom:428px;letter-spacing:-0.18px;word-spacing:-0.11px;}
#t2j_2404{left:361px;bottom:408px;}
#t2k_2404{left:388px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2l_2404{left:288px;bottom:388px;}
#t2m_2404{left:324px;bottom:388px;}
#t2n_2404{left:361px;bottom:388px;}
#t2o_2404{left:388px;bottom:388px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2p_2404{left:101px;bottom:368px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2q_2404{left:287px;bottom:368px;}
#t2r_2404{left:324px;bottom:368px;}
#t2s_2404{left:361px;bottom:368px;}
#t2t_2404{left:388px;bottom:368px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2u_2404{left:101px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2v_2404{left:288px;bottom:348px;}
#t2w_2404{left:324px;bottom:348px;}
#t2x_2404{left:361px;bottom:348px;}
#t2y_2404{left:388px;bottom:348px;letter-spacing:-0.12px;}
#t2z_2404{left:101px;bottom:318px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t30_2404{left:288px;bottom:328px;}
#t31_2404{left:324px;bottom:328px;}
#t32_2404{left:361px;bottom:328px;}
#t33_2404{left:388px;bottom:328px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t34_2404{left:361px;bottom:308px;}
#t35_2404{left:388px;bottom:308px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t36_2404{left:101px;bottom:255px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t37_2404{left:288px;bottom:282px;}
#t38_2404{left:324px;bottom:282px;}
#t39_2404{left:361px;bottom:282px;}
#t3a_2404{left:388px;bottom:289px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_2404{left:388px;bottom:275px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t3c_2404{left:361px;bottom:238px;}
#t3d_2404{left:388px;bottom:255px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_2404{left:388px;bottom:238px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3f_2404{left:388px;bottom:221px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3g_2404{left:101px;bottom:201px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3h_2404{left:324px;bottom:201px;}
#t3i_2404{left:361px;bottom:201px;}
#t3j_2404{left:388px;bottom:201px;letter-spacing:-0.12px;}
#t3k_2404{left:101px;bottom:182px;letter-spacing:-0.2px;word-spacing:-0.11px;}
#t3l_2404{left:101px;bottom:166px;letter-spacing:-0.25px;word-spacing:-0.01px;}
#t3m_2404{left:101px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t3n_2404{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2404{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2404{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2404{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2404{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2404{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2404{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2404{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2404{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2404{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2404" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2404Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2404" style="-webkit-user-select: none;"><object width="935" height="1210" data="2404/2404.svg" type="image/svg+xml" id="pdf2404" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2404" class="t s1_2404">Instruction Reference </span><span id="t2_2404" class="t s1_2404">PSHUFHW, VPSHUFHW </span><span id="t3_2404" class="t s1_2404">443 </span>
<span id="t4_2404" class="t s1_2404">26568—Rev. 3.25—November 2021 </span><span id="t5_2404" class="t s1_2404">AMD64 Technology </span>
<span id="t6_2404" class="t s2_2404">Instruction Encoding </span>
<span id="t7_2404" class="t s2_2404">Related Instructions </span>
<span id="t8_2404" class="t s3_2404">(V)PSHUFD, (V)PSHUFLW, (V)PSHUFW </span>
<span id="t9_2404" class="t s2_2404">rFLAGS Affected </span>
<span id="ta_2404" class="t s3_2404">None </span>
<span id="tb_2404" class="t s2_2404">MXCSR Flags Affected </span>
<span id="tc_2404" class="t s3_2404">None </span>
<span id="td_2404" class="t s4_2404">Mnemonic </span><span id="te_2404" class="t s4_2404">Opcode </span><span id="tf_2404" class="t s4_2404">Description </span>
<span id="tg_2404" class="t s5_2404">PSHUFHW </span><span id="th_2404" class="t s6_2404">xmm1</span><span id="ti_2404" class="t s5_2404">, </span><span id="tj_2404" class="t s6_2404">xmm2</span><span id="tk_2404" class="t s5_2404">/</span><span id="tl_2404" class="t s6_2404">mem128</span><span id="tm_2404" class="t s5_2404">, </span><span id="tn_2404" class="t s6_2404">imm8 </span><span id="to_2404" class="t s5_2404">F3 0F 70 /r </span><span id="tp_2404" class="t s5_2404">ib </span><span id="tq_2404" class="t s5_2404">Copies packed 16-bit values from the </span>
<span id="tr_2404" class="t s5_2404">high-order quadword of </span><span id="ts_2404" class="t s6_2404">xmm2 </span><span id="tt_2404" class="t s5_2404">or </span><span id="tu_2404" class="t s6_2404">mem128 </span>
<span id="tv_2404" class="t s5_2404">to the high-order quadword of </span><span id="tw_2404" class="t s6_2404">xmm1</span><span id="tx_2404" class="t s5_2404">. </span>
<span id="ty_2404" class="t s4_2404">Mnemonic </span><span id="tz_2404" class="t s4_2404">Encoding </span>
<span id="t10_2404" class="t s4_2404">VEX </span><span id="t11_2404" class="t s4_2404">RXB.map_select </span><span id="t12_2404" class="t s4_2404">W.vvvv.L.pp </span><span id="t13_2404" class="t s4_2404">Opcode </span>
<span id="t14_2404" class="t s5_2404">VPSHUFHW </span><span id="t15_2404" class="t s6_2404">xmm1</span><span id="t16_2404" class="t s5_2404">, </span><span id="t17_2404" class="t s6_2404">xmm2/mem128</span><span id="t18_2404" class="t s5_2404">, </span><span id="t19_2404" class="t s6_2404">imm8 </span><span id="t1a_2404" class="t s5_2404">C4 </span><span id="t1b_2404" class="t s5_2404">RXB </span><span id="t1c_2404" class="t s5_2404">.01 </span><span id="t1d_2404" class="t s5_2404">X.1111.0.10 </span><span id="t1e_2404" class="t s5_2404">70 /r ib </span>
<span id="t1f_2404" class="t s5_2404">VPSHUFHW </span><span id="t1g_2404" class="t s6_2404">ymm1</span><span id="t1h_2404" class="t s5_2404">, </span><span id="t1i_2404" class="t s6_2404">ymm2/mem256</span><span id="t1j_2404" class="t s5_2404">, </span><span id="t1k_2404" class="t s6_2404">imm8 </span><span id="t1l_2404" class="t s5_2404">C4 </span><span id="t1m_2404" class="t s5_2404">RXB </span><span id="t1n_2404" class="t s5_2404">.01 </span><span id="t1o_2404" class="t s5_2404">X.1111.1.10 </span><span id="t1p_2404" class="t s5_2404">70 /r ib </span>
<span id="t1q_2404" class="t s2_2404">Exceptions </span>
<span id="t1r_2404" class="t s4_2404">Exception </span>
<span id="t1s_2404" class="t s4_2404">Mode </span>
<span id="t1t_2404" class="t s4_2404">Cause of Exception </span>
<span id="t1u_2404" class="t s4_2404">Real Virt Prot </span>
<span id="t1v_2404" class="t s7_2404">Invalid opcode, #UD </span>
<span id="t1w_2404" class="t s7_2404">X </span><span id="t1x_2404" class="t s7_2404">X </span><span id="t1y_2404" class="t s7_2404">X </span><span id="t1z_2404" class="t s7_2404">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t20_2404" class="t s7_2404">A </span><span id="t21_2404" class="t s7_2404">A </span><span id="t22_2404" class="t s7_2404">AVX instructions are only recognized in protected mode. </span>
<span id="t23_2404" class="t s7_2404">S </span><span id="t24_2404" class="t s7_2404">S </span><span id="t25_2404" class="t s7_2404">S </span><span id="t26_2404" class="t s7_2404">CR0.EM = 1. </span>
<span id="t27_2404" class="t s7_2404">S </span><span id="t28_2404" class="t s7_2404">S </span><span id="t29_2404" class="t s7_2404">S </span><span id="t2a_2404" class="t s7_2404">CR4.OSFXSR = 0. </span>
<span id="t2b_2404" class="t s7_2404">A </span><span id="t2c_2404" class="t s7_2404">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t2d_2404" class="t s7_2404">A </span><span id="t2e_2404" class="t s7_2404">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t2f_2404" class="t s7_2404">A </span><span id="t2g_2404" class="t s7_2404">VEX.vvvv ! = 1111b. </span>
<span id="t2h_2404" class="t s7_2404">A </span><span id="t2i_2404" class="t s7_2404">VEX.L = 1 when AVX2 not supported. </span>
<span id="t2j_2404" class="t s7_2404">A </span><span id="t2k_2404" class="t s7_2404">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t2l_2404" class="t s7_2404">S </span><span id="t2m_2404" class="t s7_2404">S </span><span id="t2n_2404" class="t s7_2404">X </span><span id="t2o_2404" class="t s7_2404">Lock prefix (F0h) preceding opcode. </span>
<span id="t2p_2404" class="t s7_2404">Device not available, #NM </span><span id="t2q_2404" class="t s7_2404">S </span><span id="t2r_2404" class="t s7_2404">S </span><span id="t2s_2404" class="t s7_2404">X </span><span id="t2t_2404" class="t s7_2404">CR0.TS = 1. </span>
<span id="t2u_2404" class="t s7_2404">Stack, #SS </span><span id="t2v_2404" class="t s7_2404">S </span><span id="t2w_2404" class="t s7_2404">S </span><span id="t2x_2404" class="t s7_2404">X </span><span id="t2y_2404" class="t s7_2404">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t2z_2404" class="t s7_2404">General protection, #GP </span>
<span id="t30_2404" class="t s7_2404">S </span><span id="t31_2404" class="t s7_2404">S </span><span id="t32_2404" class="t s7_2404">X </span><span id="t33_2404" class="t s7_2404">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t34_2404" class="t s7_2404">X </span><span id="t35_2404" class="t s7_2404">Null data segment used to reference memory. </span>
<span id="t36_2404" class="t s7_2404">Alignment check, #AC </span>
<span id="t37_2404" class="t s7_2404">S </span><span id="t38_2404" class="t s7_2404">S </span><span id="t39_2404" class="t s7_2404">S </span>
<span id="t3a_2404" class="t s7_2404">Memory operand not 16-byte aligned when alignment checking enabled </span>
<span id="t3b_2404" class="t s7_2404">and MXCSR.MM = 1. </span>
<span id="t3c_2404" class="t s7_2404">A </span>
<span id="t3d_2404" class="t s7_2404">Alignment checking enabled and: </span>
<span id="t3e_2404" class="t s7_2404">256-bit memory operand not 32-byte aligned or </span>
<span id="t3f_2404" class="t s7_2404">128-bit memory operand not 16-byte aligned. </span>
<span id="t3g_2404" class="t s7_2404">Page fault, #PF </span><span id="t3h_2404" class="t s7_2404">S </span><span id="t3i_2404" class="t s7_2404">X </span><span id="t3j_2404" class="t s7_2404">Instruction execution caused a page fault. </span>
<span id="t3k_2404" class="t s8_2404">X — SSE, AVX, and AVX2 exception </span>
<span id="t3l_2404" class="t s8_2404">A — AVX, AVX2 exception </span>
<span id="t3m_2404" class="t s8_2404">S — SSE exception </span>
<span id="t3n_2404" class="t s9_2404">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
