Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 1e459fb09b6a4c2d8d3afa8b7e4e57bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot symulacja_tdc_vo_behav xil_defaultlib.symulacja_tdc_vo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.INV_chain_13 [inv_chain_13_default]
Compiling architecture behavioral of entity xil_defaultlib.symulacja_tdc_vo
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot symulacja_tdc_vo_behav
