module four_bit_RippleCounter_tb ();
    reg clk_tb, rstn_tb;
    wire [3:0] out_tb;


    four_bit_RippleCounter dut3(clk_tb,rstn_tb,out_tb);


    initial begin
        clk_tb = 0;
        rstn_tb = 1;
        forever
        #1 clk_tb = !clk_tb;
    end
end
    initial begin
        repeat(100) @(posedge clk_tb)


    end











endmodule
