LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

-- MULTIPLEXER with 2 inputs (N bit)
-- sel = 0 --> out_mux = mux_in_0
-- sel = 1 --> out_mux = mux_in_1


ENTITY mux_2to1 IS
	GENERIC (N: INTEGER:= 1);
	PORT (mux_in_0, mux_in_1: IN STD_LOGIC_VECTOR((N-1) downto 0);
			sel: IN STD_LOGIC;
			out_mux: OUT STD_LOGIC_VECTOR ((N-1) downto 0));
END mux_2to1;


ARCHITECTURE rtl OF mux_2to1 IS

	BEGIN
	
	PROCESS (SEL, MUX_IN_0, MUX_IN_1)
	BEGIN
		CASE SEL IS
			WHEN '0' =>
			OUT_MUX <= MUX_IN_0;
			WHEN OTHERS =>
			OUT_MUX <= MUX_IN_1;
		END CASE;
	END PROCESS;

END Behavior;
	
	
