Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Mar 30 13:12:54 2019
| Host         : DESKTOP-BRS6M9C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_Top_control_sets_placed.rpt
| Design       : Basys3_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |     6 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           19 |
| No           | No                    | Yes                    |             410 |          158 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | cpu/ex_mem/E[0]   | reset_IBUF       |                5 |             16 |
|  clk_IBUF_BUFG | cpu/ex_mem/O8[0]  | reset_IBUF       |               10 |             16 |
|  n_0_351_BUFG  |                   |                  |               19 |             32 |
|  clk_IBUF_BUFG | cpu/mem_wb/p_0_in |                  |               12 |             96 |
|  clk_IBUF_BUFG |                   | reset_IBUF       |              158 |            410 |
+----------------+-------------------+------------------+------------------+----------------+


