

================================================================
== Vitis HLS Report for 'data_generator'
================================================================
* Date:           Fri May 26 18:06:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8803|     8803|  88.030 us|  88.030 us|  8804|  8804|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1768_1  |     8801|     8801|         3|          1|          1|  8800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gout, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gout"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln1768 = store i14 0, i14 %i" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 10 'store' 'store_ln1768' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln1768 = br void %for.inc" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 11 'br' 'br_ln1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.20ns)   --->   "%icmp_ln1768 = icmp_eq  i14 %i_1, i14 8800" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 13 'icmp' 'icmp_ln1768' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8800, i64 8800, i64 8800"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln1768 = add i14 %i_1, i14 1" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 15 'add' 'add_ln1768' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1768 = br i1 %icmp_ln1768, void %for.inc.split, void %for.end" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 16 'br' 'br_ln1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1768 = zext i14 %i_1" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 17 'zext' 'zext_ln1768' <Predicate = (!icmp_ln1768)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_real_addr = getelementptr i32 %arr_real, i64 0, i64 %zext_ln1768" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 18 'getelementptr' 'arr_real_addr' <Predicate = (!icmp_ln1768)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_imag_addr = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln1768" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 19 'getelementptr' 'arr_imag_addr' <Predicate = (!icmp_ln1768)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 20 'load' 'arr_real_load' <Predicate = (!icmp_ln1768)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 21 'load' 'arr_imag_load' <Predicate = (!icmp_ln1768)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln1768 = store i14 %add_ln1768, i14 %i" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 22 'store' 'store_ln1768' <Predicate = (!icmp_ln1768)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 23 'load' 'arr_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 24 'load' 'arr_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln1770 = bitcast i32 %arr_real_load" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 25 'bitcast' 'bitcast_ln1770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln1770_1 = bitcast i32 %arr_imag_load" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 26 'bitcast' 'bitcast_ln1770_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln1770_1, i32 %bitcast_ln1770" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%write_ln1770 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %gout, i64 %tmp" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 28 'write' 'write_ln1770' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln1773 = ret" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1773]   --->   Operation 33 'ret' 'ret_ln1773' <Predicate = (icmp_ln1768)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln1769 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1769]   --->   Operation 29 'specpipeline' 'specpipeline_ln1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1768 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 30 'specloopname' 'specloopname_ln1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%write_ln1770 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %gout, i64 %tmp" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 31 'write' 'write_ln1770' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1768 = br void %for.inc" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 32 'br' 'br_ln1768' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln1768', vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768) [14]  (1.81 ns)
	'store' operation ('store_ln1768', vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768) of variable 'add_ln1768', vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768 on local variable 'i' [28]  (1.59 ns)
	blocking operation 0.397 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('arr_real_load', vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770) on array 'arr_real' [22]  (3.25 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
