--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_HHB_M3.twx CNC2_HHB_M3.ncd -o CNC2_HHB_M3.twr CNC2_HHB_M3.pcf -ucf
CNC2_HHB_M3.ucf

Design file:              CNC2_HHB_M3.ncd
Physical constraint file: CNC2_HHB_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = IN 40 ns 
   VALID 40 ns BEFORE COMP "PHY25MHz" "RISING"; does not clock any registered 
   input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 40 ns VALID 40 ns BEFORE 
   COMP "PHY25MHz" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36980265 paths analyzed, 2581 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.886ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48 (SLICE_X26Y72.B1), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.736ns (Levels of Logic = 4)
  Clock Path Skew:      1.703ns (1.239 - -0.464)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA16   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y27.B1       net (fanout=1)        2.544   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<16>
    SLICE_X4Y27.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<16>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_514
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6
    SLICE_X21Y26.B3      net (fanout=1)        1.341   ML3MST_inst/common_mem_douta<16>
    SLICE_X21Y26.B       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/Mmux_host_data_r81
    SLICE_X30Y26.A4      net (fanout=1)        0.916   LB_MIII_DataOut<16>
    SLICE_X30Y26.A       Tilo                  0.203   LocalBusBridgeMIII_inst/m_DataIn<1>
                                                       CNC2_HHB_M3/ibus_DataIn<0>LogicTrst
    SLICE_X26Y72.B1      net (fanout=25)       5.970   CNC2_HHB_M3/ibus_DataIn<0>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_754_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48
    -------------------------------------------------  ---------------------------
    Total                                     13.736ns (2.965ns logic, 10.771ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.498ns (Levels of Logic = 4)
  Clock Path Skew:      1.604ns (1.239 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA0     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y27.D4       net (fanout=1)        2.056   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0>
    SLICE_X8Y27.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X20Y25.D4      net (fanout=1)        1.359   ML3MST_inst/common_mem_douta<0>
    SLICE_X20Y25.DMUX    Tilo                  0.251   ML3MST_inst/reg_rc_INTS_set_dd<22>
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X30Y26.A2      net (fanout=1)        1.154   LB_MIII_DataOut<0>
    SLICE_X30Y26.A       Tilo                  0.203   LocalBusBridgeMIII_inst/m_DataIn<1>
                                                       CNC2_HHB_M3/ibus_DataIn<0>LogicTrst
    SLICE_X26Y72.B1      net (fanout=25)       5.970   CNC2_HHB_M3/ibus_DataIn<0>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_754_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48
    -------------------------------------------------  ---------------------------
    Total                                     13.498ns (2.959ns logic, 10.539ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.438ns (Levels of Logic = 4)
  Clock Path Skew:      1.611ns (1.239 - -0.372)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA0    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y27.C2       net (fanout=1)        1.991   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<0>
    SLICE_X8Y27.BMUX     Topcb                 0.371   ML3MST_inst/common_mem_douta<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_51
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X20Y25.D4      net (fanout=1)        1.359   ML3MST_inst/common_mem_douta<0>
    SLICE_X20Y25.DMUX    Tilo                  0.251   ML3MST_inst/reg_rc_INTS_set_dd<22>
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X30Y26.A2      net (fanout=1)        1.154   LB_MIII_DataOut<0>
    SLICE_X30Y26.A       Tilo                  0.203   LocalBusBridgeMIII_inst/m_DataIn<1>
                                                       CNC2_HHB_M3/ibus_DataIn<0>LogicTrst
    SLICE_X26Y72.B1      net (fanout=25)       5.970   CNC2_HHB_M3/ibus_DataIn<0>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_754_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_48
    -------------------------------------------------  ---------------------------
    Total                                     13.438ns (2.964ns logic, 10.474ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (SLICE_X8Y59.D2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.594ns (Levels of Logic = 4)
  Clock Path Skew:      1.735ns (1.370 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA28    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.D2      net (fanout=1)        2.255   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<28>
    SLICE_X14Y31.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_620
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X25Y26.B1      net (fanout=1)        1.390   ML3MST_inst/common_mem_douta<28>
    SLICE_X25Y26.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X33Y25.A1      net (fanout=1)        0.983   LB_MIII_DataOut<28>
    SLICE_X33Y25.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<13>
                                                       CNC2_HHB_M3/ibus_DataIn<12>LogicTrst
    SLICE_X8Y59.D2       net (fanout=20)       5.864   CNC2_HHB_M3/ibus_DataIn<12>
    SLICE_X8Y59.CLK      Tas                   0.341   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[60]_m_LIO_DO[63]_MUX_646_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    -------------------------------------------------  ---------------------------
    Total                                     13.594ns (3.102ns logic, 10.492ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.434ns (Levels of Logic = 4)
  Clock Path Skew:      1.736ns (1.370 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.A1      net (fanout=1)        2.118   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<28>
    SLICE_X14Y31.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_420
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X25Y26.B1      net (fanout=1)        1.390   ML3MST_inst/common_mem_douta<28>
    SLICE_X25Y26.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X33Y25.A1      net (fanout=1)        0.983   LB_MIII_DataOut<28>
    SLICE_X33Y25.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<13>
                                                       CNC2_HHB_M3/ibus_DataIn<12>LogicTrst
    SLICE_X8Y59.D2       net (fanout=20)       5.864   CNC2_HHB_M3/ibus_DataIn<12>
    SLICE_X8Y59.CLK      Tas                   0.341   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[60]_m_LIO_DO[63]_MUX_646_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    -------------------------------------------------  ---------------------------
    Total                                     13.434ns (3.079ns logic, 10.355ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.290ns (Levels of Logic = 4)
  Clock Path Skew:      1.733ns (1.370 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA28    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.D6      net (fanout=1)        1.951   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<28>
    SLICE_X14Y31.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_620
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X25Y26.B1      net (fanout=1)        1.390   ML3MST_inst/common_mem_douta<28>
    SLICE_X25Y26.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X33Y25.A1      net (fanout=1)        0.983   LB_MIII_DataOut<28>
    SLICE_X33Y25.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<13>
                                                       CNC2_HHB_M3/ibus_DataIn<12>LogicTrst
    SLICE_X8Y59.D2       net (fanout=20)       5.864   CNC2_HHB_M3/ibus_DataIn<12>
    SLICE_X8Y59.CLK      Tas                   0.341   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[60]_m_LIO_DO[63]_MUX_646_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    -------------------------------------------------  ---------------------------
    Total                                     13.290ns (3.102ns logic, 10.188ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50 (SLICE_X26Y72.D4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.562ns (Levels of Logic = 4)
  Clock Path Skew:      1.703ns (1.239 - -0.464)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA18    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.D1      net (fanout=1)        2.870   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<18>
    SLICE_X14Y30.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<18>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X19Y29.B4      net (fanout=1)        0.941   ML3MST_inst/common_mem_douta<18>
    SLICE_X19Y29.B       Tilo                  0.259   LB_MIII_DataOut<18>
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X32Y27.A6      net (fanout=1)        1.270   LB_MIII_DataOut<18>
    SLICE_X32Y27.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       CNC2_HHB_M3/ibus_DataIn<2>LogicTrst
    SLICE_X26Y72.D4      net (fanout=24)       5.485   CNC2_HHB_M3/ibus_DataIn<2>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[50]_m_LIO_DO[63]_MUX_736_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50
    -------------------------------------------------  ---------------------------
    Total                                     13.562ns (2.996ns logic, 10.566ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.282ns (Levels of Logic = 4)
  Clock Path Skew:      1.602ns (1.239 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA18    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.D5      net (fanout=1)        2.590   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<18>
    SLICE_X14Y30.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<18>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X19Y29.B4      net (fanout=1)        0.941   ML3MST_inst/common_mem_douta<18>
    SLICE_X19Y29.B       Tilo                  0.259   LB_MIII_DataOut<18>
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X32Y27.A6      net (fanout=1)        1.270   LB_MIII_DataOut<18>
    SLICE_X32Y27.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       CNC2_HHB_M3/ibus_DataIn<2>LogicTrst
    SLICE_X26Y72.D4      net (fanout=24)       5.485   CNC2_HHB_M3/ibus_DataIn<2>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[50]_m_LIO_DO[63]_MUX_736_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50
    -------------------------------------------------  ---------------------------
    Total                                     13.282ns (2.996ns logic, 10.286ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.071ns (Levels of Logic = 4)
  Clock Path Skew:      1.602ns (1.239 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y25.D3      net (fanout=1)        2.221   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<2>
    SLICE_X14Y25.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_622
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X22Y25.A4      net (fanout=1)        1.260   ML3MST_inst/common_mem_douta<2>
    SLICE_X22Y25.A       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_d<22>
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X32Y27.A4      net (fanout=1)        1.165   LB_MIII_DataOut<2>
    SLICE_X32Y27.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       CNC2_HHB_M3/ibus_DataIn<2>LogicTrst
    SLICE_X26Y72.D4      net (fanout=24)       5.485   CNC2_HHB_M3/ibus_DataIn<2>
    SLICE_X26Y72.CLK     Tas                   0.289   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[50]_m_LIO_DO[63]_MUX_736_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_50
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (2.940ns logic, 10.131ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (SLICE_X44Y38.AX), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 2)
  Clock Path Skew:      1.431ns (1.124 - -0.307)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y41.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y31.C5      net (fanout=21)       0.593   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y31.C       Tilo                  0.156   CNC2_HHB_M3/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X44Y38.B4      net (fanout=12)       0.472   AddressDecoderCS0n
    SLICE_X44Y38.BMUX    Tilo                  0.183   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o1
    SLICE_X44Y38.AX      net (fanout=17)       0.378   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o
    SLICE_X44Y38.CLK     Tckdi       (-Th)    -0.048   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.621ns logic, 1.443ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 1)
  Clock Path Skew:      1.466ns (1.124 - -0.342)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.AQ      Tcko                  0.234   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X44Y38.B2      net (fanout=5)        1.362   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X44Y38.BMUX    Tilo                  0.183   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o1
    SLICE_X44Y38.AX      net (fanout=17)       0.378   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o
    SLICE_X44Y38.CLK     Tckdi       (-Th)    -0.048   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.465ns logic, 1.740ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/DDA_Partition_1/Controller/m_DDACountAdjValue_0 (SLICE_X49Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_HHB_M3/DDA_Partition_1/m_CycleClockAdj_0 (FF)
  Destination:          CNC2_HHB_M3/DDA_Partition_1/Controller/m_DDACountAdjValue_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/DDA_Partition_1/m_CycleClockAdj_0 to CNC2_HHB_M3/DDA_Partition_1/Controller/m_DDACountAdjValue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.AQ      Tcko                  0.200   CNC2_HHB_M3/DDA_Partition_1/m_CycleClockAdj<3>
                                                       CNC2_HHB_M3/DDA_Partition_1/m_CycleClockAdj_0
    SLICE_X49Y68.AX      net (fanout=1)        0.135   CNC2_HHB_M3/DDA_Partition_1/m_CycleClockAdj<0>
    SLICE_X49Y68.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/DDA_Partition_1/Controller/m_DDACountAdjValue<3>
                                                       CNC2_HHB_M3/DDA_Partition_1/Controller/m_DDACountAdjValue_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_5 (SLICE_X32Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_4 (FF)
  Destination:          CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_4 to CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.CQ      Tcko                  0.200   CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<5>
                                                       CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_4
    SLICE_X32Y39.DX      net (fanout=3)        0.146   CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<4>
    SLICE_X32Y39.CLK     Tckdi       (-Th)    -0.048   CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<5>
                                                       CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_5
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.547ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X53Y62.A6), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.440 - 0.458)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12
    SLICE_X48Y56.D6      net (fanout=2)        1.659   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<12>
    SLICE_X48Y56.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X53Y62.A6      net (fanout=1)        1.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X53Y62.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (0.935ns logic, 2.700ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.267ns (Levels of Logic = 9)
  Clock Path Skew:      0.072ns (0.527 - 0.455)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X38Y55.B2      net (fanout=12)       3.792   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X38Y55.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X47Y52.B3      net (fanout=16)       1.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X47Y52.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X47Y52.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X47Y52.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y52.C2      net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X47Y52.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y52.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y52.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X49Y57.A3      net (fanout=1)        0.721   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X49Y57.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X48Y56.C4      net (fanout=28)       0.544   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X48Y56.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X48Y56.D3      net (fanout=1)        0.378   ML3MST_inst/N306
    SLICE_X48Y56.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X53Y62.A6      net (fanout=1)        1.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X53Y62.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     11.267ns (2.679ns logic, 8.588ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.149ns (Levels of Logic = 7)
  Clock Path Skew:      0.072ns (0.527 - 0.455)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X38Y55.A2      net (fanout=12)       3.769   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X38Y55.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X45Y47.B4      net (fanout=7)        1.486   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X45Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/n0220[9:0]<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_29_o1
    SLICE_X47Y52.D2      net (fanout=2)        1.049   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_29_o1
    SLICE_X47Y52.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X49Y57.A3      net (fanout=1)        0.721   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X49Y57.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X48Y56.C4      net (fanout=28)       0.544   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X48Y56.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X48Y56.D3      net (fanout=1)        0.378   ML3MST_inst/N306
    SLICE_X48Y56.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X53Y62.A6      net (fanout=1)        1.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X53Y62.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (2.161ns logic, 8.988ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X51Y72.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.337 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X51Y72.C1      net (fanout=11)       1.299   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X51Y72.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X51Y72.A1      net (fanout=1)        1.084   ML3MST_inst/N390
    SLICE_X51Y72.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.043ns logic, 2.383ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.337 - 0.362)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X51Y72.C4      net (fanout=2)        0.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X51Y72.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X51Y72.A1      net (fanout=1)        1.084   ML3MST_inst/N390
    SLICE_X51Y72.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (1.026ns logic, 1.820ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X50Y75.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.344 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X50Y75.C4      net (fanout=11)       1.712   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X50Y75.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X50Y75.A1      net (fanout=1)        0.669   ML3MST_inst/N382
    SLICE_X50Y75.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.958ns logic, 2.381ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.344 - 0.358)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X50Y75.C5      net (fanout=2)        0.540   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X50Y75.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X50Y75.A1      net (fanout=1)        0.669   ML3MST_inst/N382
    SLICE_X50Y75.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.941ns logic, 1.209ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (SLICE_X52Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    SLICE_X52Y64.D6      net (fanout=13)       0.039   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
    SLICE_X52Y64.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (SLICE_X52Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X52Y64.A6      net (fanout=11)       0.045   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X52Y64.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.390ns logic, 0.045ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (SLICE_X51Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y68.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    SLICE_X51Y68.A6      net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<20>
    SLICE_X51Y68.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.276ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X31Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.327 - 0.411)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y35.B1      net (fanout=2)        1.851   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y40.CE      net (fanout=4)        1.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X31Y40.CLK     Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.990ns logic, 3.167ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y35.B2      net (fanout=2)        0.667   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y40.CE      net (fanout=4)        1.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X31Y40.CLK     Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.990ns logic, 1.983ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X31Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.327 - 0.411)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y35.B1      net (fanout=2)        1.851   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y40.CE      net (fanout=4)        1.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X31Y40.CLK     Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (0.974ns logic, 3.167ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y35.B2      net (fanout=2)        0.667   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y40.CE      net (fanout=4)        1.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X31Y40.CLK     Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (0.974ns logic, 1.983ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X31Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.327 - 0.411)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y35.B1      net (fanout=2)        1.851   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y40.CE      net (fanout=4)        1.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X31Y40.CLK     Tceck                 0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.945ns logic, 3.167ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y35.B2      net (fanout=2)        0.667   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X31Y40.CE      net (fanout=4)        1.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X31Y40.CLK     Tceck                 0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.945ns logic, 1.983ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X36Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X36Y40.AX      net (fanout=3)        0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X36Y40.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.246ns logic, 0.156ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X33Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X33Y42.C5      net (fanout=1)        0.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X33Y42.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X33Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X33Y42.B5      net (fanout=1)        0.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X33Y42.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X34Y42.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X34Y42.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_10 (SLICE_X18Y25.A3), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.888ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (0.834 - 0.988)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11
    SLICE_X23Y55.A4      net (fanout=6)        4.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/N232
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]111
    SLICE_X25Y56.D1      net (fanout=3)        0.888   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]11
    SLICE_X25Y56.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X25Y56.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X25Y56.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X18Y29.A5      net (fanout=1)        2.705   ML3MST_inst/debug_info_10<10>
    SLICE_X18Y29.A       Tilo                  0.203   ML3MST_inst/mux1_112
                                                       ML3MST_inst/mux1_122
    SLICE_X18Y29.B6      net (fanout=1)        0.118   ML3MST_inst/mux1_122
    SLICE_X18Y29.B       Tilo                  0.203   ML3MST_inst/mux1_112
                                                       ML3MST_inst/mux1_7
    SLICE_X18Y25.A3      net (fanout=1)        1.284   ML3MST_inst/mux1_7
    SLICE_X18Y25.CLK     Tas                   0.289   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.749ns (1.863ns logic, 9.886ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.665ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.526ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (0.834 - 0.988)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
    SLICE_X23Y55.A2      net (fanout=18)       4.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/N232
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]111
    SLICE_X25Y56.D1      net (fanout=3)        0.888   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]11
    SLICE_X25Y56.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X25Y56.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X25Y56.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X18Y29.A5      net (fanout=1)        2.705   ML3MST_inst/debug_info_10<10>
    SLICE_X18Y29.A       Tilo                  0.203   ML3MST_inst/mux1_112
                                                       ML3MST_inst/mux1_122
    SLICE_X18Y29.B6      net (fanout=1)        0.118   ML3MST_inst/mux1_122
    SLICE_X18Y29.B       Tilo                  0.203   ML3MST_inst/mux1_112
                                                       ML3MST_inst/mux1_7
    SLICE_X18Y25.A3      net (fanout=1)        1.284   ML3MST_inst/mux1_7
    SLICE_X18Y25.CLK     Tas                   0.289   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.526ns (1.863ns logic, 9.663ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.884ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      10.691ns (Levels of Logic = 6)
  Clock Path Skew:      -0.208ns (0.834 - 1.042)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22
    SLICE_X23Y56.D4      net (fanout=4)        4.192   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22
    SLICE_X23Y56.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n27646122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n276461221
    SLICE_X25Y56.D5      net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n27646122
    SLICE_X25Y56.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X25Y56.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X25Y56.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X18Y29.A5      net (fanout=1)        2.705   ML3MST_inst/debug_info_10<10>
    SLICE_X18Y29.A       Tilo                  0.203   ML3MST_inst/mux1_112
                                                       ML3MST_inst/mux1_122
    SLICE_X18Y29.B6      net (fanout=1)        0.118   ML3MST_inst/mux1_122
    SLICE_X18Y29.B       Tilo                  0.203   ML3MST_inst/mux1_112
                                                       ML3MST_inst/mux1_7
    SLICE_X18Y25.A3      net (fanout=1)        1.284   ML3MST_inst/mux1_7
    SLICE_X18Y25.CLK     Tas                   0.289   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (1.863ns logic, 8.828ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_9 (SLICE_X15Y24.C1), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.828ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      11.752ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.897 - 0.988)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11
    SLICE_X23Y55.A4      net (fanout=6)        4.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/N232
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]111
    SLICE_X26Y50.C5      net (fanout=3)        0.953   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]11
    SLICE_X26Y50.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X18Y30.B3      net (fanout=1)        2.553   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X18Y30.B       Tilo                  0.203   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_122
    SLICE_X18Y30.C4      net (fanout=1)        0.267   ML3MST_inst/mux31_122
    SLICE_X18Y30.CMUX    Tilo                  0.361   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X15Y24.C1      net (fanout=1)        1.474   ML3MST_inst/mux31_7
    SLICE_X15Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (1.740ns logic, 10.012ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.605ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      11.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.897 - 0.988)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
    SLICE_X23Y55.A2      net (fanout=18)       4.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/N232
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]111
    SLICE_X26Y50.C5      net (fanout=3)        0.953   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]11
    SLICE_X26Y50.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X18Y30.B3      net (fanout=1)        2.553   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X18Y30.B       Tilo                  0.203   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_122
    SLICE_X18Y30.C4      net (fanout=1)        0.267   ML3MST_inst/mux31_122
    SLICE_X18Y30.CMUX    Tilo                  0.361   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X15Y24.C1      net (fanout=1)        1.474   ML3MST_inst/mux31_7
    SLICE_X15Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.529ns (1.740ns logic, 9.789ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.059ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      11.081ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.897 - 0.890)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y49.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X37Y66.B1      net (fanout=44)       2.987   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X37Y66.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X26Y50.C6      net (fanout=2)        2.006   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X26Y50.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X18Y30.B3      net (fanout=1)        2.553   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X18Y30.B       Tilo                  0.203   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_122
    SLICE_X18Y30.C4      net (fanout=1)        0.267   ML3MST_inst/mux31_122
    SLICE_X18Y30.CMUX    Tilo                  0.361   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X15Y24.C1      net (fanout=1)        1.474   ML3MST_inst/mux31_7
    SLICE_X15Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.081ns (1.794ns logic, 9.287ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_1 (SLICE_X19Y24.C6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.809ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      11.668ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.832 - 0.988)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11
    SLICE_X22Y55.D6      net (fanout=6)        4.610   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd11
    SLICE_X22Y55.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]1
    SLICE_X27Y51.B3      net (fanout=1)        0.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
    SLICE_X27Y51.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X9Y44.D5       net (fanout=1)        1.631   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X9Y44.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X9Y44.C6       net (fanout=1)        0.118   ML3MST_inst/debug_info_10<1>
    SLICE_X9Y44.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<9>
                                                       ML3MST_inst/mux11_122
    SLICE_X19Y24.D5      net (fanout=1)        2.299   ML3MST_inst/mux11_122
    SLICE_X19Y24.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X19Y24.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X19Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     11.668ns (1.952ns logic, 9.716ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.258ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      11.063ns (Levels of Logic = 6)
  Clock Path Skew:      -0.210ns (0.832 - 1.042)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22
    SLICE_X22Y55.D5      net (fanout=4)        4.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd22
    SLICE_X22Y55.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]1
    SLICE_X27Y51.B3      net (fanout=1)        0.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
    SLICE_X27Y51.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X9Y44.D5       net (fanout=1)        1.631   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X9Y44.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X9Y44.C6       net (fanout=1)        0.118   ML3MST_inst/debug_info_10<1>
    SLICE_X9Y44.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<9>
                                                       ML3MST_inst/mux11_122
    SLICE_X19Y24.D5      net (fanout=1)        2.299   ML3MST_inst/mux11_122
    SLICE_X19Y24.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X19Y24.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X19Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     11.063ns (1.952ns logic, 9.111ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.859ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      10.684ns (Levels of Logic = 7)
  Clock Path Skew:      -0.190ns (0.832 - 1.022)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X27Y51.D3      net (fanout=15)       3.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X27Y51.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X27Y51.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X27Y51.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X27Y51.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X27Y51.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X9Y44.D5       net (fanout=1)        1.631   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X9Y44.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X9Y44.C6       net (fanout=1)        0.118   ML3MST_inst/debug_info_10<1>
    SLICE_X9Y44.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<9>
                                                       ML3MST_inst/mux11_122
    SLICE_X19Y24.D5      net (fanout=1)        2.299   ML3MST_inst/mux11_122
    SLICE_X19Y24.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X19Y24.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X19Y24.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.684ns (2.267ns logic, 8.417ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_21 (SLICE_X26Y7.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.941ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_21 (FF)
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.410ns (1.001 - 0.591)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21 to ML3MST_inst/reg_rs_CMD_clr_d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y8.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21
    SLICE_X26Y7.DX       net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_21
    SLICE_X26Y7.CLK      Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_21
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.239ns logic, 0.215ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_3 (SLICE_X26Y3.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.904ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_3 (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.412ns (1.010 - 0.598)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3 to ML3MST_inst/reg_rs_CMD_clr_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y4.DQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3
    SLICE_X26Y3.DX       net (fanout=2)        0.218   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3
    SLICE_X26Y3.CLK      Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_3
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_7 (SLICE_X23Y13.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.693ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_7 (FF)
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.433ns (1.034 - 0.601)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7 to ML3MST_inst/reg_rs_CMD_clr_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.AQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7
    SLICE_X23Y13.A5      net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7
    SLICE_X23Y13.CLK     Tah         (-Th)    -0.155   ML3MST_inst/reg_rs_CMD_clr_d<8>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_clr<7>1
                                                       ML3MST_inst/reg_rs_CMD_clr_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.389ns logic, 0.336ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X15Y11.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.913ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.208ns (Levels of Logic = 12)
  Clock Path Skew:      0.280ns (1.032 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X19Y9.C3       net (fanout=11)       1.764   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y8.D3       net (fanout=8)        0.668   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y8.DMUX     Tilo                  0.261   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y11.A1      net (fanout=1)        0.813   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y11.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.208ns (3.396ns logic, 7.812ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.899ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.194ns (Levels of Logic = 12)
  Clock Path Skew:      0.280ns (1.032 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X19Y9.C1       net (fanout=15)       1.750   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y8.D3       net (fanout=8)        0.668   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y8.DMUX     Tilo                  0.261   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y11.A1      net (fanout=1)        0.813   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y11.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.194ns (3.396ns logic, 7.798ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.815ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.110ns (Levels of Logic = 12)
  Clock Path Skew:      0.280ns (1.032 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X19Y9.C5       net (fanout=13)       1.666   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y8.D3       net (fanout=8)        0.668   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y8.DMUX     Tilo                  0.261   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y11.A1      net (fanout=1)        0.813   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y11.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.110ns (3.396ns logic, 7.714ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X15Y12.B1), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.614ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.911ns (Levels of Logic = 12)
  Clock Path Skew:      0.282ns (1.034 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X19Y9.C3       net (fanout=11)       1.764   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y12.C4      net (fanout=8)        0.605   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X15Y12.B1      net (fanout=1)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.911ns (3.394ns logic, 7.517ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.600ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.897ns (Levels of Logic = 12)
  Clock Path Skew:      0.282ns (1.034 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X19Y9.C1       net (fanout=15)       1.750   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y12.C4      net (fanout=8)        0.605   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X15Y12.B1      net (fanout=1)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.897ns (3.394ns logic, 7.503ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.516ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.813ns (Levels of Logic = 12)
  Clock Path Skew:      0.282ns (1.034 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X19Y9.C5       net (fanout=13)       1.666   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y12.C4      net (fanout=8)        0.605   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X15Y12.B1      net (fanout=1)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.813ns (3.394ns logic, 7.419ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X15Y12.A6), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.318ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.615ns (Levels of Logic = 12)
  Clock Path Skew:      0.282ns (1.034 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X19Y9.C3       net (fanout=11)       1.764   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y11.C1      net (fanout=8)        0.481   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y11.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X15Y12.A6      net (fanout=1)        0.307   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.615ns (3.496ns logic, 7.119ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.304ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.601ns (Levels of Logic = 12)
  Clock Path Skew:      0.282ns (1.034 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X19Y9.C1       net (fanout=15)       1.750   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y11.C1      net (fanout=8)        0.481   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y11.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X15Y12.A6      net (fanout=1)        0.307   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.601ns (3.496ns logic, 7.105ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.303ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.600ns (Levels of Logic = 12)
  Clock Path Skew:      0.282ns (1.034 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X19Y9.C3       net (fanout=11)       1.764   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X19Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y9.B6       net (fanout=2)        0.293   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y9.A4       net (fanout=2)        0.444   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y10.B2      net (fanout=2)        0.942   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y10.A4      net (fanout=2)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y10.D3      net (fanout=2)        0.324   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y10.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y10.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y10.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X18Y9.A1       net (fanout=2)        1.068   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X18Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X18Y9.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X18Y9.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y11.A3      net (fanout=3)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y11.D4      net (fanout=8)        0.459   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y11.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X15Y12.A6      net (fanout=1)        0.307   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.600ns (3.503ns logic, 7.097ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15 (SLICE_X24Y10.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.355ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15 (FF)
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.762ns (1.196 - 0.434)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_15 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<16>
                                                       ML3MST_inst/reg_rs_CMD_15
    SLICE_X24Y10.DX      net (fanout=3)        0.146   ML3MST_inst/reg_rs_CMD<15>
    SLICE_X24Y10.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.246ns logic, 0.146ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_12 (SLICE_X24Y10.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.295ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_12 (FF)
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.765ns (1.196 - 0.431)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_12 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y9.DQ       Tcko                  0.198   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/reg_rs_CMD_12
    SLICE_X24Y10.AX      net (fanout=3)        0.209   ML3MST_inst/reg_rs_CMD<12>
    SLICE_X24Y10.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_12
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.246ns logic, 0.209ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (SLICE_X24Y10.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.273ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (FF)
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.762ns (1.196 - 0.434)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_14 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<16>
                                                       ML3MST_inst/reg_rs_CMD_14
    SLICE_X24Y10.CX      net (fanout=3)        0.228   ML3MST_inst/reg_rs_CMD<14>
    SLICE_X24Y10.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.246ns logic, 0.228ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 250242 paths analyzed, 8698 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.026ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7 (SLICE_X53Y15.A6), 2047 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.768ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.355 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB2     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A4      net (fanout=8)        1.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X50Y16.D3      net (fanout=1)        0.485   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X50Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y15.A4      net (fanout=2)        1.115   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y13.D3      net (fanout=18)       0.742   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y13.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT164
    SLICE_X53Y15.A6      net (fanout=1)        0.541   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
    SLICE_X53Y15.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT165
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7
    -------------------------------------------------  ---------------------------
    Total                                     11.768ns (4.265ns logic, 7.503ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.601ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.355 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB2     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A4      net (fanout=8)        1.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.AMUX    Topaa                 0.370   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X51Y16.A4      net (fanout=1)        0.491   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X51Y16.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize11
    SLICE_X51Y15.B2      net (fanout=2)        0.713   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<0>
    SLICE_X51Y15.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X51Y15.A5      net (fanout=1)        0.187   N533
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y13.D3      net (fanout=18)       0.742   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y13.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT164
    SLICE_X53Y15.A6      net (fanout=1)        0.541   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
    SLICE_X53Y15.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT165
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7
    -------------------------------------------------  ---------------------------
    Total                                     11.601ns (4.310ns logic, 7.291ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.592ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.355 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB1     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A6      net (fanout=8)        0.851   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<1>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X50Y16.D3      net (fanout=1)        0.485   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X50Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y15.A4      net (fanout=2)        1.115   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y13.D3      net (fanout=18)       0.742   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y13.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT164
    SLICE_X53Y15.A6      net (fanout=1)        0.541   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
    SLICE_X53Y15.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT165
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_7
    -------------------------------------------------  ---------------------------
    Total                                     11.592ns (4.265ns logic, 7.327ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8 (SLICE_X53Y15.C6), 2048 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.747ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.355 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB2     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A4      net (fanout=8)        1.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X50Y16.D3      net (fanout=1)        0.485   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X50Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y15.A4      net (fanout=2)        1.115   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y13.C4      net (fanout=18)       0.721   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y13.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT185
    SLICE_X53Y15.C6      net (fanout=1)        0.541   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT184
    SLICE_X53Y15.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT187
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8
    -------------------------------------------------  ---------------------------
    Total                                     11.747ns (4.265ns logic, 7.482ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.580ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.355 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB2     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A4      net (fanout=8)        1.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.AMUX    Topaa                 0.370   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X51Y16.A4      net (fanout=1)        0.491   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X51Y16.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize11
    SLICE_X51Y15.B2      net (fanout=2)        0.713   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<0>
    SLICE_X51Y15.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X51Y15.A5      net (fanout=1)        0.187   N533
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y13.C4      net (fanout=18)       0.721   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y13.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT185
    SLICE_X53Y15.C6      net (fanout=1)        0.541   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT184
    SLICE_X53Y15.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT187
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8
    -------------------------------------------------  ---------------------------
    Total                                     11.580ns (4.310ns logic, 7.270ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.571ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.355 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB1     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A6      net (fanout=8)        0.851   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<1>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X50Y16.D3      net (fanout=1)        0.485   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X50Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y15.A4      net (fanout=2)        1.115   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y13.C4      net (fanout=18)       0.721   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y13.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT163
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT185
    SLICE_X53Y15.C6      net (fanout=1)        0.541   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT184
    SLICE_X53Y15.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT187
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_8
    -------------------------------------------------  ---------------------------
    Total                                     11.571ns (4.265ns logic, 7.306ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6 (SLICE_X52Y12.CE), 2110 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.648ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.351 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB2     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A4      net (fanout=8)        1.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X50Y16.D3      net (fanout=1)        0.485   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X50Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y15.A4      net (fanout=2)        1.115   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X52Y15.D3      net (fanout=18)       0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X52Y15.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X52Y15.C6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X52Y15.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X52Y12.CE      net (fanout=6)        0.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X52Y12.CLK     Tceck                 0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (4.408ns logic, 7.240ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.481ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.351 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB2     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A4      net (fanout=8)        1.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.AMUX    Topaa                 0.370   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X51Y16.A4      net (fanout=1)        0.491   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X51Y16.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize11
    SLICE_X51Y15.B2      net (fanout=2)        0.713   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<0>
    SLICE_X51Y15.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X51Y15.A5      net (fanout=1)        0.187   N533
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X52Y15.D3      net (fanout=18)       0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X52Y15.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X52Y15.C6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X52Y15.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X52Y12.CE      net (fanout=6)        0.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X52Y12.CLK     Tceck                 0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6
    -------------------------------------------------  ---------------------------
    Total                                     11.481ns (4.453ns logic, 7.028ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.472ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.351 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB1     Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.A6      net (fanout=8)        0.851   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<1>
    SLICE_X47Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X47Y14.A6      net (fanout=1)        0.308   N109
    SLICE_X47Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B2      net (fanout=4)        1.401   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X47Y14.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y14.A3      net (fanout=2)        1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y14.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y15.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X50Y16.D3      net (fanout=1)        0.485   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X50Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y15.A4      net (fanout=2)        1.115   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X52Y15.A1      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_401_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X52Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X52Y15.D3      net (fanout=18)       0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X52Y15.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X52Y15.C6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X52Y15.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X52Y12.CE      net (fanout=6)        0.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X52Y12.CLK     Tceck                 0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_6
    -------------------------------------------------  ---------------------------
    Total                                     11.472ns (4.408ns logic, 7.064ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_33 (SLICE_X48Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_1
    SLICE_X48Y40.A5      net (fanout=3)        0.058   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<1>
    SLICE_X48Y40.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1263271
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_33
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.319ns logic, 0.058ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X8Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X8Y38.DX       net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1 (SLICE_X44Y20.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_0
    SLICE_X44Y20.C5      net (fanout=3)        0.075   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count<0>
    SLICE_X44Y20.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/Mmux_m_NextWEA2Count21
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2Count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.656ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 (SLICE_X33Y48.D5), 3216 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.141ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (0.342 - 0.522)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9
    SLICE_X26Y68.B4      net (fanout=6)        7.471   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr<9>
    SLICE_X26Y68.CMUX    Topbc                 0.526   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_lut<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_cy<11>
    SLICE_X28Y66.B2      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10565[12:0]<10>
    SLICE_X28Y66.CMUX    Topbc                 0.513   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_cy<6>_l1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_lutdi5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd2-In121_cy
    SLICE_X11Y52.C6      net (fanout=35)       4.968   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_cy<6>
    SLICE_X11Y52.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In22
    SLICE_X11Y52.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In22
    SLICE_X11Y52.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
    SLICE_X33Y48.D5      net (fanout=1)        3.333   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
    SLICE_X33Y48.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In25
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    -------------------------------------------------  ---------------------------
    Total                                     19.141ns (2.270ns logic, 16.871ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.136ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (0.342 - 0.522)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9
    SLICE_X26Y68.B4      net (fanout=6)        7.471   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr<9>
    SLICE_X26Y68.CMUX    Topbc                 0.526   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_lut<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_cy<11>
    SLICE_X28Y66.B2      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10565[12:0]<10>
    SLICE_X28Y66.CMUX    Topbc                 0.508   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_cy<6>_l1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd2-In121_cy
    SLICE_X11Y52.C6      net (fanout=35)       4.968   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_cy<6>
    SLICE_X11Y52.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In22
    SLICE_X11Y52.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In22
    SLICE_X11Y52.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
    SLICE_X33Y48.D5      net (fanout=1)        3.333   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
    SLICE_X33Y48.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In25
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    -------------------------------------------------  ---------------------------
    Total                                     19.136ns (2.265ns logic, 16.871ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.938ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (0.342 - 0.522)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr_9
    SLICE_X26Y68.B4      net (fanout=6)        7.471   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_ptr<9>
    SLICE_X26Y68.BMUX    Topbb                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_lut<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_n10565[12:0]_cy<11>
    SLICE_X28Y66.A2      net (fanout=2)        0.812   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n10568_Madd_lut<8>
    SLICE_X28Y66.CMUX    Topac                 0.538   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_cy<6>_l1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_lutdi4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd2-In121_cy
    SLICE_X11Y52.C6      net (fanout=35)       4.968   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_pkt_sz[15]_GND_6_o_LessThan_3368_o_cy<6>
    SLICE_X11Y52.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In22
    SLICE_X11Y52.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In22
    SLICE_X11Y52.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
    SLICE_X33Y48.D5      net (fanout=1)        3.333   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In23
    SLICE_X33Y48.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In25
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    -------------------------------------------------  ---------------------------
    Total                                     18.938ns (2.145ns logic, 16.793ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1 (SLICE_X36Y62.B4), 425 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.656ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.445 - 0.637)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0
    SLICE_X10Y41.A2      net (fanout=16)       1.743   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<0>
    SLICE_X10Y41.COUT    Topcya                0.386   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_lutdi
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A1      net (fanout=219)      1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A       Tilo                  0.203   ML3MST_inst/mux5_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22_SW1
    SLICE_X24Y51.A6      net (fanout=1)        1.606   ML3MST_inst/N1351
    SLICE_X24Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22
    SLICE_X6Y77.C3       net (fanout=13)       5.168   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv2
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N871
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv11
    SLICE_X42Y64.D5      net (fanout=3)        5.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv1
    SLICE_X42Y64.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv3
    SLICE_X36Y62.B4      net (fanout=7)        0.735   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n29902_inv
    SLICE_X36Y62.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    -------------------------------------------------  ---------------------------
    Total                                     18.656ns (2.141ns logic, 16.515ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.649ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.445 - 0.637)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0
    SLICE_X10Y41.A2      net (fanout=16)       1.743   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<0>
    SLICE_X10Y41.COUT    Topcya                0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_lut<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A1      net (fanout=219)      1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A       Tilo                  0.203   ML3MST_inst/mux5_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22_SW1
    SLICE_X24Y51.A6      net (fanout=1)        1.606   ML3MST_inst/N1351
    SLICE_X24Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22
    SLICE_X6Y77.C3       net (fanout=13)       5.168   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv2
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N871
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv11
    SLICE_X42Y64.D5      net (fanout=3)        5.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv1
    SLICE_X42Y64.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv3
    SLICE_X36Y62.B4      net (fanout=7)        0.735   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n29902_inv
    SLICE_X36Y62.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    -------------------------------------------------  ---------------------------
    Total                                     18.649ns (2.134ns logic, 16.515ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cyclic_count_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.320ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.445 - 0.637)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cyclic_count_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_cyclic_count_1
    SLICE_X10Y41.A4      net (fanout=17)       1.407   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<1>
    SLICE_X10Y41.COUT    Topcya                0.386   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_lutdi
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A1      net (fanout=219)      1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A       Tilo                  0.203   ML3MST_inst/mux5_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22_SW1
    SLICE_X24Y51.A6      net (fanout=1)        1.606   ML3MST_inst/N1351
    SLICE_X24Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22
    SLICE_X6Y77.C3       net (fanout=13)       5.168   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv2
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N871
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv11
    SLICE_X42Y64.D5      net (fanout=3)        5.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv1
    SLICE_X42Y64.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv3
    SLICE_X36Y62.B4      net (fanout=7)        0.735   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n29902_inv
    SLICE_X36Y62.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    -------------------------------------------------  ---------------------------
    Total                                     18.320ns (2.141ns logic, 16.179ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0 (SLICE_X36Y62.A4), 425 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.617ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.445 - 0.637)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0
    SLICE_X10Y41.A2      net (fanout=16)       1.743   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<0>
    SLICE_X10Y41.COUT    Topcya                0.386   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_lutdi
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A1      net (fanout=219)      1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A       Tilo                  0.203   ML3MST_inst/mux5_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22_SW1
    SLICE_X24Y51.A6      net (fanout=1)        1.606   ML3MST_inst/N1351
    SLICE_X24Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22
    SLICE_X6Y77.C3       net (fanout=13)       5.168   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv2
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N871
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv11
    SLICE_X42Y64.D5      net (fanout=3)        5.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv1
    SLICE_X42Y64.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv3
    SLICE_X36Y62.A4      net (fanout=7)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n29902_inv
    SLICE_X36Y62.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0
    -------------------------------------------------  ---------------------------
    Total                                     18.617ns (2.141ns logic, 16.476ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.610ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.445 - 0.637)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_cyclic_count_0
    SLICE_X10Y41.A2      net (fanout=16)       1.743   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<0>
    SLICE_X10Y41.COUT    Topcya                0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_lut<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A1      net (fanout=219)      1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A       Tilo                  0.203   ML3MST_inst/mux5_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22_SW1
    SLICE_X24Y51.A6      net (fanout=1)        1.606   ML3MST_inst/N1351
    SLICE_X24Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22
    SLICE_X6Y77.C3       net (fanout=13)       5.168   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv2
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N871
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv11
    SLICE_X42Y64.D5      net (fanout=3)        5.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv1
    SLICE_X42Y64.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv3
    SLICE_X36Y62.A4      net (fanout=7)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n29902_inv
    SLICE_X36Y62.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0
    -------------------------------------------------  ---------------------------
    Total                                     18.610ns (2.134ns logic, 16.476ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cyclic_count_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.281ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.445 - 0.637)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cyclic_count_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_cyclic_count_1
    SLICE_X10Y41.A4      net (fanout=17)       1.407   ML3MST_inst/ml3_logic_root/ml3_cyclic_count<1>
    SLICE_X10Y41.COUT    Topcya                0.386   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_lutdi
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A1      net (fanout=219)      1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_47_o_cy<11>
    SLICE_X10Y37.A       Tilo                  0.203   ML3MST_inst/mux5_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22_SW1
    SLICE_X24Y51.A6      net (fanout=1)        1.606   ML3MST_inst/N1351
    SLICE_X24Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv22
    SLICE_X6Y77.C3       net (fanout=13)       5.168   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv2
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N871
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv11
    SLICE_X42Y64.D5      net (fanout=3)        5.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv1
    SLICE_X42Y64.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n29902_inv3
    SLICE_X36Y62.A4      net (fanout=7)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n29902_inv
    SLICE_X36Y62.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_0
    -------------------------------------------------  ---------------------------
    Total                                     18.281ns (2.141ns logic, 16.140ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_14 (SLICE_X24Y10.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    SLICE_X24Y10.C5      net (fanout=2)        0.066   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<14>
    SLICE_X24Y10.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<14>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_14
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd_11 (SLICE_X24Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11
    SLICE_X24Y18.C5      net (fanout=2)        0.068   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<11>
    SLICE_X24Y18.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<11>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd_11
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_13 (SLICE_X24Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_13 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_13 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.BQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_13
    SLICE_X24Y10.B5      net (fanout=2)        0.074   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<13>
    SLICE_X24Y10.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<13>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd_13
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.988ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (SLICE_X41Y52.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.012ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<5> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.351ns (Levels of Logic = 5)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<5> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B2.I                 Tiopi                 1.310   iHK_X<5>
                                                       iHK_X<5>
                                                       iHK_X_5_IBUF
                                                       ProtoComp120.IMUX.10
    SLICE_X38Y67.B2      net (fanout=2)        7.291   iHK_X_5_IBUF
    SLICE_X38Y67.B       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124_SW0
    SLICE_X38Y67.A5      net (fanout=1)        0.222   N571
    SLICE_X38Y67.A       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124
    SLICE_X41Y52.D5      net (fanout=1)        1.423   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124
    SLICE_X41Y52.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT126
    SLICE_X41Y52.C6      net (fanout=1)        0.118   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT126
    SLICE_X41Y52.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                     11.351ns (2.297ns logic, 9.054ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y52.CLK     net (fanout=160)      0.809   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (1.323ns logic, 1.065ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1 (SLICE_X42Y50.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.269ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<1> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.108ns (Levels of Logic = 5)
  Clock Path Delay:     2.402ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<1> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D3.I                 Tiopi                 1.310   iHK_X<1>
                                                       iHK_X<1>
                                                       iHK_X_1_IBUF
                                                       ProtoComp120.IMUX.6
    SLICE_X39Y67.B1      net (fanout=2)        7.043   iHK_X_1_IBUF
    SLICE_X39Y67.B       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT81
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT84_SW0
    SLICE_X39Y67.A5      net (fanout=1)        0.187   N573
    SLICE_X39Y67.A       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT81
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT84
    SLICE_X42Y50.D5      net (fanout=1)        1.440   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT83
    SLICE_X42Y50.D       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT86
    SLICE_X42Y50.C6      net (fanout=1)        0.118   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT85
    SLICE_X42Y50.CLK     Tas                   0.289   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT87
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (2.320ns logic, 8.788ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y50.CLK     net (fanout=160)      0.823   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (1.323ns logic, 1.079ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0 (SLICE_X42Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.409ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<0> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.968ns (Levels of Logic = 5)
  Clock Path Delay:     2.402ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<0> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.I                 Tiopi                 1.310   iHK_X<0>
                                                       iHK_X<0>
                                                       iHK_X_0_IBUF
                                                       ProtoComp120.IMUX.5
    SLICE_X38Y70.A6      net (fanout=2)        5.736   iHK_X_0_IBUF
    SLICE_X38Y70.A       Tilo                  0.203   N569
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT19_SW0
    SLICE_X42Y63.A5      net (fanout=1)        0.850   N569
    SLICE_X42Y63.A       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT19
    SLICE_X42Y50.B6      net (fanout=1)        0.952   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT19
    SLICE_X42Y50.B       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT118
    SLICE_X42Y50.A5      net (fanout=1)        0.222   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT116
    SLICE_X42Y50.CLK     Tas                   0.289   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT119
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0
    -------------------------------------------------  ---------------------------
    Total                                      9.968ns (2.208ns logic, 7.760ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y50.CLK     net (fanout=160)      0.823   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (1.323ns logic, 1.079ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point MPGB_Filter/m_stack_0 (SLICE_X45Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          MPGB_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp120.IMUX.32
    SLICE_X45Y20.AX      net (fanout=1)        2.442   iMPG_B_IBUF
    SLICE_X45Y20.CLK     Tckdi       (-Th)    -0.048   MPGB_Filter/m_stack<2>
                                                       MPGB_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.174ns logic, 2.442ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y20.CLK     net (fanout=160)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point ESTOP2_Filter/m_stack_0 (SLICE_X0Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<1> (PAD)
  Destination:          ESTOP2_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.711ns (Levels of Logic = 1)
  Clock Path Delay:     2.149ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iE_stop<1> to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A3.I                 Tiopi                 0.763   iE_stop<1>
                                                       iE_stop<1>
                                                       iE_stop_1_IBUF
                                                       ProtoComp120.IMUX.35
    SLICE_X0Y74.BX       net (fanout=1)        1.900   iE_stop_1_IBUF
    SLICE_X0Y74.CLK      Tckdi       (-Th)    -0.048   ESTOP2_Filter/m_stack<2>
                                                       ESTOP2_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (0.811ns logic, 1.900ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y74.CLK      net (fanout=160)      0.738   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.950ns logic, 1.199ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point ESTOP1_Filter/m_stack_0 (SLICE_X4Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<0> (PAD)
  Destination:          ESTOP1_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 1)
  Clock Path Delay:     2.133ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iE_stop<0> to ESTOP1_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 0.763   iE_stop<0>
                                                       iE_stop<0>
                                                       iE_stop_0_IBUF
                                                       ProtoComp120.IMUX.34
    SLICE_X4Y75.AX       net (fanout=1)        2.028   iE_stop_0_IBUF
    SLICE_X4Y75.CLK      Tckdi       (-Th)    -0.048   ESTOP1_Filter/m_stack<2>
                                                       ESTOP1_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.811ns logic, 2.028ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Fast Process Corner: g_clk to ESTOP1_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y75.CLK      net (fanout=160)      0.722   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.950ns logic, 1.183ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.019ns.
--------------------------------------------------------------------------------

Paths for end point oHK_Y<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.981ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.744ns (Levels of Logic = 2)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y65.CLK     net (fanout=160)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.BMUX    Tshcko                0.455   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D6      net (fanout=2)        2.881   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D       Tilo                  0.203   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    N1.T                 net (fanout=12)       4.824   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    N1.PAD               Tiotp                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.744ns (3.039ns logic, 7.705ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.479ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 1)
  Clock Path Delay:     3.361ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y56.CLK      net (fanout=160)      1.193   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.519ns logic, 1.842ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.DQ       Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    N1.O                 net (fanout=2)        4.363   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
    N1.PAD               Tioop                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (2.772ns logic, 4.363ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.328ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.397ns (Levels of Logic = 2)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y65.CLK     net (fanout=160)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.BMUX    Tshcko                0.455   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D6      net (fanout=2)        2.881   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D       Tilo                  0.203   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M1.T                 net (fanout=12)       4.477   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M1.PAD               Tiotp                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (3.039ns logic, 7.358ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.422ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.185ns (Levels of Logic = 1)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y59.CLK      net (fanout=160)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.AQ       Tcko                  0.408   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    M1.O                 net (fanout=2)        4.396   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<57>
    M1.PAD               Tioop                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (2.789ns logic, 4.396ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<2> (M2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.328ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.397ns (Levels of Logic = 2)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y65.CLK     net (fanout=160)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.BMUX    Tshcko                0.455   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D6      net (fanout=2)        2.881   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D       Tilo                  0.203   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M2.T                 net (fanout=12)       4.477   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M2.PAD               Tiotp                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (3.039ns logic, 7.358ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.435ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.172ns (Levels of Logic = 1)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y59.CLK      net (fanout=160)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.408   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    M2.O                 net (fanout=2)        4.383   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<58>
    M2.PAD               Tioop                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.172ns (2.789ns logic, 4.383ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.745ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Clock Path Delay:     0.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X39Y21.CLK     net (fanout=497)      0.510   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (-1.839ns logic, 2.268ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        3.122   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.594ns logic, 3.122ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<9> (H3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  6.427ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.969ns (Levels of Logic = 2)
  Clock Path Delay:     1.483ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y65.CLK     net (fanout=160)      0.512   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.822ns logic, 0.661ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.BMUX    Tshcko                0.238   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D6      net (fanout=2)        1.747   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D       Tilo                  0.156   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H3.T                 net (fanout=12)       1.432   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H3.PAD               Tiotp                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (1.790ns logic, 3.179ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.854ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Delay:     1.594ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y56.CLK      net (fanout=160)      0.623   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.822ns logic, 0.772ns route)
                                                       (51.6% logic, 48.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.AQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51
    H3.O                 net (fanout=2)        1.691   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<51>
    H3.PAD               Tioop                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.594ns logic, 1.691ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<10> (H4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  6.427ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.969ns (Levels of Logic = 2)
  Clock Path Delay:     1.483ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y65.CLK     net (fanout=160)      0.512   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.822ns logic, 0.661ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.BMUX    Tshcko                0.238   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D6      net (fanout=2)        1.747   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X14Y47.D       Tilo                  0.156   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H4.T                 net (fanout=12)       1.432   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H4.PAD               Tiotp                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (1.790ns logic, 3.179ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.940ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Delay:     1.594ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp120.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y56.CLK      net (fanout=160)      0.623   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.822ns logic, 0.772ns route)
                                                       (51.6% logic, 48.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.BQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    H4.O                 net (fanout=2)        1.777   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<52>
    H4.PAD               Tioop                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.594ns logic, 1.777ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp120.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=45)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp120.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=45)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp120.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp120.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=45)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp120.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=45)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp120.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.161ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X33Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.839ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 1)
  Clock Path Delay:     2.440ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp120.IMUX.25
    SLICE_X33Y26.AX      net (fanout=1)        4.203   RXD1T0_IBUF
    SLICE_X33Y26.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.373ns logic, 4.203ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp120.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X33Y26.CLK     net (fanout=18)       0.771   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.323ns logic, 1.117ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X33Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.078ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.337ns (Levels of Logic = 1)
  Clock Path Delay:     2.440ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp120.IMUX.28
    SLICE_X33Y26.DX      net (fanout=1)        3.964   RXD1T3_IBUF
    SLICE_X33Y26.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (1.373ns logic, 3.964ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp120.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X33Y26.CLK     net (fanout=18)       0.771   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.323ns logic, 1.117ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X33Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 1)
  Clock Path Delay:     2.440ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp120.IMUX.27
    SLICE_X33Y26.CX      net (fanout=1)        3.382   RXD1T2_IBUF
    SLICE_X33Y26.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.373ns logic, 3.382ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp120.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X33Y26.CLK     net (fanout=18)       0.771   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.323ns logic, 1.117ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X31Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.227ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Clock Path Delay:     3.303ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp120.IMUX.29
    SLICE_X31Y21.AX      net (fanout=1)        2.381   RX_ER1_IBUF
    SLICE_X31Y21.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.174ns logic, 2.381ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp120.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X31Y21.CLK     net (fanout=18)       1.045   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.519ns logic, 1.784ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X19Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.818ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 1)
  Clock Path Delay:     2.104ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 0.763   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp120.IMUX.30
    SLICE_X19Y21.AX      net (fanout=1)        2.125   RX_DV1_IBUF
    SLICE_X19Y21.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.822ns logic, 2.125ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp120.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.551   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X19Y21.CLK     net (fanout=18)       0.603   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.950ns logic, 1.154ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X33Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.829ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.899ns (Levels of Logic = 1)
  Clock Path Delay:     2.045ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp120.IMUX.26
    SLICE_X33Y26.BX      net (fanout=1)        2.077   RXD1T1_IBUF
    SLICE_X33Y26.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.822ns logic, 2.077ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp120.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.551   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X33Y26.CLK     net (fanout=18)       0.544   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.950ns logic, 1.095ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.886ns|     24.052ns|            0|            0|     36980265|       250242|
| TS_CLK_80MHz                  |     12.500ns|     12.026ns|          N/A|            0|            0|       250242|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     39.312ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     19.656ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    3.161(R)|      SLOW  |   -1.432(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    2.254(R)|      SLOW  |   -0.829(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    2.340(R)|      SLOW  |   -0.909(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    2.922(R)|      SLOW  |   -1.272(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    2.263(R)|      SLOW  |   -0.818(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.489(R)|      SLOW  |   -0.227(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.321(R)|      SLOW  |   -0.852(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop<0>  |    2.215(R)|      SLOW  |   -0.681(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iE_stop<1>  |    2.107(R)|      SLOW  |   -0.537(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<0>    |    7.591(R)|      SLOW  |   -4.017(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<1>    |    8.731(R)|      SLOW  |   -4.798(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<2>    |    7.372(R)|      SLOW  |   -3.926(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<3>    |    6.593(R)|      SLOW  |   -3.435(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<4>    |    6.817(R)|      SLOW  |   -3.653(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<5>    |    8.988(R)|      SLOW  |   -4.867(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.496(R)|      SLOW  |   -0.967(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.573(R)|      SLOW  |   -0.311(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.965(R)|      SLOW  |   -1.239(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.415(R)|      SLOW  |   -1.547(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.280(R)|      SLOW  |   -1.441(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.759(R)|      SLOW  |         5.092(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         8.794(R)|      SLOW  |         4.745(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.588(R)|      SLOW  |         5.309(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.505(R)|      SLOW  |         5.151(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<0>    |        14.019(R)|      SLOW  |         5.929(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<1>    |        13.672(R)|      SLOW  |         5.958(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<2>    |        13.672(R)|      SLOW  |         5.930(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<3>    |        13.261(R)|      SLOW  |         5.745(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<4>    |        13.261(R)|      SLOW  |         5.760(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<5>    |        13.037(R)|      SLOW  |         5.345(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<6>    |        13.037(R)|      SLOW  |         6.524(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<7>    |        12.676(R)|      SLOW  |         6.518(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<8>    |        12.664(R)|      SLOW  |         6.868(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<9>    |        11.466(R)|      SLOW  |         4.854(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<10>   |        11.466(R)|      SLOW  |         4.940(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<11>   |        11.650(R)|      SLOW  |         5.046(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   19.656|         |         |         |
g_clk          |   11.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    4.276|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   14.547|    3.688|    3.491|    2.906|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.888|         |         |         |
g_clk          |   13.902|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 8.677; Ideal Clock Offset To Actual Clock -7.851; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.321(R)|      SLOW  |   -0.852(R)|      FAST  |   21.679|    0.852|       10.413|
iE_stop<0>        |    2.215(R)|      SLOW  |   -0.681(R)|      FAST  |   22.785|    0.681|       11.052|
iE_stop<1>        |    2.107(R)|      SLOW  |   -0.537(R)|      FAST  |   22.893|    0.537|       11.178|
iHK_X<0>          |    7.591(R)|      SLOW  |   -4.017(R)|      FAST  |   17.409|    4.017|        6.696|
iHK_X<1>          |    8.731(R)|      SLOW  |   -4.798(R)|      FAST  |   16.269|    4.798|        5.735|
iHK_X<2>          |    7.372(R)|      SLOW  |   -3.926(R)|      FAST  |   17.628|    3.926|        6.851|
iHK_X<3>          |    6.593(R)|      SLOW  |   -3.435(R)|      FAST  |   18.407|    3.435|        7.486|
iHK_X<4>          |    6.817(R)|      SLOW  |   -3.653(R)|      FAST  |   18.183|    3.653|        7.265|
iHK_X<5>          |    8.988(R)|      SLOW  |   -4.867(R)|      FAST  |   16.012|    4.867|        5.573|
iMPG_A            |    2.496(R)|      SLOW  |   -0.967(R)|      FAST  |   22.504|    0.967|       10.769|
iMPG_B            |    1.573(R)|      SLOW  |   -0.311(R)|      SLOW  |   23.427|    0.311|       11.558|
lb_cs_n           |    3.965(R)|      SLOW  |   -1.239(R)|      FAST  |   21.035|    1.239|        9.898|
lb_rd_n           |    4.415(R)|      SLOW  |   -1.547(R)|      FAST  |   20.585|    1.547|        9.519|
lb_wr_n           |    4.280(R)|      SLOW  |   -1.441(R)|      FAST  |   20.720|    1.441|        9.640|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.988|         -  |      -0.311|         -  |   16.012|    0.311|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.934; Ideal Clock Offset To Actual Clock 15.694; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.161(R)|      SLOW  |   -1.432(R)|      FAST  |    2.839|   35.432|      -16.297|
RXD1T1            |    2.254(R)|      SLOW  |   -0.829(R)|      FAST  |    3.746|   34.829|      -15.542|
RXD1T2            |    2.340(R)|      SLOW  |   -0.909(R)|      FAST  |    3.660|   34.909|      -15.625|
RXD1T3            |    2.922(R)|      SLOW  |   -1.272(R)|      FAST  |    3.078|   35.272|      -16.097|
RX_DV1            |    2.263(R)|      SLOW  |   -0.818(R)|      FAST  |    3.737|   34.818|      -15.540|
RX_ER1            |    1.489(R)|      SLOW  |   -0.227(R)|      SLOW  |    4.511|   34.227|      -14.858|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.161|         -  |      -0.227|         -  |    2.839|   34.227|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 5.225 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.759|      SLOW  |        5.092|      FAST  |         0.965|
SRI_TX<0>                                      |        8.794|      SLOW  |        4.745|      FAST  |         0.000|
lb_int                                         |        9.588|      SLOW  |        5.309|      FAST  |         0.794|
led_1                                          |       10.505|      SLOW  |        5.151|      FAST  |         1.711|
oHK_Y<0>                                       |       14.019|      SLOW  |        5.929|      FAST  |         5.225|
oHK_Y<1>                                       |       13.672|      SLOW  |        5.958|      FAST  |         4.878|
oHK_Y<2>                                       |       13.672|      SLOW  |        5.930|      FAST  |         4.878|
oHK_Y<3>                                       |       13.261|      SLOW  |        5.745|      FAST  |         4.467|
oHK_Y<4>                                       |       13.261|      SLOW  |        5.760|      FAST  |         4.467|
oHK_Y<5>                                       |       13.037|      SLOW  |        5.345|      FAST  |         4.243|
oHK_Y<6>                                       |       13.037|      SLOW  |        6.524|      FAST  |         4.243|
oHK_Y<7>                                       |       12.676|      SLOW  |        6.518|      FAST  |         3.882|
oHK_Y<8>                                       |       12.664|      SLOW  |        6.868|      FAST  |         3.870|
oHK_Y<9>                                       |       11.466|      SLOW  |        4.854|      FAST  |         2.672|
oHK_Y<10>                                      |       11.466|      SLOW  |        4.940|      FAST  |         2.672|
oHK_Y<11>                                      |       11.650|      SLOW  |        5.046|      FAST  |         2.856|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38918009 paths, 2 nets, and 42912 connections

Design statistics:
   Minimum period:  24.886ns{1}   (Maximum frequency:  40.183MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   8.988ns
   Minimum output required time after clock:  14.019ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 14:00:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



