.TH "config/sdk_config.h" 3 "Fri Jul 24 2020" "BLE SWITCH (REMOTE) APPLICATION" \" -*- nroff -*-
.ad l
.nh
.SH NAME
config/sdk_config.h
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBBSP_BTN_BLE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_ADVERTISING_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_DTM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_RACP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLE_CONN_PARAMS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_CONN_PARAMS_MAX_SLAVE_LATENCY_DEVIATION\fP   499"
.br
.ti -1c
.RI "#define \fBNRF_BLE_CONN_PARAMS_MAX_SUPERVISION_TIMEOUT_DEVIATION\fP   65535"
.br
.ti -1c
.RI "#define \fBNRF_BLE_GATT_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_LESC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_QWR_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_QWR_MAX_ATTR\fP   0"
.br
.ti -1c
.RI "#define \fBPEER_MANAGER_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBPM_MAX_REGISTRANTS\fP   3"
.br
.ti -1c
.RI "#define \fBPM_FLASH_BUFFERS\fP   4"
.br
.ti -1c
.RI "#define \fBPM_CENTRAL_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPM_SERVICE_CHANGED_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBPM_PEER_RANKS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBPM_LESC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBPM_RA_PROTECTION_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBPM_RA_PROTECTION_TRACKED_PEERS_NUM\fP   8"
.br
.ti -1c
.RI "#define \fBPM_RA_PROTECTION_MIN_WAIT_INTERVAL\fP   4000"
.br
.ti -1c
.RI "#define \fBPM_RA_PROTECTION_MAX_WAIT_INTERVAL\fP   64000"
.br
.ti -1c
.RI "#define \fBPM_RA_PROTECTION_REWARD_PERIOD\fP   10000"
.br
.ti -1c
.RI "#define \fBPM_HANDLER_SEC_DELAY_MS\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_ANCS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_ANS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_BAS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_BAS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_BAS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_BAS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBBLE_BAS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_BAS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_CSCS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_CTS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_DIS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_GLS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_HIDS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_HRS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_HRS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_HTS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_IAS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_IAS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_IAS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_IAS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBBLE_IAS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_IAS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_LBS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_LBS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_LLS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_NUS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_NUS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_NUS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_NUS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBBLE_NUS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_NUS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_RSCS_C_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_RSCS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_TPS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MPU_LIB_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MPU_LIB_CLI_CMDS\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_STACK_GUARD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_STACK_GUARD_CONFIG_SIZE\fP   7"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_ALLOCATOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP224R1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_HASH_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE\fP   4096"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_CBC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_CTR_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_ECB_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_CBC_MAC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_CMAC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_CCM_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_AES_CCM_STAR_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_CHACHA_POLY_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP160R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP160R2_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP192R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP224R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP384R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP521R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP160K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP192K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP224K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_SECP256K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_HASH_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_HASH_SHA512_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_HMAC_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_HMAC_SHA512_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_RNG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CIFRA_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_CIFRA_AES_EAX_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_CTR_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_CFB_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_ECB_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_MAC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_CMAC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_CCM_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_AES_GCM_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP384R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP521R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP384R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP512R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_ECC_CURVE25519_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA512_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA512_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MICRO_ECC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP192R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP224R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256K1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_NRF_HW_RNG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_NRF_HW_RNG_MBEDTLS_CTR_DRBG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_NRF_SW_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_NRF_SW_HASH_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_CHACHA_POLY_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_ECC_SECP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_ECC_CURVE25519_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_ECC_ED25519_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_HASH_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_HASH_SHA512_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_HMAC_SHA256_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OBERON_HMAC_SHA512_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OPTIGA_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_RNG_STATIC_MEMORY_BUFFERS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CRYPTO_RNG_AUTO_INIT_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_DFU_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_DFU_BLE_BUTTONLESS_SUPPORTS_BONDS\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_REF\fP   1"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_MAIN_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_SPEED_MODE\fP   2"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_HYST\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_ISOURCE\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_INPUT\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBEGU_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBGPIOTE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBGPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS\fP   4"
.br
.ti -1c
.RI "#define \fBGPIOTE_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBI2S_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_SCK_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_LRCK_PIN\fP   30"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_MCK_PIN\fP   255"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_SDOUT_PIN\fP   29"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_SDIN_PIN\fP   28"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_MASTER\fP   0"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_FORMAT\fP   0"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_ALIGN\fP   0"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_SWIDTH\fP   1"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_CHANNELS\fP   1"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_MCK_SETUP\fP   536870912"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_RATIO\fP   2000"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBI2S_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_REFERENCE\fP   3"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_DETECTION\fP   2"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_INPUT\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_HYST\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_CONFIG_LF_SRC\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_CLOCK_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_REF\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_MAIN_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_SPEED_MODE\fP   2"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_HYST\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_ISOURCE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_INPUT\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_COMP_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_GPIOTE_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_SCK_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_LRCK_PIN\fP   30"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_MCK_PIN\fP   255"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_SDOUT_PIN\fP   29"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_SDIN_PIN\fP   28"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_MASTER\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_FORMAT\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_ALIGN\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_SWIDTH\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_CHANNELS\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_MCK_SETUP\fP   536870912"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_RATIO\fP   2000"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_I2S_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_REFERENCE\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_DETECTION\fP   2"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_INPUT\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_HYST\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_LPCOMP_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_NFCT_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_NFCT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_NFCT_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_NFCT_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_NFCT_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_NFCT_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_MODE\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_EDGE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_CLOCK_FREQ\fP   138412032"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PDM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_POWER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_POWER_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_POWER_CONFIG_DEFAULT_DCDCEN\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_POWER_CONFIG_DEFAULT_DCDCENHV\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PPI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PPI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PPI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_PPI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PPI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_BOX_0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_BOX_1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_BOX_2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_BOX_3_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_BOX_4_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PRS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM3_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_OUT0_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_OUT1_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_OUT2_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_OUT3_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_BASE_CLOCK\fP   4"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_COUNT_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_TOP_VALUE\fP   1000"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_LOAD_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_STEP_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_PWM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_REPORTPER\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_SAMPLEPER\fP   7"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_PIO_A\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_PIO_B\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_PIO_LED\fP   31"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_LEDPRE\fP   511"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_LEDPOL\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_DBFEN\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_SAMPLE_INTEN\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QDEC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_SCK_DELAY\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_XIP_OFFSET\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_READOC\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_WRITEOC\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_ADDRMODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_FREQUENCY\fP   15"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_PIN_SCK\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_PIN_CSN\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_PIN_IO0\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_PIN_IO1\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_PIN_IO2\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_PIN_IO3\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBNRFX_QSPI_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_CONFIG_ERROR_CORRECTION\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RNG_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_MAXIMUM_LATENCY_US\fP   2000"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_DEFAULT_CONFIG_FREQUENCY\fP   32768"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_DEFAULT_CONFIG_RELIABLE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_RTC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_RESOLUTION\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_OVERSAMPLE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_LP_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SAADC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM3_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_EXTENDED_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_MISO_PULL_CFG\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_DEFAULT_DEF\fP   255"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_DEFAULT_ORC\fP   255"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPIS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_MISO_PULL_CFG\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SPI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_EGU_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI0_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI1_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI2_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI3_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI4_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI5_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_SWI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_SWI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER3_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER4_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_DEFAULT_CONFIG_FREQUENCY\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_DEFAULT_CONFIG_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_DEFAULT_CONFIG_BIT_WIDTH\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TIMER_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_DEFAULT_CONFIG_FREQUENCY\fP   26738688"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_DEFAULT_CONFIG_HOLD_BUS_UNINIT\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_ASSUME_INIT_AFTER_RESET_ONLY\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_NO_SYNC_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_DEFAULT_CONFIG_ADDR0\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_DEFAULT_CONFIG_ADDR1\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_DEFAULT_CONFIG_SCL_PULL\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_DEFAULT_CONFIG_SDA_PULL\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWIS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_DEFAULT_CONFIG_FREQUENCY\fP   26738688"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_TWI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_DEFAULT_CONFIG_HWFC\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_DEFAULT_CONFIG_PARITY\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_DEFAULT_CONFIG_BAUDRATE\fP   30801920"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UARTE_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UART_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_UART0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UART_DEFAULT_CONFIG_HWFC\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UART_DEFAULT_CONFIG_PARITY\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UART_DEFAULT_CONFIG_BAUDRATE\fP   30924800"
.br
.ti -1c
.RI "#define \fBNRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_UART_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UART_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_UART_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_UART_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_DMASCHEDULER_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_ISO_IN_ZLP\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_BEHAVIOUR\fP   1"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_RELOAD_VALUE\fP   2000"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_NO_IRQ\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_WDT_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLOCK_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_LF_SRC\fP   1"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_LF_CAL_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBPDM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_MODE\fP   1"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_EDGE\fP   0"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_CLOCK_FREQ\fP   138412032"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBPOWER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPOWER_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBPOWER_CONFIG_DEFAULT_DCDCEN\fP   0"
.br
.ti -1c
.RI "#define \fBPOWER_CONFIG_DEFAULT_DCDCENHV\fP   0"
.br
.ti -1c
.RI "#define \fBPPI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_OUT0_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_OUT1_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_OUT2_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_OUT3_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_BASE_CLOCK\fP   4"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_COUNT_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_TOP_VALUE\fP   1000"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_LOAD_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_STEP_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBPWM0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPWM1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPWM2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPWM3_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_REPORTPER\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_SAMPLEPER\fP   7"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_PIO_A\fP   31"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_PIO_B\fP   31"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_PIO_LED\fP   31"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_LEDPRE\fP   511"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_LEDPOL\fP   1"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_DBFEN\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_SAMPLE_INTEN\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBQSPI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_SCK_DELAY\fP   1"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_XIP_OFFSET\fP   0"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_READOC\fP   0"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_WRITEOC\fP   0"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_ADDRMODE\fP   0"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_FREQUENCY\fP   15"
.br
.ti -1c
.RI "#define \fBQSPI_PIN_SCK\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBQSPI_PIN_CSN\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBQSPI_PIN_IO0\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBQSPI_PIN_IO1\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBQSPI_PIN_IO2\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBQSPI_PIN_IO3\fP   NRF_QSPI_PIN_NOT_CONNECTED"
.br
.ti -1c
.RI "#define \fBQSPI_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBRNG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_ERROR_CORRECTION\fP   1"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_POOL_SIZE\fP   64"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBRTC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBRTC_DEFAULT_CONFIG_FREQUENCY\fP   32768"
.br
.ti -1c
.RI "#define \fBRTC_DEFAULT_CONFIG_RELIABLE\fP   0"
.br
.ti -1c
.RI "#define \fBRTC_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBRTC0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBRTC1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBRTC2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MAXIMUM_LATENCY_US\fP   2000"
.br
.ti -1c
.RI "#define \fBSAADC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_RESOLUTION\fP   1"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_OVERSAMPLE\fP   0"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_LP_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBSPIS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBSPIS_DEFAULT_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS_DEFAULT_BIT_ORDER\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS_DEFAULT_DEF\fP   255"
.br
.ti -1c
.RI "#define \fBSPIS_DEFAULT_ORC\fP   255"
.br
.ti -1c
.RI "#define \fBSPIS0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPI_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRF_SPI_DRV_MISO_PULLUP_CFG\fP   1"
.br
.ti -1c
.RI "#define \fBSPI0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPI0_USE_EASY_DMA\fP   1"
.br
.ti -1c
.RI "#define \fBSPI1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPI1_USE_EASY_DMA\fP   1"
.br
.ti -1c
.RI "#define \fBSPI2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPI2_USE_EASY_DMA\fP   1"
.br
.ti -1c
.RI "#define \fBTIMER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_DEFAULT_CONFIG_FREQUENCY\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_DEFAULT_CONFIG_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_DEFAULT_CONFIG_BIT_WIDTH\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBTIMER0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER2_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER3_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER4_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_ASSUME_INIT_AFTER_RESET_ONLY\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_NO_SYNC_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_DEFAULT_CONFIG_ADDR0\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_DEFAULT_CONFIG_ADDR1\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_DEFAULT_CONFIG_SCL_PULL\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_DEFAULT_CONFIG_SDA_PULL\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBTWI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWI_DEFAULT_CONFIG_FREQUENCY\fP   26738688"
.br
.ti -1c
.RI "#define \fBTWI_DEFAULT_CONFIG_CLR_BUS_INIT\fP   0"
.br
.ti -1c
.RI "#define \fBTWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT\fP   0"
.br
.ti -1c
.RI "#define \fBTWI_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBTWI0_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWI0_USE_EASY_DMA\fP   0"
.br
.ti -1c
.RI "#define \fBTWI1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWI1_USE_EASY_DMA\fP   0"
.br
.ti -1c
.RI "#define \fBUART_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBUART_DEFAULT_CONFIG_HWFC\fP   0"
.br
.ti -1c
.RI "#define \fBUART_DEFAULT_CONFIG_PARITY\fP   0"
.br
.ti -1c
.RI "#define \fBUART_DEFAULT_CONFIG_BAUDRATE\fP   30801920"
.br
.ti -1c
.RI "#define \fBUART_DEFAULT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBUART_EASY_DMA_SUPPORT\fP   1"
.br
.ti -1c
.RI "#define \fBUART_LEGACY_SUPPORT\fP   1"
.br
.ti -1c
.RI "#define \fBUART0_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBUART0_CONFIG_USE_EASY_DMA\fP   1"
.br
.ti -1c
.RI "#define \fBUART1_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBUSBD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_DMASCHEDULER_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_DMASCHEDULER_ISO_BOOST\fP   1"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_ISO_IN_ZLP\fP   0"
.br
.ti -1c
.RI "#define \fBWDT_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_BEHAVIOUR\fP   1"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_RELOAD_VALUE\fP   2000"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBNRF_TWI_SENSOR_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_GPIOTE_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_PWM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_SCHEDULER_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_SCHEDULER_WITH_PAUSE\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_SCHEDULER_WITH_PROFILER\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_SDCARD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_SDCARD_SPI_INSTANCE\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_SDCARD_FREQ_INIT\fP   67108864"
.br
.ti -1c
.RI "#define \fBAPP_SDCARD_FREQ_DATA\fP   1073741824"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_RTC_FREQUENCY\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_IRQ_PRIORITY\fP   6"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_OP_QUEUE_SIZE\fP   10"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_USE_SCHEDULER\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_KEEPS_RTC_ACTIVE\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_SAFE_WINDOW_MS\fP   300000"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_WITH_PROFILER\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_SWI_NUMBER\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_AUDIO_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_VID\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_PID\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DEVICE_VER_MAJOR\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DEVICE_VER_MINOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DEVICE_VER_SUB\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_SELF_POWERED\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_MAX_POWER\fP   100"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_POWER_EVENTS_PROCESS\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_EVENT_QUEUE_ENABLE\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_EVENT_QUEUE_SIZE\fP   32"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_SOF_HANDLING_MODE\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_SOF_TIMESTAMP_PROVIDE\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_DESC_STRING_SIZE\fP   31"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_DESC_STRING_UTF_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_LANGIDS\fP   APP_USBD_LANG_AND_SUBLANG(APP_USBD_LANG_ENGLISH, APP_USBD_SUBLANG_ENGLISH_US)"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_ID_MANUFACTURER\fP   1"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_MANUFACTURER_EXTERN\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_MANUFACTURER\fP   APP_USBD_STRING_DESC('Nordic Semiconductor')"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_ID_PRODUCT\fP   2"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_PRODUCT_EXTERN\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_PRODUCT\fP   APP_USBD_STRING_DESC('nRF52 USB Product')"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_ID_SERIAL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_SERIAL_EXTERN\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_SERIAL\fP   APP_USBD_STRING_DESC('000000000000')"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_ID_CONFIGURATION\fP   4"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRING_CONFIGURATION_EXTERN\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_CONFIGURATION\fP   APP_USBD_STRING_DESC('Default configuration')"
.br
.ti -1c
.RI "#define \fBAPP_USBD_STRINGS_USER\fP   X(APP_USER_1, , APP_USBD_STRING_DESC('User 1'))"
.br
.ti -1c
.RI "#define \fBAPP_USBD_HID_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_HID_DEFAULT_IDLE_RATE\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_HID_REPORT_IDLE_TABLE_SIZE\fP   4"
.br
.ti -1c
.RI "#define \fBAPP_USBD_HID_GENERIC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_HID_KBD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_HID_MOUSE_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_MSC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBCRC16_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBCRC32_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBECC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBFDS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBFDS_VIRTUAL_PAGES\fP   3"
.br
.ti -1c
.RI "#define \fBFDS_VIRTUAL_PAGE_SIZE\fP   1024"
.br
.ti -1c
.RI "#define \fBFDS_VIRTUAL_PAGES_RESERVED\fP   0"
.br
.ti -1c
.RI "#define \fBFDS_BACKEND\fP   2"
.br
.ti -1c
.RI "#define \fBFDS_OP_QUEUE_SIZE\fP   4"
.br
.ti -1c
.RI "#define \fBFDS_CRC_CHECK_ON_READ\fP   0"
.br
.ti -1c
.RI "#define \fBFDS_CRC_CHECK_ON_WRITE\fP   0"
.br
.ti -1c
.RI "#define \fBFDS_MAX_USERS\fP   4"
.br
.ti -1c
.RI "#define \fBHARDFAULT_HANDLER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBHCI_MEM_POOL_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBHCI_TX_BUF_SIZE\fP   600"
.br
.ti -1c
.RI "#define \fBHCI_RX_BUF_SIZE\fP   600"
.br
.ti -1c
.RI "#define \fBHCI_RX_BUF_QUEUE_SIZE\fP   4"
.br
.ti -1c
.RI "#define \fBHCI_SLIP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBHCI_UART_BAUDRATE\fP   30801920"
.br
.ti -1c
.RI "#define \fBHCI_UART_FLOW_CONTROL\fP   0"
.br
.ti -1c
.RI "#define \fBHCI_UART_RX_PIN\fP   8"
.br
.ti -1c
.RI "#define \fBHCI_UART_TX_PIN\fP   6"
.br
.ti -1c
.RI "#define \fBHCI_UART_RTS_PIN\fP   5"
.br
.ti -1c
.RI "#define \fBHCI_UART_CTS_PIN\fP   7"
.br
.ti -1c
.RI "#define \fBHCI_TRANSPORT_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBHCI_MAX_PACKET_SIZE_IN_BITS\fP   8000"
.br
.ti -1c
.RI "#define \fBLED_SOFTBLINK_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBLOW_POWER_PWM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBMEM_MANAGER_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_SMALL_BLOCK_COUNT\fP   1"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_SMALL_BLOCK_SIZE\fP   32"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_MEDIUM_BLOCK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_MEDIUM_BLOCK_SIZE\fP   256"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_LARGE_BLOCK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_LARGE_BLOCK_SIZE\fP   256"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XLARGE_BLOCK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XLARGE_BLOCK_SIZE\fP   1320"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XXLARGE_BLOCK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XXLARGE_BLOCK_SIZE\fP   3444"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XSMALL_BLOCK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XSMALL_BLOCK_SIZE\fP   64"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XXSMALL_BLOCK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBMEMORY_MANAGER_XXSMALL_BLOCK_SIZE\fP   32"
.br
.ti -1c
.RI "#define \fBMEM_MANAGER_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBMEM_MANAGER_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBMEM_MANAGER_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBMEM_MANAGER_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBMEM_MANAGER_DISABLE_API_PARAM_CHECK\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_DEBUG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_HEAD_GUARD_WORDS\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_TAIL_GUARD_WORDS\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CLI_CMDS\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_PAD_HYSTERESIS\fP   15"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_PAD_DEVIATION\fP   70"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_MIN_PAD_VALUE\fP   20"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_MAX_PADS_NUMBER\fP   20"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_MAX_VALUE\fP   1000"
.br
.ti -1c
.RI "#define \fBNRF_CSENSE_OUTPUT_PIN\fP   26"
.br
.ti -1c
.RI "#define \fBNRF_DRV_CSENSE_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBUSE_COMP\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER0_FOR_CSENSE\fP   1"
.br
.ti -1c
.RI "#define \fBTIMER1_FOR_CSENSE\fP   2"
.br
.ti -1c
.RI "#define \fBMEASUREMENT_PERIOD\fP   20"
.br
.ti -1c
.RI "#define \fBNRF_FSTORAGE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_FSTORAGE_PARAM_CHECK_DISABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_FSTORAGE_SD_QUEUE_SIZE\fP   4"
.br
.ti -1c
.RI "#define \fBNRF_FSTORAGE_SD_MAX_RETRIES\fP   8"
.br
.ti -1c
.RI "#define \fBNRF_FSTORAGE_SD_MAX_WRITE_SIZE\fP   4096"
.br
.ti -1c
.RI "#define \fBNRF_GFX_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MEMOBJ_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_SLEEP_DEBUG_PIN\fP   31"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_USE_SCHEDULER\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_CLI_CMDS\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SECTION_ITER_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SORTLIST_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SPI_MNGR_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_STRERROR_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_TWI_MNGR_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSLIP_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CLI_CMDS\fP   0"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_MAX_TASKS\fP   2"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_STACK_SIZE\fP   1024"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_STACK_PROFILER_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_STACK_GUARD\fP   7"
.br
.ti -1c
.RI "#define \fBBUTTON_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBBUTTON_HIGH_ACCURACY_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CDC_ACM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CDC_ACM_ZLP_ON_EPSIZE_WRITE\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_ARGC_MAX\fP   12"
.br
.ti -1c
.RI "#define \fBNRF_CLI_BUILD_IN_CMDS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_CMD_BUFF_SIZE\fP   128"
.br
.ti -1c
.RI "#define \fBNRF_CLI_ECHO_STATUS\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_WILDCARD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_METAKEYS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_PRINTF_BUFF_SIZE\fP   23"
.br
.ti -1c
.RI "#define \fBNRF_CLI_HISTORY_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_HISTORY_ELEMENT_SIZE\fP   32"
.br
.ti -1c
.RI "#define \fBNRF_CLI_HISTORY_ELEMENT_COUNT\fP   8"
.br
.ti -1c
.RI "#define \fBNRF_CLI_VT100_COLORS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_STATISTICS_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_LOG_BACKEND\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_CLI_USES_TASK_MANAGER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_FPRINTF_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_FPRINTF_DOUBLE_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_RTT_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_RTT_TEMP_BUFFER_SIZE\fP   64"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_RTT_TX_RETRY_DELAY_MS\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_RTT_TX_RETRY_CNT\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_UART_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_UART_TX_PIN\fP   6"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_UART_BAUDRATE\fP   30801920"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BACKEND_UART_TEMP_BUFFER_SIZE\fP   64"
.br
.ti -1c
.RI "#define \fBNRF_LOG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_LOG_MSGPOOL_ELEMENT_SIZE\fP   20"
.br
.ti -1c
.RI "#define \fBNRF_LOG_MSGPOOL_ELEMENT_COUNT\fP   8"
.br
.ti -1c
.RI "#define \fBNRF_LOG_ALLOW_OVERFLOW\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_LOG_BUFSIZE\fP   1024"
.br
.ti -1c
.RI "#define \fBNRF_LOG_CLI_CMDS\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_DEFAULT_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_LOG_DEFERRED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_LOG_FILTERS_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_NON_DEFFERED_CRITICAL_REGION_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_STR_PUSH_BUFFER_SIZE\fP   128"
.br
.ti -1c
.RI "#define \fBNRF_LOG_USES_COLORS\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_COLOR_DEFAULT\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_ERROR_COLOR\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_LOG_WARNING_COLOR\fP   4"
.br
.ti -1c
.RI "#define \fBNRF_LOG_USES_TIMESTAMP\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MPU_LIB_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MPU_LIB_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_MPU_LIB_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MPU_LIB_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_STACK_GUARD_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_STACK_GUARD_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_STACK_GUARD_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_STACK_GUARD_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTASK_MANAGER_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBCOMP_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBGPIOTE_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBGPIOTE_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBGPIOTE_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBGPIOTE_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBLPCOMP_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBMAX3421E_HOST_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBMAX3421E_HOST_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBMAX3421E_HOST_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBMAX3421E_HOST_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRFX_USBD_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPDM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPPI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPPI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBPPI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPPI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBPWM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPWM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBQDEC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBRTC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBRTC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBRTC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBRTC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSAADC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBSPIS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSPIS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSPI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSPI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBSPI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSPI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBTIMER_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTIMER_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBTWIS_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTWIS_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTWI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBTWI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBTWI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBTWI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBUART_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBUART_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBUART_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBUART_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBUSBD_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBWDT_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_BUTTON_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_BUTTON_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_BUTTON_CONFIG_INITIAL_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_BUTTON_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_BUTTON_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_INITIAL_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_TIMER_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CDC_ACM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CDC_ACM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CDC_ACM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DUMMY_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DUMMY_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DUMMY_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_DUMMY_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_MSC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_MSC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_USBD_MSC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_MSC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBAPP_USBD_NRF_DFU_TRIGGER_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPP_USBD_NRF_DFU_TRIGGER_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_ATFIFO_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_ATFIFO_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_ATFIFO_CONFIG_LOG_INIT_FILTER_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_ATFIFO_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_ATFIFO_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_INITIAL_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BALLOC_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_BLE_UART_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_BLE_UART_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_CLI_BLE_UART_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_LIBUARTE_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_LIBUARTE_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_CLI_LIBUARTE_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_LIBUARTE_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_UART_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_UART_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_CLI_UART_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_CLI_UART_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LIBUARTE_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LIBUARTE_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_LIBUARTE_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LIBUARTE_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MEMOBJ_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MEMOBJ_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_MEMOBJ_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_MEMOBJ_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_PWR_MGMT_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_CONFIG_LOG_INIT_FILTER_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_QUEUE_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_ANT_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_ANT_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_SDH_ANT_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_ANT_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_LOG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_LOG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_SDH_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_LOG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SORTLIST_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SORTLIST_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_SORTLIST_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SORTLIST_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_TWI_SENSOR_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_TWI_SENSOR_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNRF_TWI_SENSOR_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_TWI_SENSOR_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPM_LOG_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBPM_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBPM_LOG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBPM_LOG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSER_HAL_TRANSPORT_CONFIG_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBSER_HAL_TRANSPORT_CONFIG_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBSER_HAL_TRANSPORT_CONFIG_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSER_HAL_TRANSPORT_CONFIG_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_LOG_STR_FORMATTER_TIMESTAMP_FORMAT_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNFC_AC_REC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_AC_REC_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_BLE_OOB_ADVDATA_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBADVANCED_ADVDATA_SUPPORT\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_BLE_OOB_ADVDATA_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_LIB_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_LIB_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_LIB_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_LIB_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_LIB_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_BOND\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_KDIST_OWN_ENC\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_KDIST_OWN_ID\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_KDIST_PEER_ENC\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_KDIST_PEER_ID\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_MIN_KEY_SIZE\fP   7"
.br
.ti -1c
.RI "#define \fBBLE_NFC_SEC_PARAM_MAX_KEY_SIZE\fP   16"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_MSG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_CH_COMMON_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_EP_OOB_REC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_HS_REC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_LE_OOB_REC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_LE_OOB_REC_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_LAUNCHAPP_MSG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_LAUNCHAPP_REC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_MSG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_MSG_TAG_TYPE\fP   2"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_MSG_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_MSG_PARSER_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_MSG_PARSER_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_MSG_PARSER_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_RECORD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_RECORD_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_RECORD_PARSER_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_RECORD_PARSER_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_RECORD_PARSER_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_TEXT_RECORD_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_URI_MSG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_NDEF_URI_REC_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_PLATFORM_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_PLATFORM_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_PLATFORM_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_PLATFORM_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_PLATFORM_DEBUG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T2T_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T2T_PARSER_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T2T_PARSER_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_T2T_PARSER_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_APDU_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_APDU_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_APDU_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_T4T_APDU_LOG_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_CC_FILE_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_CC_FILE_PARSER_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_CC_FILE_PARSER_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_T4T_CC_FILE_PARSER_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_HL_DETECTION_PROCEDURES_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_HL_DETECTION_PROCEDURES_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_HL_DETECTION_PROCEDURES_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_T4T_HL_DETECTION_PROCEDURES_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBAPDU_BUFF_SIZE\fP   250"
.br
.ti -1c
.RI "#define \fBCC_STORAGE_BUFF_SIZE\fP   64"
.br
.ti -1c
.RI "#define \fBNFC_T4T_TLV_BLOCK_PARSER_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_TLV_BLOCK_PARSER_LOG_ENABLED\fP   0"
.br
.ti -1c
.RI "#define \fBNFC_T4T_TLV_BLOCK_PARSER_LOG_LEVEL\fP   3"
.br
.ti -1c
.RI "#define \fBNFC_T4T_TLV_BLOCK_PARSER_INFO_COLOR\fP   0"
.br
.ti -1c
.RI "#define \fBSEGGER_RTT_CONFIG_BUFFER_SIZE_UP\fP   512"
.br
.ti -1c
.RI "#define \fBSEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS\fP   2"
.br
.ti -1c
.RI "#define \fBSEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN\fP   16"
.br
.ti -1c
.RI "#define \fBSEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS\fP   2"
.br
.ti -1c
.RI "#define \fBSEGGER_RTT_CONFIG_DEFAULT_MODE\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_GAP_DATA_LENGTH\fP   251"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_PERIPHERAL_LINK_COUNT\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_CENTRAL_LINK_COUNT\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_TOTAL_LINK_COUNT\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_GAP_EVENT_LENGTH\fP   6"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_GATT_MAX_MTU_SIZE\fP   247"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_GATTS_ATTR_TAB_SIZE\fP   1408"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_VS_UUID_COUNT\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_SERVICE_CHANGED\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_OBSERVER_PRIO_LEVELS\fP   4"
.br
.ti -1c
.RI "#define \fBBLE_ADV_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_ANCS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_ANS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_BAS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_BAS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_BPS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_CONN_PARAMS_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_CONN_STATE_BLE_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBBLE_CSCS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_CTS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_DB_DISC_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBBLE_DFU_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_DIS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_GLS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_HIDS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_HRS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_HRS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_HTS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_IAS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_IAS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_LBS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_LBS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_LLS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_LNS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_NUS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_NUS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_OTS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_OTS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_RSCS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_RSCS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_TPS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBBSP_BTN_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBNFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_BMS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_BLE_CGMS_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_BLE_ES_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_BLE_GATTS_C_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_BLE_GATT_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_GQ_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_BLE_QWR_BLE_OBSERVER_PRIO\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_BLE_SCAN_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBPM_BLE_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_DISPATCH_MODEL\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_CLOCK_LF_SRC\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_CLOCK_LF_RC_CTIV\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_CLOCK_LF_RC_TEMP_CTIV\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_CLOCK_LF_ACCURACY\fP   7"
.br
.ti -1c
.RI "#define \fBNRF_SDH_REQ_OBSERVER_PRIO_LEVELS\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_SDH_STATE_OBSERVER_PRIO_LEVELS\fP   2"
.br
.ti -1c
.RI "#define \fBNRF_SDH_STACK_OBSERVER_PRIO_LEVELS\fP   2"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_STATE_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBPOWER_CONFIG_STATE_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBRNG_CONFIG_STATE_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_ANT_STACK_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_BLE_STACK_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_STACK_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_ENABLED\fP   1"
.br
.ti -1c
.RI "#define \fBNRF_SDH_SOC_OBSERVER_PRIO_LEVELS\fP   2"
.br
.ti -1c
.RI "#define \fBBLE_DFU_SOC_OBSERVER_PRIO\fP   1"
.br
.ti -1c
.RI "#define \fBCLOCK_CONFIG_SOC_OBSERVER_PRIO\fP   0"
.br
.ti -1c
.RI "#define \fBPOWER_CONFIG_SOC_OBSERVER_PRIO\fP   0"
.br
.in -1c
.SH "Macro Definition Documentation"
.PP 
.SS "#define ADVANCED_ADVDATA_SUPPORT   0"

.SS "#define APDU_BUFF_SIZE   250"

.SS "#define APP_BUTTON_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_BUTTON_CONFIG_INFO_COLOR   0"

.SS "#define APP_BUTTON_CONFIG_INITIAL_LOG_LEVEL   3"

.SS "#define APP_BUTTON_CONFIG_LOG_ENABLED   0"

.SS "#define APP_BUTTON_CONFIG_LOG_LEVEL   3"

.SS "#define APP_GPIOTE_ENABLED   0"

.SS "#define APP_PWM_ENABLED   0"

.SS "#define APP_SCHEDULER_ENABLED   1"

.SS "#define APP_SCHEDULER_WITH_PAUSE   0"

.SS "#define APP_SCHEDULER_WITH_PROFILER   0"

.SS "#define APP_SDCARD_ENABLED   0"

.SS "#define APP_SDCARD_FREQ_DATA   1073741824"

.SS "#define APP_SDCARD_FREQ_INIT   67108864"

.SS "#define APP_SDCARD_SPI_INSTANCE   0"

.SS "#define APP_TIMER_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_TIMER_CONFIG_INFO_COLOR   0"

.SS "#define APP_TIMER_CONFIG_INITIAL_LOG_LEVEL   3"

.SS "#define APP_TIMER_CONFIG_IRQ_PRIORITY   6"

.SS "#define APP_TIMER_CONFIG_LOG_ENABLED   0"

.SS "#define APP_TIMER_CONFIG_LOG_LEVEL   3"

.SS "#define APP_TIMER_CONFIG_OP_QUEUE_SIZE   10"

.SS "#define APP_TIMER_CONFIG_RTC_FREQUENCY   1"

.SS "#define APP_TIMER_CONFIG_SWI_NUMBER   0"

.SS "#define APP_TIMER_CONFIG_USE_SCHEDULER   0"

.SS "#define APP_TIMER_ENABLED   1"

.SS "#define APP_TIMER_KEEPS_RTC_ACTIVE   0"

.SS "#define APP_TIMER_SAFE_WINDOW_MS   300000"

.SS "#define APP_TIMER_WITH_PROFILER   0"

.SS "#define APP_USBD_AUDIO_ENABLED   0"

.SS "#define APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_USBD_CDC_ACM_CONFIG_INFO_COLOR   0"

.SS "#define APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED   0"

.SS "#define APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL   3"

.SS "#define APP_USBD_CDC_ACM_ENABLED   0"

.SS "#define APP_USBD_CDC_ACM_ZLP_ON_EPSIZE_WRITE   1"

.SS "#define APP_USBD_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_USBD_CONFIG_DESC_STRING_SIZE   31"

.SS "#define APP_USBD_CONFIG_DESC_STRING_UTF_ENABLED   0"

.SS "#define APP_USBD_CONFIG_EVENT_QUEUE_ENABLE   1"

.SS "#define APP_USBD_CONFIG_EVENT_QUEUE_SIZE   32"

.SS "#define APP_USBD_CONFIG_INFO_COLOR   0"

.SS "#define APP_USBD_CONFIG_LOG_ENABLED   0"

.SS "#define APP_USBD_CONFIG_LOG_LEVEL   3"

.SS "#define APP_USBD_CONFIG_MAX_POWER   100"

.SS "#define APP_USBD_CONFIG_POWER_EVENTS_PROCESS   1"

.SS "#define APP_USBD_CONFIG_SELF_POWERED   1"

.SS "#define APP_USBD_CONFIG_SOF_HANDLING_MODE   1"

.SS "#define APP_USBD_CONFIG_SOF_TIMESTAMP_PROVIDE   0"

.SS "#define APP_USBD_DEVICE_VER_MAJOR   1"

.SS "#define APP_USBD_DEVICE_VER_MINOR   0"

.SS "#define APP_USBD_DEVICE_VER_SUB   0"

.SS "#define APP_USBD_DUMMY_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_USBD_DUMMY_CONFIG_INFO_COLOR   0"

.SS "#define APP_USBD_DUMMY_CONFIG_LOG_ENABLED   0"

.SS "#define APP_USBD_DUMMY_CONFIG_LOG_LEVEL   3"

.SS "#define APP_USBD_ENABLED   0"

.SS "#define APP_USBD_HID_DEFAULT_IDLE_RATE   0"

.SS "#define APP_USBD_HID_ENABLED   0"

.SS "#define APP_USBD_HID_GENERIC_ENABLED   0"

.SS "#define APP_USBD_HID_KBD_ENABLED   0"

.SS "#define APP_USBD_HID_MOUSE_ENABLED   0"

.SS "#define APP_USBD_HID_REPORT_IDLE_TABLE_SIZE   4"

.SS "#define APP_USBD_MSC_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_USBD_MSC_CONFIG_INFO_COLOR   0"

.SS "#define APP_USBD_MSC_CONFIG_LOG_ENABLED   0"

.SS "#define APP_USBD_MSC_CONFIG_LOG_LEVEL   3"

.SS "#define APP_USBD_MSC_ENABLED   0"

.SS "#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_DEBUG_COLOR   0"

.SS "#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_INFO_COLOR   0"

.SS "#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_ENABLED   0"

.SS "#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_LEVEL   3"

.SS "#define APP_USBD_PID   0"

.SS "#define APP_USBD_STRING_CONFIGURATION_EXTERN   0"

.SS "#define APP_USBD_STRING_ID_CONFIGURATION   4"

.SS "#define APP_USBD_STRING_ID_MANUFACTURER   1"

.SS "#define APP_USBD_STRING_ID_PRODUCT   2"

.SS "#define APP_USBD_STRING_ID_SERIAL   3"

.SS "#define APP_USBD_STRING_SERIAL   APP_USBD_STRING_DESC('000000000000')"

.SS "#define APP_USBD_STRING_SERIAL_EXTERN   0"

.SS "#define APP_USBD_STRINGS_CONFIGURATION   APP_USBD_STRING_DESC('Default configuration')"

.SS "#define APP_USBD_STRINGS_LANGIDS   APP_USBD_LANG_AND_SUBLANG(APP_USBD_LANG_ENGLISH, APP_USBD_SUBLANG_ENGLISH_US)"

.SS "#define APP_USBD_STRINGS_MANUFACTURER   APP_USBD_STRING_DESC('Nordic Semiconductor')"

.SS "#define APP_USBD_STRINGS_MANUFACTURER_EXTERN   0"

.SS "#define APP_USBD_STRINGS_PRODUCT   APP_USBD_STRING_DESC('nRF52 USB Product')"

.SS "#define APP_USBD_STRINGS_PRODUCT_EXTERN   0"

.SS "#define APP_USBD_STRINGS_USER   X(APP_USER_1, , APP_USBD_STRING_DESC('User 1'))"

.SS "#define APP_USBD_VID   0"

.SS "#define BLE_ADV_BLE_OBSERVER_PRIO   1"

.SS "#define BLE_ADVERTISING_ENABLED   1"

.SS "#define BLE_ANCS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_ANCS_C_ENABLED   0"

.SS "#define BLE_ANS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_ANS_C_ENABLED   0"

.SS "#define BLE_BAS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_BAS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_BAS_C_ENABLED   0"

.SS "#define BLE_BAS_CONFIG_DEBUG_COLOR   0"

.SS "#define BLE_BAS_CONFIG_INFO_COLOR   0"

.SS "#define BLE_BAS_CONFIG_LOG_ENABLED   0"

.SS "#define BLE_BAS_CONFIG_LOG_LEVEL   3"

.SS "#define BLE_BAS_ENABLED   0"

.SS "#define BLE_BPS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_CONN_PARAMS_BLE_OBSERVER_PRIO   1"

.SS "#define BLE_CONN_STATE_BLE_OBSERVER_PRIO   0"

.SS "#define BLE_CSCS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_CSCS_ENABLED   0"

.SS "#define BLE_CTS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_CTS_C_ENABLED   0"

.SS "#define BLE_DB_DISC_BLE_OBSERVER_PRIO   1"

.SS "#define BLE_DFU_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_DFU_ENABLED   0"

.SS "#define BLE_DFU_SOC_OBSERVER_PRIO   1"

.SS "#define BLE_DIS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_DIS_ENABLED   0"

.SS "#define BLE_DTM_ENABLED   0"

.SS "#define BLE_GLS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_GLS_ENABLED   0"

.SS "#define BLE_HIDS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_HIDS_ENABLED   0"

.SS "#define BLE_HRS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_HRS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_HRS_C_ENABLED   0"

.SS "#define BLE_HRS_ENABLED   0"

.SS "#define BLE_HTS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_HTS_ENABLED   0"

.SS "#define BLE_IAS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_IAS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_IAS_C_ENABLED   0"

.SS "#define BLE_IAS_CONFIG_DEBUG_COLOR   0"

.SS "#define BLE_IAS_CONFIG_INFO_COLOR   0"

.SS "#define BLE_IAS_CONFIG_LOG_ENABLED   0"

.SS "#define BLE_IAS_CONFIG_LOG_LEVEL   3"

.SS "#define BLE_IAS_ENABLED   0"

.SS "#define BLE_LBS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_LBS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_LBS_C_ENABLED   0"

.SS "#define BLE_LBS_ENABLED   1"

.SS "#define BLE_LLS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_LLS_ENABLED   0"

.SS "#define BLE_LNS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_NFC_SEC_PARAM_BOND   1"

.SS "#define BLE_NFC_SEC_PARAM_KDIST_OWN_ENC   1"

.SS "#define BLE_NFC_SEC_PARAM_KDIST_OWN_ID   1"

.SS "#define BLE_NFC_SEC_PARAM_KDIST_PEER_ENC   1"

.SS "#define BLE_NFC_SEC_PARAM_KDIST_PEER_ID   1"

.SS "#define BLE_NFC_SEC_PARAM_MAX_KEY_SIZE   16"

.SS "#define BLE_NFC_SEC_PARAM_MIN_KEY_SIZE   7"

.SS "#define BLE_NUS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_NUS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_NUS_C_ENABLED   0"

.SS "#define BLE_NUS_CONFIG_DEBUG_COLOR   0"

.SS "#define BLE_NUS_CONFIG_INFO_COLOR   0"

.SS "#define BLE_NUS_CONFIG_LOG_ENABLED   0"

.SS "#define BLE_NUS_CONFIG_LOG_LEVEL   3"

.SS "#define BLE_NUS_ENABLED   0"

.SS "#define BLE_OTS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_OTS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_RACP_ENABLED   0"

.SS "#define BLE_RSCS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_RSCS_C_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_RSCS_C_ENABLED   0"

.SS "#define BLE_RSCS_ENABLED   0"

.SS "#define BLE_TPS_BLE_OBSERVER_PRIO   2"

.SS "#define BLE_TPS_ENABLED   0"

.SS "#define BSP_BTN_BLE_ENABLED   1"
Copyright (c) 2017 - 2019, Nordic Semiconductor ASA
.PP
All rights reserved\&.
.PP
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
.PP
.IP "1." 4
Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer\&.
.IP "2." 4
Redistributions in binary form, except as embedded into a Nordic Semiconductor ASA integrated circuit in a product or a software update for such product, must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution\&.
.IP "3." 4
Neither the name of Nordic Semiconductor ASA nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission\&.
.IP "4." 4
This software, with or without modification, must only be used with a Nordic Semiconductor ASA integrated circuit\&.
.IP "5." 4
Any software provided in binary form under this license must not be reverse engineered, decompiled, modified and/or disassembled\&.
.PP
.PP
THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA 'AS IS' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED\&. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE\&. 
.SS "#define BSP_BTN_BLE_OBSERVER_PRIO   1"

.SS "#define BUTTON_ENABLED   1"

.SS "#define BUTTON_HIGH_ACCURACY_ENABLED   0"

.SS "#define CC_STORAGE_BUFF_SIZE   64"

.SS "#define CLOCK_CONFIG_DEBUG_COLOR   0"

.SS "#define CLOCK_CONFIG_INFO_COLOR   0"

.SS "#define CLOCK_CONFIG_IRQ_PRIORITY   6"

.SS "#define CLOCK_CONFIG_LF_CAL_ENABLED   0"

.SS "#define CLOCK_CONFIG_LF_SRC   1"

.SS "#define CLOCK_CONFIG_LOG_ENABLED   0"

.SS "#define CLOCK_CONFIG_LOG_LEVEL   3"

.SS "#define CLOCK_CONFIG_SOC_OBSERVER_PRIO   0"

.SS "#define CLOCK_CONFIG_STATE_OBSERVER_PRIO   0"

.SS "#define COMP_CONFIG_DEBUG_COLOR   0"

.SS "#define COMP_CONFIG_HYST   0"

.SS "#define COMP_CONFIG_INFO_COLOR   0"

.SS "#define COMP_CONFIG_INPUT   0"

.SS "#define COMP_CONFIG_IRQ_PRIORITY   6"

.SS "#define COMP_CONFIG_ISOURCE   0"

.SS "#define COMP_CONFIG_LOG_ENABLED   0"

.SS "#define COMP_CONFIG_LOG_LEVEL   3"

.SS "#define COMP_CONFIG_MAIN_MODE   0"

.SS "#define COMP_CONFIG_REF   1"

.SS "#define COMP_CONFIG_SPEED_MODE   2"

.SS "#define COMP_ENABLED   0"

.SS "#define CRC16_ENABLED   1"

.SS "#define CRC32_ENABLED   0"

.SS "#define ECC_ENABLED   0"

.SS "#define EGU_ENABLED   0"

.SS "#define FDS_BACKEND   2"

.SS "#define FDS_CRC_CHECK_ON_READ   0"

.SS "#define FDS_CRC_CHECK_ON_WRITE   0"

.SS "#define FDS_ENABLED   1"

.SS "#define FDS_MAX_USERS   4"

.SS "#define FDS_OP_QUEUE_SIZE   4"

.SS "#define FDS_VIRTUAL_PAGE_SIZE   1024"

.SS "#define FDS_VIRTUAL_PAGES   3"

.SS "#define FDS_VIRTUAL_PAGES_RESERVED   0"

.SS "#define GPIOTE_CONFIG_DEBUG_COLOR   0"

.SS "#define GPIOTE_CONFIG_INFO_COLOR   0"

.SS "#define GPIOTE_CONFIG_IRQ_PRIORITY   6"

.SS "#define GPIOTE_CONFIG_LOG_ENABLED   0"

.SS "#define GPIOTE_CONFIG_LOG_LEVEL   3"

.SS "#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS   4"

.SS "#define GPIOTE_ENABLED   1"

.SS "#define HARDFAULT_HANDLER_ENABLED   0"

.SS "#define HCI_MAX_PACKET_SIZE_IN_BITS   8000"

.SS "#define HCI_MEM_POOL_ENABLED   0"

.SS "#define HCI_RX_BUF_QUEUE_SIZE   4"

.SS "#define HCI_RX_BUF_SIZE   600"

.SS "#define HCI_SLIP_ENABLED   0"

.SS "#define HCI_TRANSPORT_ENABLED   0"

.SS "#define HCI_TX_BUF_SIZE   600"

.SS "#define HCI_UART_BAUDRATE   30801920"

.SS "#define HCI_UART_CTS_PIN   7"

.SS "#define HCI_UART_FLOW_CONTROL   0"

.SS "#define HCI_UART_RTS_PIN   5"

.SS "#define HCI_UART_RX_PIN   8"

.SS "#define HCI_UART_TX_PIN   6"

.SS "#define I2S_CONFIG_ALIGN   0"

.SS "#define I2S_CONFIG_CHANNELS   1"

.SS "#define I2S_CONFIG_DEBUG_COLOR   0"

.SS "#define I2S_CONFIG_FORMAT   0"

.SS "#define I2S_CONFIG_INFO_COLOR   0"

.SS "#define I2S_CONFIG_IRQ_PRIORITY   6"

.SS "#define I2S_CONFIG_LOG_ENABLED   0"

.SS "#define I2S_CONFIG_LOG_LEVEL   3"

.SS "#define I2S_CONFIG_LRCK_PIN   30"

.SS "#define I2S_CONFIG_MASTER   0"

.SS "#define I2S_CONFIG_MCK_PIN   255"

.SS "#define I2S_CONFIG_MCK_SETUP   536870912"

.SS "#define I2S_CONFIG_RATIO   2000"

.SS "#define I2S_CONFIG_SCK_PIN   31"

.SS "#define I2S_CONFIG_SDIN_PIN   28"

.SS "#define I2S_CONFIG_SDOUT_PIN   29"

.SS "#define I2S_CONFIG_SWIDTH   1"

.SS "#define I2S_ENABLED   0"

.SS "#define LED_SOFTBLINK_ENABLED   0"

.SS "#define LOW_POWER_PWM_ENABLED   0"

.SS "#define LPCOMP_CONFIG_DEBUG_COLOR   0"

.SS "#define LPCOMP_CONFIG_DETECTION   2"

.SS "#define LPCOMP_CONFIG_HYST   0"

.SS "#define LPCOMP_CONFIG_INFO_COLOR   0"

.SS "#define LPCOMP_CONFIG_INPUT   0"

.SS "#define LPCOMP_CONFIG_IRQ_PRIORITY   6"

.SS "#define LPCOMP_CONFIG_LOG_ENABLED   0"

.SS "#define LPCOMP_CONFIG_LOG_LEVEL   3"

.SS "#define LPCOMP_CONFIG_REFERENCE   3"

.SS "#define LPCOMP_ENABLED   0"

.SS "#define MAX3421E_HOST_CONFIG_DEBUG_COLOR   0"

.SS "#define MAX3421E_HOST_CONFIG_INFO_COLOR   0"

.SS "#define MAX3421E_HOST_CONFIG_LOG_ENABLED   0"

.SS "#define MAX3421E_HOST_CONFIG_LOG_LEVEL   3"

.SS "#define MEASUREMENT_PERIOD   20"

.SS "#define MEM_MANAGER_CONFIG_DEBUG_COLOR   0"

.SS "#define MEM_MANAGER_CONFIG_INFO_COLOR   0"

.SS "#define MEM_MANAGER_CONFIG_LOG_ENABLED   0"

.SS "#define MEM_MANAGER_CONFIG_LOG_LEVEL   3"

.SS "#define MEM_MANAGER_DISABLE_API_PARAM_CHECK   0"

.SS "#define MEM_MANAGER_ENABLED   1"

.SS "#define MEMORY_MANAGER_LARGE_BLOCK_COUNT   0"

.SS "#define MEMORY_MANAGER_LARGE_BLOCK_SIZE   256"

.SS "#define MEMORY_MANAGER_MEDIUM_BLOCK_COUNT   0"

.SS "#define MEMORY_MANAGER_MEDIUM_BLOCK_SIZE   256"

.SS "#define MEMORY_MANAGER_SMALL_BLOCK_COUNT   1"

.SS "#define MEMORY_MANAGER_SMALL_BLOCK_SIZE   32"

.SS "#define MEMORY_MANAGER_XLARGE_BLOCK_COUNT   0"

.SS "#define MEMORY_MANAGER_XLARGE_BLOCK_SIZE   1320"

.SS "#define MEMORY_MANAGER_XSMALL_BLOCK_COUNT   0"

.SS "#define MEMORY_MANAGER_XSMALL_BLOCK_SIZE   64"

.SS "#define MEMORY_MANAGER_XXLARGE_BLOCK_COUNT   0"

.SS "#define MEMORY_MANAGER_XXLARGE_BLOCK_SIZE   3444"

.SS "#define MEMORY_MANAGER_XXSMALL_BLOCK_COUNT   0"

.SS "#define MEMORY_MANAGER_XXSMALL_BLOCK_SIZE   32"

.SS "#define NFC_AC_REC_ENABLED   0"

.SS "#define NFC_AC_REC_PARSER_ENABLED   0"

.SS "#define NFC_BLE_OOB_ADVDATA_ENABLED   0"

.SS "#define NFC_BLE_OOB_ADVDATA_PARSER_ENABLED   0"

.SS "#define NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO   1"

.SS "#define NFC_BLE_PAIR_LIB_DEBUG_COLOR   0"

.SS "#define NFC_BLE_PAIR_LIB_ENABLED   0"

.SS "#define NFC_BLE_PAIR_LIB_INFO_COLOR   0"

.SS "#define NFC_BLE_PAIR_LIB_LOG_ENABLED   0"

.SS "#define NFC_BLE_PAIR_LIB_LOG_LEVEL   3"

.SS "#define NFC_BLE_PAIR_MSG_ENABLED   0"

.SS "#define NFC_CH_COMMON_ENABLED   0"

.SS "#define NFC_EP_OOB_REC_ENABLED   0"

.SS "#define NFC_HS_REC_ENABLED   0"

.SS "#define NFC_LE_OOB_REC_ENABLED   0"

.SS "#define NFC_LE_OOB_REC_PARSER_ENABLED   0"

.SS "#define NFC_NDEF_LAUNCHAPP_MSG_ENABLED   0"

.SS "#define NFC_NDEF_LAUNCHAPP_REC_ENABLED   0"

.SS "#define NFC_NDEF_MSG_ENABLED   0"

.SS "#define NFC_NDEF_MSG_PARSER_ENABLED   0"

.SS "#define NFC_NDEF_MSG_PARSER_INFO_COLOR   0"

.SS "#define NFC_NDEF_MSG_PARSER_LOG_ENABLED   0"

.SS "#define NFC_NDEF_MSG_PARSER_LOG_LEVEL   3"

.SS "#define NFC_NDEF_MSG_TAG_TYPE   2"

.SS "#define NFC_NDEF_RECORD_ENABLED   0"

.SS "#define NFC_NDEF_RECORD_PARSER_ENABLED   0"

.SS "#define NFC_NDEF_RECORD_PARSER_INFO_COLOR   0"

.SS "#define NFC_NDEF_RECORD_PARSER_LOG_ENABLED   0"

.SS "#define NFC_NDEF_RECORD_PARSER_LOG_LEVEL   3"

.SS "#define NFC_NDEF_TEXT_RECORD_ENABLED   0"

.SS "#define NFC_NDEF_URI_MSG_ENABLED   0"

.SS "#define NFC_NDEF_URI_REC_ENABLED   0"

.SS "#define NFC_PLATFORM_DEBUG_COLOR   0"

.SS "#define NFC_PLATFORM_ENABLED   0"

.SS "#define NFC_PLATFORM_INFO_COLOR   0"

.SS "#define NFC_PLATFORM_LOG_ENABLED   0"

.SS "#define NFC_PLATFORM_LOG_LEVEL   3"

.SS "#define NFC_T2T_PARSER_ENABLED   0"

.SS "#define NFC_T2T_PARSER_INFO_COLOR   0"

.SS "#define NFC_T2T_PARSER_LOG_ENABLED   0"

.SS "#define NFC_T2T_PARSER_LOG_LEVEL   3"

.SS "#define NFC_T4T_APDU_ENABLED   0"

.SS "#define NFC_T4T_APDU_LOG_COLOR   0"

.SS "#define NFC_T4T_APDU_LOG_ENABLED   0"

.SS "#define NFC_T4T_APDU_LOG_LEVEL   3"

.SS "#define NFC_T4T_CC_FILE_PARSER_ENABLED   0"

.SS "#define NFC_T4T_CC_FILE_PARSER_INFO_COLOR   0"

.SS "#define NFC_T4T_CC_FILE_PARSER_LOG_ENABLED   0"

.SS "#define NFC_T4T_CC_FILE_PARSER_LOG_LEVEL   3"

.SS "#define NFC_T4T_HL_DETECTION_PROCEDURES_ENABLED   0"

.SS "#define NFC_T4T_HL_DETECTION_PROCEDURES_INFO_COLOR   0"

.SS "#define NFC_T4T_HL_DETECTION_PROCEDURES_LOG_ENABLED   0"

.SS "#define NFC_T4T_HL_DETECTION_PROCEDURES_LOG_LEVEL   3"

.SS "#define NFC_T4T_TLV_BLOCK_PARSER_ENABLED   0"

.SS "#define NFC_T4T_TLV_BLOCK_PARSER_INFO_COLOR   0"

.SS "#define NFC_T4T_TLV_BLOCK_PARSER_LOG_ENABLED   0"

.SS "#define NFC_T4T_TLV_BLOCK_PARSER_LOG_LEVEL   3"

.SS "#define NRF_ATFIFO_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_ATFIFO_CONFIG_INFO_COLOR   0"

.SS "#define NRF_ATFIFO_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_ATFIFO_CONFIG_LOG_INIT_FILTER_LEVEL   3"

.SS "#define NRF_ATFIFO_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_BALLOC_CLI_CMDS   0"

.SS "#define NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED   0"

.SS "#define NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED   0"

.SS "#define NRF_BALLOC_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_BALLOC_CONFIG_DEBUG_ENABLED   0"

.SS "#define NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED   0"

.SS "#define NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS   1"

.SS "#define NRF_BALLOC_CONFIG_INFO_COLOR   0"

.SS "#define NRF_BALLOC_CONFIG_INITIAL_LOG_LEVEL   3"

.SS "#define NRF_BALLOC_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_BALLOC_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS   1"

.SS "#define NRF_BALLOC_ENABLED   1"

.SS "#define NRF_BLE_BMS_BLE_OBSERVER_PRIO   2"

.SS "#define NRF_BLE_CGMS_BLE_OBSERVER_PRIO   2"

.SS "#define NRF_BLE_CONN_PARAMS_ENABLED   1"

.SS "#define NRF_BLE_CONN_PARAMS_MAX_SLAVE_LATENCY_DEVIATION   499"

.SS "#define NRF_BLE_CONN_PARAMS_MAX_SUPERVISION_TIMEOUT_DEVIATION   65535"

.SS "#define NRF_BLE_ES_BLE_OBSERVER_PRIO   2"

.SS "#define NRF_BLE_GATT_BLE_OBSERVER_PRIO   1"

.SS "#define NRF_BLE_GATT_ENABLED   1"

.SS "#define NRF_BLE_GATTS_C_BLE_OBSERVER_PRIO   2"

.SS "#define NRF_BLE_GQ_BLE_OBSERVER_PRIO   1"

.SS "#define NRF_BLE_LESC_ENABLED   1"

.SS "#define NRF_BLE_QWR_BLE_OBSERVER_PRIO   2"

.SS "#define NRF_BLE_QWR_ENABLED   1"

.SS "#define NRF_BLE_QWR_MAX_ATTR   0"

.SS "#define NRF_BLE_SCAN_OBSERVER_PRIO   1"

.SS "#define NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR   0"

.SS "#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL   3"

.SS "#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR   0"

.SS "#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL   3"

.SS "#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR   0"

.SS "#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL   3"

.SS "#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_CLI_ARGC_MAX   12"

.SS "#define NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_CLI_BLE_UART_CONFIG_INFO_COLOR   0"

.SS "#define NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_CLI_BUILD_IN_CMDS_ENABLED   1"

.SS "#define NRF_CLI_CMD_BUFF_SIZE   128"

.SS "#define NRF_CLI_ECHO_STATUS   1"

.SS "#define NRF_CLI_ENABLED   0"

.SS "#define NRF_CLI_HISTORY_ELEMENT_COUNT   8"

.SS "#define NRF_CLI_HISTORY_ELEMENT_SIZE   32"

.SS "#define NRF_CLI_HISTORY_ENABLED   1"

.SS "#define NRF_CLI_LIBUARTE_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_CLI_LIBUARTE_CONFIG_INFO_COLOR   0"

.SS "#define NRF_CLI_LIBUARTE_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_CLI_LIBUARTE_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_CLI_LOG_BACKEND   1"

.SS "#define NRF_CLI_METAKEYS_ENABLED   0"

.SS "#define NRF_CLI_PRINTF_BUFF_SIZE   23"

.SS "#define NRF_CLI_STATISTICS_ENABLED   1"

.SS "#define NRF_CLI_UART_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_CLI_UART_CONFIG_INFO_COLOR   0"

.SS "#define NRF_CLI_UART_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_CLI_UART_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_CLI_USES_TASK_MANAGER_ENABLED   0"

.SS "#define NRF_CLI_VT100_COLORS_ENABLED   1"

.SS "#define NRF_CLI_WILDCARD_ENABLED   0"

.SS "#define NRF_CLOCK_ENABLED   1"

.SS "#define NRF_CRYPTO_ALLOCATOR   0"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_CBC_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_CBC_MAC_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_CCM_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_CCM_STAR_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_CMAC_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_CTR_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_AES_ECB_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP224R1_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE   4096"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_CHACHA_POLY_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R2_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP192K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP192R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP224K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP224R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP256K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP384R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP521R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_HASH_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_HASH_SHA512_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_HMAC_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_HMAC_SHA512_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CC310_RNG_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CIFRA_AES_EAX_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_CIFRA_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_MAC_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CCM_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CFB_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CMAC_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CTR_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_ECB_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_GCM_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP384R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP512R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_CURVE25519_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP384R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP521R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA512_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA512_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP192R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP224R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256K1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_MICRO_ECC_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_NRF_HW_RNG_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_NRF_HW_RNG_MBEDTLS_CTR_DRBG_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_NRF_SW_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_NRF_SW_HASH_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_CHACHA_POLY_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_ECC_CURVE25519_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_ECC_ED25519_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_ECC_SECP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_HASH_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_HASH_SHA512_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA256_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA512_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED   1"

.SS "#define NRF_CRYPTO_BACKEND_OPTIGA_ENABLED   0"

.SS "#define NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED   0"

.SS "#define NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED   0"

.SS "#define NRF_CRYPTO_ENABLED   1"

.SS "#define NRF_CRYPTO_RNG_AUTO_INIT_ENABLED   1"

.SS "#define NRF_CRYPTO_RNG_STATIC_MEMORY_BUFFERS_ENABLED   1"

.SS "#define NRF_CSENSE_ENABLED   0"

.SS "#define NRF_CSENSE_MAX_PADS_NUMBER   20"

.SS "#define NRF_CSENSE_MAX_VALUE   1000"

.SS "#define NRF_CSENSE_MIN_PAD_VALUE   20"

.SS "#define NRF_CSENSE_OUTPUT_PIN   26"

.SS "#define NRF_CSENSE_PAD_DEVIATION   70"

.SS "#define NRF_CSENSE_PAD_HYSTERESIS   15"

.SS "#define NRF_DFU_BLE_BUTTONLESS_SUPPORTS_BONDS   0"

.SS "#define NRF_DRV_CSENSE_ENABLED   0"

.SS "#define NRF_FPRINTF_DOUBLE_ENABLED   0"

.SS "#define NRF_FPRINTF_ENABLED   1"

.SS "#define NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED   1"

.SS "#define NRF_FSTORAGE_ENABLED   1"

.SS "#define NRF_FSTORAGE_PARAM_CHECK_DISABLED   0"

.SS "#define NRF_FSTORAGE_SD_MAX_RETRIES   8"

.SS "#define NRF_FSTORAGE_SD_MAX_WRITE_SIZE   4096"

.SS "#define NRF_FSTORAGE_SD_QUEUE_SIZE   4"

.SS "#define NRF_GFX_ENABLED   0"

.SS "#define NRF_LIBUARTE_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_LIBUARTE_CONFIG_INFO_COLOR   0"

.SS "#define NRF_LIBUARTE_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_LIBUARTE_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_LOG_ALLOW_OVERFLOW   1"

.SS "#define NRF_LOG_BACKEND_RTT_ENABLED   0"

.SS "#define NRF_LOG_BACKEND_RTT_TEMP_BUFFER_SIZE   64"

.SS "#define NRF_LOG_BACKEND_RTT_TX_RETRY_CNT   3"

.SS "#define NRF_LOG_BACKEND_RTT_TX_RETRY_DELAY_MS   1"

.SS "#define NRF_LOG_BACKEND_UART_BAUDRATE   30801920"

.SS "#define NRF_LOG_BACKEND_UART_ENABLED   1"

.SS "#define NRF_LOG_BACKEND_UART_TEMP_BUFFER_SIZE   64"

.SS "#define NRF_LOG_BACKEND_UART_TX_PIN   6"

.SS "#define NRF_LOG_BUFSIZE   1024"

.SS "#define NRF_LOG_CLI_CMDS   0"

.SS "#define NRF_LOG_COLOR_DEFAULT   0"

.SS "#define NRF_LOG_DEFAULT_LEVEL   3"

.SS "#define NRF_LOG_DEFERRED   1"

.SS "#define NRF_LOG_ENABLED   1"

.SS "#define NRF_LOG_ERROR_COLOR   2"

.SS "#define NRF_LOG_FILTERS_ENABLED   0"

.SS "#define NRF_LOG_MSGPOOL_ELEMENT_COUNT   8"

.SS "#define NRF_LOG_MSGPOOL_ELEMENT_SIZE   20"

.SS "#define NRF_LOG_NON_DEFFERED_CRITICAL_REGION_ENABLED   0"

.SS "#define NRF_LOG_STR_FORMATTER_TIMESTAMP_FORMAT_ENABLED   1"

.SS "#define NRF_LOG_STR_PUSH_BUFFER_SIZE   128"

.SS "#define NRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY   0"

.SS "#define NRF_LOG_USES_COLORS   0"

.SS "#define NRF_LOG_USES_TIMESTAMP   0"

.SS "#define NRF_LOG_WARNING_COLOR   4"

.SS "#define NRF_MAXIMUM_LATENCY_US   2000"

.SS "#define NRF_MEMOBJ_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_MEMOBJ_CONFIG_INFO_COLOR   0"

.SS "#define NRF_MEMOBJ_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_MEMOBJ_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_MEMOBJ_ENABLED   1"

.SS "#define NRF_MPU_LIB_CLI_CMDS   0"

.SS "#define NRF_MPU_LIB_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_MPU_LIB_CONFIG_INFO_COLOR   0"

.SS "#define NRF_MPU_LIB_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_MPU_LIB_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_MPU_LIB_ENABLED   0"

.SS "#define NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY   0"

.SS "#define NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED   0"

.SS "#define NRF_PWR_MGMT_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED   0"

.SS "#define NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED   1"

.SS "#define NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT   3"

.SS "#define NRF_PWR_MGMT_CONFIG_INFO_COLOR   0"

.SS "#define NRF_PWR_MGMT_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_PWR_MGMT_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED   0"

.SS "#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S   3"

.SS "#define NRF_PWR_MGMT_CONFIG_USE_SCHEDULER   0"

.SS "#define NRF_PWR_MGMT_ENABLED   1"

.SS "#define NRF_PWR_MGMT_SLEEP_DEBUG_PIN   31"

.SS "#define NRF_QUEUE_CLI_CMDS   0"

.SS "#define NRF_QUEUE_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_QUEUE_CONFIG_INFO_COLOR   0"

.SS "#define NRF_QUEUE_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_QUEUE_CONFIG_LOG_INIT_FILTER_LEVEL   3"

.SS "#define NRF_QUEUE_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_QUEUE_ENABLED   1"

.SS "#define NRF_SDH_ANT_DEBUG_COLOR   0"

.SS "#define NRF_SDH_ANT_INFO_COLOR   0"

.SS "#define NRF_SDH_ANT_LOG_ENABLED   0"

.SS "#define NRF_SDH_ANT_LOG_LEVEL   3"

.SS "#define NRF_SDH_ANT_STACK_OBSERVER_PRIO   0"

.SS "#define NRF_SDH_BLE_CENTRAL_LINK_COUNT   0"

.SS "#define NRF_SDH_BLE_DEBUG_COLOR   0"

.SS "#define NRF_SDH_BLE_ENABLED   1"

.SS "#define NRF_SDH_BLE_GAP_DATA_LENGTH   251"

.SS "#define NRF_SDH_BLE_GAP_EVENT_LENGTH   6"

.SS "#define NRF_SDH_BLE_GATT_MAX_MTU_SIZE   247"

.SS "#define NRF_SDH_BLE_GATTS_ATTR_TAB_SIZE   1408"

.SS "#define NRF_SDH_BLE_INFO_COLOR   0"

.SS "#define NRF_SDH_BLE_LOG_ENABLED   1"

.SS "#define NRF_SDH_BLE_LOG_LEVEL   3"

.SS "#define NRF_SDH_BLE_OBSERVER_PRIO_LEVELS   4"

.SS "#define NRF_SDH_BLE_PERIPHERAL_LINK_COUNT   1"

.SS "#define NRF_SDH_BLE_SERVICE_CHANGED   0"

.SS "#define NRF_SDH_BLE_STACK_OBSERVER_PRIO   0"

.SS "#define NRF_SDH_BLE_TOTAL_LINK_COUNT   1"

.SS "#define NRF_SDH_BLE_VS_UUID_COUNT   1"

.SS "#define NRF_SDH_CLOCK_LF_ACCURACY   7"

.SS "#define NRF_SDH_CLOCK_LF_RC_CTIV   0"

.SS "#define NRF_SDH_CLOCK_LF_RC_TEMP_CTIV   0"

.SS "#define NRF_SDH_CLOCK_LF_SRC   1"

.SS "#define NRF_SDH_DEBUG_COLOR   0"

.SS "#define NRF_SDH_DISPATCH_MODEL   0"

.SS "#define NRF_SDH_ENABLED   1"

.SS "#define NRF_SDH_INFO_COLOR   0"

.SS "#define NRF_SDH_LOG_ENABLED   1"

.SS "#define NRF_SDH_LOG_LEVEL   3"

.SS "#define NRF_SDH_REQ_OBSERVER_PRIO_LEVELS   2"

.SS "#define NRF_SDH_SOC_DEBUG_COLOR   0"

.SS "#define NRF_SDH_SOC_ENABLED   1"

.SS "#define NRF_SDH_SOC_INFO_COLOR   0"

.SS "#define NRF_SDH_SOC_LOG_ENABLED   1"

.SS "#define NRF_SDH_SOC_LOG_LEVEL   3"

.SS "#define NRF_SDH_SOC_OBSERVER_PRIO_LEVELS   2"

.SS "#define NRF_SDH_SOC_STACK_OBSERVER_PRIO   0"

.SS "#define NRF_SDH_STACK_OBSERVER_PRIO_LEVELS   2"

.SS "#define NRF_SDH_STATE_OBSERVER_PRIO_LEVELS   2"

.SS "#define NRF_SECTION_ITER_ENABLED   1"

.SS "#define NRF_SORTLIST_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_SORTLIST_CONFIG_INFO_COLOR   0"

.SS "#define NRF_SORTLIST_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_SORTLIST_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_SORTLIST_ENABLED   1"

.SS "#define NRF_SPI_DRV_MISO_PULLUP_CFG   1"

.SS "#define NRF_SPI_MNGR_ENABLED   0"

.SS "#define NRF_STACK_GUARD_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_STACK_GUARD_CONFIG_INFO_COLOR   0"

.SS "#define NRF_STACK_GUARD_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_STACK_GUARD_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_STACK_GUARD_CONFIG_SIZE   7"

.SS "#define NRF_STACK_GUARD_ENABLED   0"

.SS "#define NRF_STRERROR_ENABLED   1"

.SS "#define NRF_TWI_MNGR_ENABLED   0"

.SS "#define NRF_TWI_SENSOR_CONFIG_DEBUG_COLOR   0"

.SS "#define NRF_TWI_SENSOR_CONFIG_INFO_COLOR   0"

.SS "#define NRF_TWI_SENSOR_CONFIG_LOG_ENABLED   0"

.SS "#define NRF_TWI_SENSOR_CONFIG_LOG_LEVEL   3"

.SS "#define NRF_TWI_SENSOR_ENABLED   0"

.SS "#define NRFX_CLOCK_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_CLOCK_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_CLOCK_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_CLOCK_CONFIG_LF_SRC   1"

.SS "#define NRFX_CLOCK_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_CLOCK_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_CLOCK_ENABLED   1"

.SS "#define NRFX_COMP_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_COMP_CONFIG_HYST   0"

.SS "#define NRFX_COMP_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_COMP_CONFIG_INPUT   0"

.SS "#define NRFX_COMP_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_COMP_CONFIG_ISOURCE   0"

.SS "#define NRFX_COMP_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_COMP_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_COMP_CONFIG_MAIN_MODE   0"

.SS "#define NRFX_COMP_CONFIG_REF   1"

.SS "#define NRFX_COMP_CONFIG_SPEED_MODE   2"

.SS "#define NRFX_COMP_ENABLED   0"

.SS "#define NRFX_EGU_ENABLED   0"

.SS "#define NRFX_GPIOTE_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_GPIOTE_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_GPIOTE_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_GPIOTE_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_GPIOTE_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS   1"

.SS "#define NRFX_GPIOTE_ENABLED   1"

.SS "#define NRFX_I2S_CONFIG_ALIGN   0"

.SS "#define NRFX_I2S_CONFIG_CHANNELS   1"

.SS "#define NRFX_I2S_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_I2S_CONFIG_FORMAT   0"

.SS "#define NRFX_I2S_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_I2S_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_I2S_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_I2S_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_I2S_CONFIG_LRCK_PIN   30"

.SS "#define NRFX_I2S_CONFIG_MASTER   0"

.SS "#define NRFX_I2S_CONFIG_MCK_PIN   255"

.SS "#define NRFX_I2S_CONFIG_MCK_SETUP   536870912"

.SS "#define NRFX_I2S_CONFIG_RATIO   2000"

.SS "#define NRFX_I2S_CONFIG_SCK_PIN   31"

.SS "#define NRFX_I2S_CONFIG_SDIN_PIN   28"

.SS "#define NRFX_I2S_CONFIG_SDOUT_PIN   29"

.SS "#define NRFX_I2S_CONFIG_SWIDTH   1"

.SS "#define NRFX_I2S_ENABLED   0"

.SS "#define NRFX_LPCOMP_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_LPCOMP_CONFIG_DETECTION   2"

.SS "#define NRFX_LPCOMP_CONFIG_HYST   0"

.SS "#define NRFX_LPCOMP_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_LPCOMP_CONFIG_INPUT   0"

.SS "#define NRFX_LPCOMP_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_LPCOMP_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_LPCOMP_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_LPCOMP_CONFIG_REFERENCE   3"

.SS "#define NRFX_LPCOMP_ENABLED   0"

.SS "#define NRFX_NFCT_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_NFCT_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_NFCT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_NFCT_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_NFCT_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_NFCT_ENABLED   0"

.SS "#define NRFX_PDM_CONFIG_CLOCK_FREQ   138412032"

.SS "#define NRFX_PDM_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_PDM_CONFIG_EDGE   0"

.SS "#define NRFX_PDM_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_PDM_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_PDM_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_PDM_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_PDM_CONFIG_MODE   1"

.SS "#define NRFX_PDM_ENABLED   0"

.SS "#define NRFX_POWER_CONFIG_DEFAULT_DCDCEN   0"

.SS "#define NRFX_POWER_CONFIG_DEFAULT_DCDCENHV   0"

.SS "#define NRFX_POWER_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_POWER_ENABLED   0"

.SS "#define NRFX_PPI_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_PPI_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_PPI_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_PPI_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_PPI_ENABLED   0"

.SS "#define NRFX_PRS_BOX_0_ENABLED   0"

.SS "#define NRFX_PRS_BOX_1_ENABLED   0"

.SS "#define NRFX_PRS_BOX_2_ENABLED   0"

.SS "#define NRFX_PRS_BOX_3_ENABLED   0"

.SS "#define NRFX_PRS_BOX_4_ENABLED   1"

.SS "#define NRFX_PRS_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_PRS_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_PRS_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_PRS_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_PRS_ENABLED   1"

.SS "#define NRFX_PWM0_ENABLED   0"

.SS "#define NRFX_PWM1_ENABLED   0"

.SS "#define NRFX_PWM2_ENABLED   0"

.SS "#define NRFX_PWM3_ENABLED   0"

.SS "#define NRFX_PWM_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_PWM_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_PWM_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_PWM_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_BASE_CLOCK   4"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_COUNT_MODE   0"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_LOAD_MODE   0"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_OUT0_PIN   31"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_OUT1_PIN   31"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_OUT2_PIN   31"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_OUT3_PIN   31"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_STEP_MODE   0"

.SS "#define NRFX_PWM_DEFAULT_CONFIG_TOP_VALUE   1000"

.SS "#define NRFX_PWM_ENABLED   0"

.SS "#define NRFX_QDEC_CONFIG_DBFEN   0"

.SS "#define NRFX_QDEC_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_QDEC_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_QDEC_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_QDEC_CONFIG_LEDPOL   1"

.SS "#define NRFX_QDEC_CONFIG_LEDPRE   511"

.SS "#define NRFX_QDEC_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_QDEC_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_QDEC_CONFIG_PIO_A   31"

.SS "#define NRFX_QDEC_CONFIG_PIO_B   31"

.SS "#define NRFX_QDEC_CONFIG_PIO_LED   31"

.SS "#define NRFX_QDEC_CONFIG_REPORTPER   0"

.SS "#define NRFX_QDEC_CONFIG_SAMPLE_INTEN   0"

.SS "#define NRFX_QDEC_CONFIG_SAMPLEPER   7"

.SS "#define NRFX_QDEC_ENABLED   0"

.SS "#define NRFX_QSPI_CONFIG_ADDRMODE   0"

.SS "#define NRFX_QSPI_CONFIG_FREQUENCY   15"

.SS "#define NRFX_QSPI_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_QSPI_CONFIG_MODE   0"

.SS "#define NRFX_QSPI_CONFIG_READOC   0"

.SS "#define NRFX_QSPI_CONFIG_SCK_DELAY   1"

.SS "#define NRFX_QSPI_CONFIG_WRITEOC   0"

.SS "#define NRFX_QSPI_CONFIG_XIP_OFFSET   0"

.SS "#define NRFX_QSPI_ENABLED   0"

.SS "#define NRFX_QSPI_PIN_CSN   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define NRFX_QSPI_PIN_IO0   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define NRFX_QSPI_PIN_IO1   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define NRFX_QSPI_PIN_IO2   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define NRFX_QSPI_PIN_IO3   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define NRFX_QSPI_PIN_SCK   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define NRFX_RNG_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_RNG_CONFIG_ERROR_CORRECTION   1"

.SS "#define NRFX_RNG_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_RNG_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_RNG_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_RNG_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_RNG_ENABLED   1"

.SS "#define NRFX_RTC0_ENABLED   0"

.SS "#define NRFX_RTC1_ENABLED   0"

.SS "#define NRFX_RTC2_ENABLED   0"

.SS "#define NRFX_RTC_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_RTC_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_RTC_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_RTC_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_RTC_DEFAULT_CONFIG_FREQUENCY   32768"

.SS "#define NRFX_RTC_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_RTC_DEFAULT_CONFIG_RELIABLE   0"

.SS "#define NRFX_RTC_ENABLED   0"

.SS "#define NRFX_RTC_MAXIMUM_LATENCY_US   2000"

.SS "#define NRFX_SAADC_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_SAADC_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_SAADC_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_SAADC_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_SAADC_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_SAADC_CONFIG_LP_MODE   0"

.SS "#define NRFX_SAADC_CONFIG_OVERSAMPLE   0"

.SS "#define NRFX_SAADC_CONFIG_RESOLUTION   1"

.SS "#define NRFX_SAADC_ENABLED   0"

.SS "#define NRFX_SPI0_ENABLED   0"

.SS "#define NRFX_SPI1_ENABLED   0"

.SS "#define NRFX_SPI2_ENABLED   0"

.SS "#define NRFX_SPI_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_SPI_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_SPI_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_SPI_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_SPI_ENABLED   0"

.SS "#define NRFX_SPI_MISO_PULL_CFG   1"

.SS "#define NRFX_SPIM0_ENABLED   0"

.SS "#define NRFX_SPIM1_ENABLED   0"

.SS "#define NRFX_SPIM2_ENABLED   0"

.SS "#define NRFX_SPIM3_ENABLED   0"

.SS "#define NRFX_SPIM_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_SPIM_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_SPIM_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_SPIM_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_SPIM_ENABLED   0"

.SS "#define NRFX_SPIM_EXTENDED_ENABLED   0"

.SS "#define NRFX_SPIM_MISO_PULL_CFG   1"

.SS "#define NRFX_SPIS0_ENABLED   0"

.SS "#define NRFX_SPIS1_ENABLED   0"

.SS "#define NRFX_SPIS2_ENABLED   0"

.SS "#define NRFX_SPIS_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_SPIS_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_SPIS_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_SPIS_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_SPIS_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_SPIS_DEFAULT_DEF   255"

.SS "#define NRFX_SPIS_DEFAULT_ORC   255"

.SS "#define NRFX_SPIS_ENABLED   0"

.SS "#define NRFX_SWI0_DISABLED   0"

.SS "#define NRFX_SWI1_DISABLED   0"

.SS "#define NRFX_SWI2_DISABLED   0"

.SS "#define NRFX_SWI3_DISABLED   0"

.SS "#define NRFX_SWI4_DISABLED   0"

.SS "#define NRFX_SWI5_DISABLED   0"

.SS "#define NRFX_SWI_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_SWI_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_SWI_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_SWI_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_SWI_ENABLED   0"

.SS "#define NRFX_TIMER0_ENABLED   0"

.SS "#define NRFX_TIMER1_ENABLED   0"

.SS "#define NRFX_TIMER2_ENABLED   0"

.SS "#define NRFX_TIMER3_ENABLED   0"

.SS "#define NRFX_TIMER4_ENABLED   0"

.SS "#define NRFX_TIMER_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_TIMER_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_TIMER_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_TIMER_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_TIMER_DEFAULT_CONFIG_BIT_WIDTH   0"

.SS "#define NRFX_TIMER_DEFAULT_CONFIG_FREQUENCY   0"

.SS "#define NRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_TIMER_DEFAULT_CONFIG_MODE   0"

.SS "#define NRFX_TIMER_ENABLED   0"

.SS "#define NRFX_TWI0_ENABLED   0"

.SS "#define NRFX_TWI1_ENABLED   0"

.SS "#define NRFX_TWI_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_TWI_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_TWI_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_TWI_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_TWI_DEFAULT_CONFIG_FREQUENCY   26738688"

.SS "#define NRFX_TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT   0"

.SS "#define NRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_TWI_ENABLED   0"

.SS "#define NRFX_TWIM0_ENABLED   0"

.SS "#define NRFX_TWIM1_ENABLED   0"

.SS "#define NRFX_TWIM_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_TWIM_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_TWIM_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_TWIM_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_TWIM_DEFAULT_CONFIG_FREQUENCY   26738688"

.SS "#define NRFX_TWIM_DEFAULT_CONFIG_HOLD_BUS_UNINIT   0"

.SS "#define NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_TWIM_ENABLED   0"

.SS "#define NRFX_TWIS0_ENABLED   0"

.SS "#define NRFX_TWIS1_ENABLED   0"

.SS "#define NRFX_TWIS_ASSUME_INIT_AFTER_RESET_ONLY   0"

.SS "#define NRFX_TWIS_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_TWIS_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_TWIS_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_TWIS_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_TWIS_DEFAULT_CONFIG_ADDR0   0"

.SS "#define NRFX_TWIS_DEFAULT_CONFIG_ADDR1   0"

.SS "#define NRFX_TWIS_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_TWIS_DEFAULT_CONFIG_SCL_PULL   0"

.SS "#define NRFX_TWIS_DEFAULT_CONFIG_SDA_PULL   0"

.SS "#define NRFX_TWIS_ENABLED   0"

.SS "#define NRFX_TWIS_NO_SYNC_MODE   0"

.SS "#define NRFX_UART0_ENABLED   0"

.SS "#define NRFX_UART_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_UART_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_UART_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_UART_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_UART_DEFAULT_CONFIG_BAUDRATE   30924800"

.SS "#define NRFX_UART_DEFAULT_CONFIG_HWFC   0"

.SS "#define NRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_UART_DEFAULT_CONFIG_PARITY   0"

.SS "#define NRFX_UART_ENABLED   1"

.SS "#define NRFX_UARTE0_ENABLED   0"

.SS "#define NRFX_UARTE1_ENABLED   0"

.SS "#define NRFX_UARTE_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_UARTE_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_UARTE_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_UARTE_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_UARTE_DEFAULT_CONFIG_BAUDRATE   30801920"

.SS "#define NRFX_UARTE_DEFAULT_CONFIG_HWFC   0"

.SS "#define NRFX_UARTE_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_UARTE_DEFAULT_CONFIG_PARITY   0"

.SS "#define NRFX_UARTE_ENABLED   1"

.SS "#define NRFX_USBD_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST   1"

.SS "#define NRFX_USBD_CONFIG_DMASCHEDULER_MODE   0"

.SS "#define NRFX_USBD_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_USBD_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_USBD_CONFIG_ISO_IN_ZLP   0"

.SS "#define NRFX_USBD_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_USBD_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_USBD_ENABLED   0"

.SS "#define NRFX_WDT_CONFIG_BEHAVIOUR   1"

.SS "#define NRFX_WDT_CONFIG_DEBUG_COLOR   0"

.SS "#define NRFX_WDT_CONFIG_INFO_COLOR   0"

.SS "#define NRFX_WDT_CONFIG_IRQ_PRIORITY   6"

.SS "#define NRFX_WDT_CONFIG_LOG_ENABLED   0"

.SS "#define NRFX_WDT_CONFIG_LOG_LEVEL   3"

.SS "#define NRFX_WDT_CONFIG_NO_IRQ   0"

.SS "#define NRFX_WDT_CONFIG_RELOAD_VALUE   2000"

.SS "#define NRFX_WDT_ENABLED   0"

.SS "#define PDM_CONFIG_CLOCK_FREQ   138412032"

.SS "#define PDM_CONFIG_DEBUG_COLOR   0"

.SS "#define PDM_CONFIG_EDGE   0"

.SS "#define PDM_CONFIG_INFO_COLOR   0"

.SS "#define PDM_CONFIG_IRQ_PRIORITY   6"

.SS "#define PDM_CONFIG_LOG_ENABLED   0"

.SS "#define PDM_CONFIG_LOG_LEVEL   3"

.SS "#define PDM_CONFIG_MODE   1"

.SS "#define PDM_ENABLED   0"

.SS "#define PEER_MANAGER_ENABLED   1"

.SS "#define PM_BLE_OBSERVER_PRIO   1"

.SS "#define PM_CENTRAL_ENABLED   0"

.SS "#define PM_FLASH_BUFFERS   4"

.SS "#define PM_HANDLER_SEC_DELAY_MS   0"

.SS "#define PM_LESC_ENABLED   1"

.SS "#define PM_LOG_DEBUG_COLOR   0"

.SS "#define PM_LOG_ENABLED   1"

.SS "#define PM_LOG_INFO_COLOR   0"

.SS "#define PM_LOG_LEVEL   3"

.SS "#define PM_MAX_REGISTRANTS   3"

.SS "#define PM_PEER_RANKS_ENABLED   1"

.SS "#define PM_RA_PROTECTION_ENABLED   1"

.SS "#define PM_RA_PROTECTION_MAX_WAIT_INTERVAL   64000"

.SS "#define PM_RA_PROTECTION_MIN_WAIT_INTERVAL   4000"

.SS "#define PM_RA_PROTECTION_REWARD_PERIOD   10000"

.SS "#define PM_RA_PROTECTION_TRACKED_PEERS_NUM   8"

.SS "#define PM_SERVICE_CHANGED_ENABLED   1"

.SS "#define POWER_CONFIG_DEFAULT_DCDCEN   0"

.SS "#define POWER_CONFIG_DEFAULT_DCDCENHV   0"

.SS "#define POWER_CONFIG_IRQ_PRIORITY   6"

.SS "#define POWER_CONFIG_SOC_OBSERVER_PRIO   0"

.SS "#define POWER_CONFIG_STATE_OBSERVER_PRIO   0"

.SS "#define POWER_ENABLED   0"

.SS "#define PPI_CONFIG_DEBUG_COLOR   0"

.SS "#define PPI_CONFIG_INFO_COLOR   0"

.SS "#define PPI_CONFIG_LOG_ENABLED   0"

.SS "#define PPI_CONFIG_LOG_LEVEL   3"

.SS "#define PPI_ENABLED   0"

.SS "#define PWM0_ENABLED   0"

.SS "#define PWM1_ENABLED   0"

.SS "#define PWM2_ENABLED   0"

.SS "#define PWM3_ENABLED   0"

.SS "#define PWM_CONFIG_DEBUG_COLOR   0"

.SS "#define PWM_CONFIG_INFO_COLOR   0"

.SS "#define PWM_CONFIG_LOG_ENABLED   0"

.SS "#define PWM_CONFIG_LOG_LEVEL   3"

.SS "#define PWM_DEFAULT_CONFIG_BASE_CLOCK   4"

.SS "#define PWM_DEFAULT_CONFIG_COUNT_MODE   0"

.SS "#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define PWM_DEFAULT_CONFIG_LOAD_MODE   0"

.SS "#define PWM_DEFAULT_CONFIG_OUT0_PIN   31"

.SS "#define PWM_DEFAULT_CONFIG_OUT1_PIN   31"

.SS "#define PWM_DEFAULT_CONFIG_OUT2_PIN   31"

.SS "#define PWM_DEFAULT_CONFIG_OUT3_PIN   31"

.SS "#define PWM_DEFAULT_CONFIG_STEP_MODE   0"

.SS "#define PWM_DEFAULT_CONFIG_TOP_VALUE   1000"

.SS "#define PWM_ENABLED   0"

.SS "#define QDEC_CONFIG_DBFEN   0"

.SS "#define QDEC_CONFIG_DEBUG_COLOR   0"

.SS "#define QDEC_CONFIG_INFO_COLOR   0"

.SS "#define QDEC_CONFIG_IRQ_PRIORITY   6"

.SS "#define QDEC_CONFIG_LEDPOL   1"

.SS "#define QDEC_CONFIG_LEDPRE   511"

.SS "#define QDEC_CONFIG_LOG_ENABLED   0"

.SS "#define QDEC_CONFIG_LOG_LEVEL   3"

.SS "#define QDEC_CONFIG_PIO_A   31"

.SS "#define QDEC_CONFIG_PIO_B   31"

.SS "#define QDEC_CONFIG_PIO_LED   31"

.SS "#define QDEC_CONFIG_REPORTPER   0"

.SS "#define QDEC_CONFIG_SAMPLE_INTEN   0"

.SS "#define QDEC_CONFIG_SAMPLEPER   7"

.SS "#define QDEC_ENABLED   0"

.SS "#define QSPI_CONFIG_ADDRMODE   0"

.SS "#define QSPI_CONFIG_FREQUENCY   15"

.SS "#define QSPI_CONFIG_IRQ_PRIORITY   6"

.SS "#define QSPI_CONFIG_MODE   0"

.SS "#define QSPI_CONFIG_READOC   0"

.SS "#define QSPI_CONFIG_SCK_DELAY   1"

.SS "#define QSPI_CONFIG_WRITEOC   0"

.SS "#define QSPI_CONFIG_XIP_OFFSET   0"

.SS "#define QSPI_ENABLED   0"

.SS "#define QSPI_PIN_CSN   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define QSPI_PIN_IO0   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define QSPI_PIN_IO1   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define QSPI_PIN_IO2   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define QSPI_PIN_IO3   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define QSPI_PIN_SCK   NRF_QSPI_PIN_NOT_CONNECTED"

.SS "#define RNG_CONFIG_DEBUG_COLOR   0"

.SS "#define RNG_CONFIG_ERROR_CORRECTION   1"

.SS "#define RNG_CONFIG_INFO_COLOR   0"

.SS "#define RNG_CONFIG_IRQ_PRIORITY   6"

.SS "#define RNG_CONFIG_LOG_ENABLED   0"

.SS "#define RNG_CONFIG_LOG_LEVEL   3"

.SS "#define RNG_CONFIG_POOL_SIZE   64"

.SS "#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED   0"

.SS "#define RNG_CONFIG_STATE_OBSERVER_PRIO   0"

.SS "#define RNG_ENABLED   1"

.SS "#define RTC0_ENABLED   0"

.SS "#define RTC1_ENABLED   0"

.SS "#define RTC2_ENABLED   0"

.SS "#define RTC_CONFIG_DEBUG_COLOR   0"

.SS "#define RTC_CONFIG_INFO_COLOR   0"

.SS "#define RTC_CONFIG_LOG_ENABLED   0"

.SS "#define RTC_CONFIG_LOG_LEVEL   3"

.SS "#define RTC_DEFAULT_CONFIG_FREQUENCY   32768"

.SS "#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define RTC_DEFAULT_CONFIG_RELIABLE   0"

.SS "#define RTC_ENABLED   0"

.SS "#define SAADC_CONFIG_DEBUG_COLOR   0"

.SS "#define SAADC_CONFIG_INFO_COLOR   0"

.SS "#define SAADC_CONFIG_IRQ_PRIORITY   6"

.SS "#define SAADC_CONFIG_LOG_ENABLED   0"

.SS "#define SAADC_CONFIG_LOG_LEVEL   3"

.SS "#define SAADC_CONFIG_LP_MODE   0"

.SS "#define SAADC_CONFIG_OVERSAMPLE   0"

.SS "#define SAADC_CONFIG_RESOLUTION   1"

.SS "#define SAADC_ENABLED   0"

.SS "#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN   16"

.SS "#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP   512"

.SS "#define SEGGER_RTT_CONFIG_DEFAULT_MODE   0"

.SS "#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS   2"

.SS "#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS   2"

.SS "#define SER_HAL_TRANSPORT_CONFIG_DEBUG_COLOR   0"

.SS "#define SER_HAL_TRANSPORT_CONFIG_INFO_COLOR   0"

.SS "#define SER_HAL_TRANSPORT_CONFIG_LOG_ENABLED   0"

.SS "#define SER_HAL_TRANSPORT_CONFIG_LOG_LEVEL   3"

.SS "#define SLIP_ENABLED   0"

.SS "#define SPI0_ENABLED   0"

.SS "#define SPI0_USE_EASY_DMA   1"

.SS "#define SPI1_ENABLED   0"

.SS "#define SPI1_USE_EASY_DMA   1"

.SS "#define SPI2_ENABLED   0"

.SS "#define SPI2_USE_EASY_DMA   1"

.SS "#define SPI_CONFIG_DEBUG_COLOR   0"

.SS "#define SPI_CONFIG_INFO_COLOR   0"

.SS "#define SPI_CONFIG_LOG_ENABLED   0"

.SS "#define SPI_CONFIG_LOG_LEVEL   3"

.SS "#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define SPI_ENABLED   0"

.SS "#define SPIS0_ENABLED   0"

.SS "#define SPIS1_ENABLED   0"

.SS "#define SPIS2_ENABLED   0"

.SS "#define SPIS_CONFIG_DEBUG_COLOR   0"

.SS "#define SPIS_CONFIG_INFO_COLOR   0"

.SS "#define SPIS_CONFIG_LOG_ENABLED   0"

.SS "#define SPIS_CONFIG_LOG_LEVEL   3"

.SS "#define SPIS_DEFAULT_BIT_ORDER   0"

.SS "#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define SPIS_DEFAULT_DEF   255"

.SS "#define SPIS_DEFAULT_MODE   0"

.SS "#define SPIS_DEFAULT_ORC   255"

.SS "#define SPIS_ENABLED   0"

.SS "#define TASK_MANAGER_CLI_CMDS   0"

.SS "#define TASK_MANAGER_CONFIG_DEBUG_COLOR   0"

.SS "#define TASK_MANAGER_CONFIG_INFO_COLOR   0"

.SS "#define TASK_MANAGER_CONFIG_LOG_ENABLED   0"

.SS "#define TASK_MANAGER_CONFIG_LOG_LEVEL   3"

.SS "#define TASK_MANAGER_CONFIG_MAX_TASKS   2"

.SS "#define TASK_MANAGER_CONFIG_STACK_GUARD   7"

.SS "#define TASK_MANAGER_CONFIG_STACK_PROFILER_ENABLED   1"

.SS "#define TASK_MANAGER_CONFIG_STACK_SIZE   1024"

.SS "#define TASK_MANAGER_ENABLED   0"

.SS "#define TIMER0_ENABLED   0"

.SS "#define TIMER0_FOR_CSENSE   1"

.SS "#define TIMER1_ENABLED   0"

.SS "#define TIMER1_FOR_CSENSE   2"

.SS "#define TIMER2_ENABLED   0"

.SS "#define TIMER3_ENABLED   0"

.SS "#define TIMER4_ENABLED   0"

.SS "#define TIMER_CONFIG_DEBUG_COLOR   0"

.SS "#define TIMER_CONFIG_INFO_COLOR   0"

.SS "#define TIMER_CONFIG_LOG_ENABLED   0"

.SS "#define TIMER_CONFIG_LOG_LEVEL   3"

.SS "#define TIMER_DEFAULT_CONFIG_BIT_WIDTH   0"

.SS "#define TIMER_DEFAULT_CONFIG_FREQUENCY   0"

.SS "#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define TIMER_DEFAULT_CONFIG_MODE   0"

.SS "#define TIMER_ENABLED   0"

.SS "#define TWI0_ENABLED   0"

.SS "#define TWI0_USE_EASY_DMA   0"

.SS "#define TWI1_ENABLED   0"

.SS "#define TWI1_USE_EASY_DMA   0"

.SS "#define TWI_CONFIG_DEBUG_COLOR   0"

.SS "#define TWI_CONFIG_INFO_COLOR   0"

.SS "#define TWI_CONFIG_LOG_ENABLED   0"

.SS "#define TWI_CONFIG_LOG_LEVEL   3"

.SS "#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT   0"

.SS "#define TWI_DEFAULT_CONFIG_FREQUENCY   26738688"

.SS "#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT   0"

.SS "#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define TWI_ENABLED   0"

.SS "#define TWIS0_ENABLED   0"

.SS "#define TWIS1_ENABLED   0"

.SS "#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY   0"

.SS "#define TWIS_CONFIG_DEBUG_COLOR   0"

.SS "#define TWIS_CONFIG_INFO_COLOR   0"

.SS "#define TWIS_CONFIG_LOG_ENABLED   0"

.SS "#define TWIS_CONFIG_LOG_LEVEL   3"

.SS "#define TWIS_DEFAULT_CONFIG_ADDR0   0"

.SS "#define TWIS_DEFAULT_CONFIG_ADDR1   0"

.SS "#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define TWIS_DEFAULT_CONFIG_SCL_PULL   0"

.SS "#define TWIS_DEFAULT_CONFIG_SDA_PULL   0"

.SS "#define TWIS_ENABLED   0"

.SS "#define TWIS_NO_SYNC_MODE   0"

.SS "#define UART0_CONFIG_USE_EASY_DMA   1"

.SS "#define UART0_ENABLED   1"

.SS "#define UART1_ENABLED   0"

.SS "#define UART_CONFIG_DEBUG_COLOR   0"

.SS "#define UART_CONFIG_INFO_COLOR   0"

.SS "#define UART_CONFIG_LOG_ENABLED   0"

.SS "#define UART_CONFIG_LOG_LEVEL   3"

.SS "#define UART_DEFAULT_CONFIG_BAUDRATE   30801920"

.SS "#define UART_DEFAULT_CONFIG_HWFC   0"

.SS "#define UART_DEFAULT_CONFIG_IRQ_PRIORITY   6"

.SS "#define UART_DEFAULT_CONFIG_PARITY   0"

.SS "#define UART_EASY_DMA_SUPPORT   1"

.SS "#define UART_ENABLED   1"

.SS "#define UART_LEGACY_SUPPORT   1"

.SS "#define USBD_CONFIG_DEBUG_COLOR   0"

.SS "#define USBD_CONFIG_DMASCHEDULER_ISO_BOOST   1"

.SS "#define USBD_CONFIG_DMASCHEDULER_MODE   0"

.SS "#define USBD_CONFIG_INFO_COLOR   0"

.SS "#define USBD_CONFIG_IRQ_PRIORITY   6"

.SS "#define USBD_CONFIG_ISO_IN_ZLP   0"

.SS "#define USBD_CONFIG_LOG_ENABLED   0"

.SS "#define USBD_CONFIG_LOG_LEVEL   3"

.SS "#define USBD_ENABLED   0"

.SS "#define USE_COMP   0"

.SS "#define WDT_CONFIG_BEHAVIOUR   1"

.SS "#define WDT_CONFIG_DEBUG_COLOR   0"

.SS "#define WDT_CONFIG_INFO_COLOR   0"

.SS "#define WDT_CONFIG_IRQ_PRIORITY   6"

.SS "#define WDT_CONFIG_LOG_ENABLED   0"

.SS "#define WDT_CONFIG_LOG_LEVEL   3"

.SS "#define WDT_CONFIG_RELOAD_VALUE   2000"

.SS "#define WDT_ENABLED   0"

.SH "Author"
.PP 
Generated automatically by Doxygen for BLE SWITCH (REMOTE) APPLICATION from the source code\&.
