m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Workspace/SDRAM/simulation/modelsim
vPRFGLFgkvJ/a8R/WGrIqt80Jishw1t5zGmRc/U1Mj65FvEc47EG/RTD6/tWYpCUMYE/jU2NEfzEuLlraCzaLNw==
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1616748515
!i10b 0
!s100 dATlFPWP:DN9Oea2GlM=n1
IzTPGi0F]5gZB44kWER:PV2
VDg1SIo80bB@j0V0VzS_@n1
!i8a 1159627888
!s105 altera_mem_if_hard_memory_controller_top_cyclonev_sv_unit
S1
R0
w1616748515
8D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv
FD:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv
L0 38
OV;L;10.5b;63
r1
!s85 0
31
!s108 1616748514.000000
!s107 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -reportprogress|300|-sv|D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv|-work|c0|
!i113 1
o-sv -work c0
tCvgOpt 0
nd863b86
