{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632506987155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632506987160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 25 02:09:47 2021 " "Processing started: Sat Sep 25 02:09:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632506987160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506987160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Loopback_Top -c UART_Loopback_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Loopback_Top -c UART_Loopback_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506987160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632506987686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632506987686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_loopback_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_loopback_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Loopback_Top-RTL " "Found design unit 1: UART_Loopback_Top-RTL" {  } { { "UART_Loopback_Top.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_Loopback_Top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995468 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Loopback_Top " "Found entity 1: UART_Loopback_Top" {  } { { "UART_Loopback_Top.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_Loopback_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995473 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995477 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995477 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator UART_Loopback_Top_Assign.vhd(53) " "VHDL syntax error at UART_Loopback_Top_Assign.vhd(53) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "UART_Loopback_Top_Assign.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/UART_Loopback_Top_Assign.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_loopback_top_assign.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_loopback_top_assign.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_To_7Segment-RTL " "Found design unit 1: Binary_To_7Segment-RTL" {  } { { "Binary_To_7Segment.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/Binary_To_7Segment.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_To_7Segment " "Found entity 1: Binary_To_7Segment" {  } { { "Binary_To_7Segment.vhd" "" { Text "C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/VHDL_nandland/Binary_To_7Segment.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632506995486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995486 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632506995596 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 25 02:09:55 2021 " "Processing ended: Sat Sep 25 02:09:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632506995596 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632506995596 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632506995596 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506995596 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632506996195 ""}
