 

module ctu_clsp_synch_jldl(
ctu_dram13_dram_cken_dl, ctu_dram02_dram_cken_dl, ctu_dll3_byp_val, 
ctu_dll3_byp_l, ctu_dll2_byp_val, ctu_dll2_byp_l, ctu_dll1_byp_val, 
ctu_dll1_byp_l, ctu_dll0_byp_val, ctu_dll0_byp_l, 
ctu_ddr3_dram_cken_dl, ctu_ddr3_dll_delayctr, ctu_ddr2_dram_cken_dl, 
ctu_ddr2_dll_delayctr, ctu_ddr1_dram_cken_dl, ctu_ddr1_dll_delayctr, 
ctu_ddr0_dram_cken_dl, ctu_ddr0_dll_delayctr, ctu_ddr0_iodll_rst_l, 
ctu_ddr1_iodll_rst_l, ctu_ddr2_iodll_rst_l, ctu_ddr3_iodll_rst_l, 
start_clk_dl, 
ctu_dram13_cken_cl, ctu_dram02_cken_cl, ctu_dll3_byp_val_jl, 
ctu_dll3_byp_l_jl, ctu_dll2_byp_val_jl, ctu_dll2_byp_l_jl, 
ctu_dll1_byp_val_jl, ctu_dll1_byp_l_jl, ctu_dll0_byp_val_jl, 
ctu_dll0_byp_l_jl, ctu_ddr3_iodll_rst_jl_l, ctu_ddr3_dll_delayctr_jl, 
ctu_ddr3_cken_cl, ctu_ddr2_iodll_rst_jl_l, ctu_ddr2_dll_delayctr_jl, 
ctu_ddr2_cken_cl, ctu_ddr1_iodll_rst_jl_l, ctu_ddr1_dll_delayctr_jl, 
ctu_ddr1_cken_cl, ctu_ddr0_iodll_rst_jl_l, ctu_ddr0_dll_delayctr_jl, 
ctu_ddr0_cken_cl, coin_edge, cmp_clk, jbus_rx_sync, start_clk_cl, 
io_pwron_rst_l, ctu_dram_tx_sync_early
);


input			cmp_clk;		input			coin_edge;		input			ctu_ddr0_cken_cl;	input [2:0]		ctu_ddr0_dll_delayctr_jl;input			ctu_ddr0_iodll_rst_jl_l;input			ctu_ddr1_cken_cl;	input [2:0]		ctu_ddr1_dll_delayctr_jl;input			ctu_ddr1_iodll_rst_jl_l;input			ctu_ddr2_cken_cl;	input [2:0]		ctu_ddr2_dll_delayctr_jl;input			ctu_ddr2_iodll_rst_jl_l;input			ctu_ddr3_cken_cl;	input [2:0]		ctu_ddr3_dll_delayctr_jl;input			ctu_ddr3_iodll_rst_jl_l;input			ctu_dll0_byp_l_jl;	input [4:0]		ctu_dll0_byp_val_jl;	input			ctu_dll1_byp_l_jl;	input [4:0]		ctu_dll1_byp_val_jl;	input			ctu_dll2_byp_l_jl;	input [4:0]		ctu_dll2_byp_val_jl;	input			ctu_dll3_byp_l_jl;	input [4:0]		ctu_dll3_byp_val_jl;	input			ctu_dram02_cken_cl;	input			ctu_dram13_cken_cl;	input			jbus_rx_sync;		input                   start_clk_cl;
input                   io_pwron_rst_l;
input			ctu_dram_tx_sync_early;	
output [2:0]		ctu_ddr0_dll_delayctr;	output			ctu_ddr0_dram_cken_dl;	output [2:0]		ctu_ddr1_dll_delayctr;	output			ctu_ddr1_dram_cken_dl;	output [2:0]		ctu_ddr2_dll_delayctr;	output			ctu_ddr2_dram_cken_dl;	output [2:0]		ctu_ddr3_dll_delayctr;	output			ctu_ddr3_dram_cken_dl;	output			ctu_dll0_byp_l;		output [4:0]		ctu_dll0_byp_val;	output			ctu_dll1_byp_l;		output [4:0]		ctu_dll1_byp_val;	output			ctu_dll2_byp_l;		output [4:0]		ctu_dll2_byp_val;	output			ctu_dll3_byp_l;		output [4:0]		ctu_dll3_byp_val;	output			ctu_dram02_dram_cken_dl;output			ctu_dram13_dram_cken_dl;output                  ctu_ddr0_iodll_rst_l;
output                  ctu_ddr1_iodll_rst_l;
output                  ctu_ddr2_iodll_rst_l;
output                  ctu_ddr3_iodll_rst_l;
output                  start_clk_dl;

wire           ;


    assign  jbus_rx_sync_gated = jbus_rx_sync & start_clk_cl;
    // transimit sync pulses are generated ahead of rx 


    dffrle_ns u_start_clk_dl (
       .din (start_clk_cl),
       .q(start_clk_dl),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync;


    assign   = jbus_rx_sync & start_clk_cl;
    // transimit sync pulses are generated ahead of rx 


    dffrle_ns u_start_clk_dl (
       .din (start_clk_cl),
       .q(start_clk_dl),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync =  & start_clk_cl;
    // transimit sync pulses are generated ahead of rx 


    dffrle_ns u_start_clk_dl (
       .din (start_clk_cl),
       .q(start_clk_dl),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync & ;
    // transimit sync pulses are generated ahead of rx 


    dffrle_ns u_start_clk_dl (
       .din (start_clk_cl),
       .q(start_clk_dl),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync;
    

    dffrle_ns  (
       .din (start_clk_cl),
       .q(start_clk_dl),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync (
       .din (),
       .q(start_clk_dl),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
       .q(),
       .en (ctu_dram_tx_sync_early ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
       .en ( ),
       .rst_l(start_clk_cl), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync ),
       .rst_l(), 
       .clk (cmp_clk)
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync), 
       .clk ()
    );


   /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dram@_cken_cl),
       .syncdata(ctu_dram@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_dram02_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync)
    );


   
    ctu_synch_cl_dl  (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram02_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync (
					    					    .syncdata(), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync), 					    					    .cmp_clk(),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
					    .ctu_dram_tx_sync_early(), // Templated
					    .presyncdata(ctu_dram02_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync), 					    .presyncdata()); // Templated
    ctu_synch_cl_dl u_ctu_dram13_dram_cken (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync));     ctu_synch_cl_dl  (/*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dram13_dram_cken_dl), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync (
					    					    .syncdata(), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync), 					    					    .cmp_clk(),
					    .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
					    .ctu_dram_tx_sync_early(), // Templated
					    .presyncdata(ctu_dram13_cken_cl)); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync), 					    .presyncdata()); // Templated



    
   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata (ctu_ddr@_dll_delayctr_jl[2:0]),
       .syncdata(ctu_ddr@_dll_delayctr[2:0]),
       .arst_l(io_pwron_rst_l),
    );
  */
    ctu_synch_jl_dl #(3) u_ctu_ddr0_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync)); 


    
   
    ctu_synch_jl_dl #(3) (
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync(
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr0_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
                                                 
						 						 .syncdata([2:0]), 						 						 .cmp_clk(),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
						 .coin_edge(),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync),
						 .arst_l(), // Templated
						 .presyncdata(ctu_ddr0_dll_delayctr_jl[2:0])); // Templated
    ctu_sync), 						 .presyncdata([2:0]));     ctu_synch_jl_dl #(3) (
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr1_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr1_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr2_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr1_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr1_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr2_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
						 						 .syncdata([2:0]), 						 						 .cmp_clk(),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr1_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr2_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						 .coin_edge(),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr1_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr2_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						 .arst_l(), // Templated
						 .presyncdata(ctu_ddr1_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr2_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						 .presyncdata([2:0]));     ctu_synch_jl_dl #(3) (
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr2_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
						 						 .syncdata([2:0]), 						 						 .cmp_clk(),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						 .coin_edge(),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						 .arst_l(), // Templated
						 .presyncdata(ctu_ddr2_dll_delayctr_jl[2:0])); // Templated
    ctu_synch_jl_dl #(3) u_ctu_ddr3_dll_delayctr(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						 .presyncdata([2:0]));     ctu_synch_jl_dl #(3) (
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						 // Outputs
						 .syncdata(ctu_ddr3_dll_delayctr[2:0]), // Templated
						 // Inputs
						 .cmp_clk(cmp_clk),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
						 						 .syncdata([2:0]), 						 						 .cmp_clk(),
						 .coin_edge(coin_edge),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						 .coin_edge(),
						 .arst_l(io_pwron_rst_l), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						 .arst_l(), // Templated
						 .presyncdata(ctu_ddr3_dll_delayctr_jl[2:0])); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_l_jl),
       .syncdata (ctu_dll@_byp_l),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl u_ctu_dll0_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						 .presyncdata([2:0])); 
 

    ctu_synch_jl_dl (
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				     .jbus_rx_sync(), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll0_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                     
				     				     .syncdata(),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     				     .cmp_clk(),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .coin_edge(),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .arst_l(),	 // Templated
				     .presyncdata(ctu_dll0_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     .presyncdata()); // Templated
    ctu_synch_jl_dl u_ctu_dll1_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));     ctu_synch_jl_dl (
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				     .jbus_rx_sync(), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll1_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                     
				     				     .syncdata(),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     				     .cmp_clk(),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .coin_edge(),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .arst_l(),	 // Templated
				     .presyncdata(ctu_dll1_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     .presyncdata()); // Templated
    ctu_synch_jl_dl u_ctu_dll2_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));     ctu_synch_jl_dl (
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				     .jbus_rx_sync(), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll2_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                     
				     				     .syncdata(),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     				     .cmp_clk(),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .coin_edge(),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .arst_l(),	 // Templated
				     .presyncdata(ctu_dll2_byp_l_jl)); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     .presyncdata()); // Templated
    ctu_synch_jl_dl u_ctu_dll3_byp_l(
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));     ctu_synch_jl_dl (
				     .jbus_rx_sync(jbus_rx_sync_gated), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				     .jbus_rx_sync(), 
                                     /*AUTOINST*/
				     // Outputs
				     .syncdata(ctu_dll3_byp_l),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                     
				     				     .syncdata(),	 // Templated
				     // Inputs
				     .cmp_clk(cmp_clk),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     				     .cmp_clk(),
				     .coin_edge(coin_edge),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .coin_edge(),
				     .arst_l(io_pwron_rst_l),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
				     .arst_l(),	 // Templated
				     .presyncdata(ctu_dll3_byp_l_jl)); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),	 				     .presyncdata()); // Templated

 /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_dll@_byp_val_jl[4:0]),
       .syncdata (ctu_dll@_byp_val[4:0]),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
       .arst_l(io_pwron_rst_l), 
    );
  */

    ctu_synch_jl_dl #(5) u_ctu_dll0_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_)); 
 

    ctu_synch_jl_dl #(5) (
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				            .jbus_rx_sync(), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll0_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                            
					    					    .syncdata([4:0]), 					    					    .cmp_clk(),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .coin_edge(),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .arst_l(), // Templated
					    .presyncdata(ctu_dll0_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll1_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					    .presyncdata([4:0]));     ctu_synch_jl_dl #(5) (
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				            .jbus_rx_sync(), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll1_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                            
					    					    .syncdata([4:0]), 					    					    .cmp_clk(),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .coin_edge(),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .arst_l(), // Templated
					    .presyncdata(ctu_dll1_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll2_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					    .presyncdata([4:0]));     ctu_synch_jl_dl #(5) (
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				            .jbus_rx_sync(), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll2_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                            
					    					    .syncdata([4:0]), 					    					    .cmp_clk(),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .coin_edge(),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .arst_l(), // Templated
					    .presyncdata(ctu_dll2_byp_val_jl[4:0])); // Templated
    ctu_synch_jl_dl #(5) u_ctu_dll3_byp_val(
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					    .presyncdata([4:0]));     ctu_synch_jl_dl #(5) (
				            .jbus_rx_sync(jbus_rx_sync_gated), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
				            .jbus_rx_sync(), 
                                            /*AUTOINST*/
					    // Outputs
					    .syncdata(ctu_dll3_byp_val[4:0]), // Templated
					    // Inputs
					    .cmp_clk(cmp_clk),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 
                                            
					    					    .syncdata([4:0]), 					    					    .cmp_clk(),
					    .coin_edge(coin_edge),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .coin_edge(),
					    .arst_l(io_pwron_rst_l), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					    .arst_l(), // Templated
					    .presyncdata(ctu_dll3_byp_val_jl[4:0])); // Templated

 /*  ctu_synch_cl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_cken_cl),
       .syncdata (ctu_ddr@_dram_cken_dl),
       .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early),
    );
  */
    ctu_synch_cl_dl u_ctu_ddr0_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					    .presyncdata([4:0])); 
 
    ctu_synch_cl_dl  (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr0_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_ (
					  					  .syncdata(), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  					  .cmp_clk(),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					  .ctu_dram_tx_sync_early(), // Templated
					  .presyncdata(ctu_ddr0_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  .presyncdata()); // Templated
    ctu_synch_cl_dl u_ctu_ddr1_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));     ctu_synch_cl_dl  (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr1_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_ (
					  					  .syncdata(), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  					  .cmp_clk(),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					  .ctu_dram_tx_sync_early(), // Templated
					  .presyncdata(ctu_ddr1_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  .presyncdata()); // Templated
    ctu_synch_cl_dl u_ctu_ddr2_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));     ctu_synch_cl_dl  (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr2_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_ (
					  					  .syncdata(), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  					  .cmp_clk(),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					  .ctu_dram_tx_sync_early(), // Templated
					  .presyncdata(ctu_ddr2_cken_cl)); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  .presyncdata()); // Templated
    ctu_synch_cl_dl u_ctu_ddr3_dram_cken (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));     ctu_synch_cl_dl  (/*AUTOINST*/
					  // Outputs
					  .syncdata(ctu_ddr3_dram_cken_dl), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_ (
					  					  .syncdata(), // Templated
					  // Inputs
					  .cmp_clk(cmp_clk),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  					  .cmp_clk(),
					  .ctu_dram_tx_sync_early(ctu_dram_tx_sync_early), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
					  .ctu_dram_tx_sync_early(), // Templated
					  .presyncdata(ctu_ddr3_cken_cl)); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 					  .presyncdata()); // Templated



   /*  ctu_synch_jl_dl AUTO_TEMPLATE (
       .presyncdata(ctu_ddr@_iodll_rst_jl_l),
       .syncdata (ctu_ddr@_iodll_rst_l),
       .arst_l(io_pwron_rst_l),
    );
  */
      ctu_synch_jl_dl u_ctu_ddr0_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_)); 


   
      ctu_synch_jl_dl ( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_( 
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr0_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
												.syncdata(), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 												.cmp_clk(),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.coin_edge(),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.arst_l(), // Templated
						.presyncdata(ctu_ddr0_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						.presyncdata()); // Templated
      ctu_synch_jl_dl u_ctu_ddr1_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));       ctu_synch_jl_dl ( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_( 
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr1_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
												.syncdata(), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 												.cmp_clk(),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.coin_edge(),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.arst_l(), // Templated
						.presyncdata(ctu_ddr1_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						.presyncdata()); // Templated
      ctu_synch_jl_dl u_ctu_ddr2_iodll_rst_dl_l(
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));       ctu_synch_jl_dl (
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_(
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr2_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
												.syncdata(), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 												.cmp_clk(),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.coin_edge(),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.arst_l(), // Templated
						.presyncdata(ctu_ddr2_iodll_rst_jl_l)); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						.presyncdata()); // Templated
      ctu_synch_jl_dl u_ctu_ddr3_iodll_rst_dl_l( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_));       ctu_synch_jl_dl ( 
						 .jbus_rx_sync(jbus_rx_sync_gated),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_( 
						 .jbus_rx_sync(),
                                                 /*AUTOINST*/
						// Outputs
						.syncdata(ctu_ddr3_iodll_rst_l), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
                                                 
												.syncdata(), // Templated
						// Inputs
						.cmp_clk(cmp_clk),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 												.cmp_clk(),
						.coin_edge(coin_edge),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.coin_edge(),
						.arst_l(io_pwron_rst_l), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_),
						.arst_l(), // Templated
						.presyncdata(ctu_ddr3_iodll_rst_jl_l)); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_), 						.presyncdata()); // Templated





endmodule // ctu_clsp_jl_dl


// Local Variables:
// verilog-library-directories:("." "../common/rtl")
// verilog-library-files:("../common/rtl/ctu_lib.v" "../../common/rtl/swrvr_)); 




endmodule 









