#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 17 14:15:02 2020
# Process ID: 12552
# Current directory: /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1
# Command line: vivado -log DuneNvmeTestTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DuneNvmeTestTop.tcl
# Log file: /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/DuneNvmeTestTop.vds
# Journal file: /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DuneNvmeTestTop.tcl -notrace
Command: synth_design -top DuneNvmeTestTop -part xcku115-flva1517-2-e
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_fifo_cc_512_x_16/axis_fifo_cc_512_x_16.xci
/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12771 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.141 ; gain = 195.676 ; free physical = 6336 ; free virtual = 19427
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DuneNvmeTestTop' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:81]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Clk_core' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Clk_core_stub.vhdl:5' bound to instance 'sys_clk_buf' of component 'Clk_core' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Clk_core' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Clk_core_stub.vhdl:15]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'pci_clk_buf0' to cell 'IBUFDS_GTE3' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:208]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'nvme_clk_buf0' to cell 'IBUFDS_GTE3' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:217]
INFO: [Synth 8-3491] module 'Pcie_host' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Pcie_host_stub.vhdl:5' bound to instance 'pcie_host0' of component 'Pcie_host' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Pcie_host' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Pcie_host_stub.vhdl:65]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter Platform bound to: Ultrascale - type: string 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NumBlocksDrop bound to: 2 - type: integer 
	Parameter UseConfigure bound to: 0 - type: bool 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NvmeStorage' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:52' bound to instance 'nvmeStorage0' of component 'NvmeStorage' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:291]
INFO: [Synth 8-638] synthesizing module 'NvmeStorage' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:106]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter Platform bound to: Ultrascale - type: string 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NumBlocksDrop bound to: 2 - type: integer 
	Parameter UseConfigure bound to: 0 - type: bool 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
	Parameter Simulate bound to: 0 - type: bool 
	Parameter FifoSizeBytes bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'AxisDataConvertFifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisDataConvertFifo.vhd:43' bound to instance 'dataConvert0' of component 'AxisDataConvertFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:299]
INFO: [Synth 8-638] synthesizing module 'AxisDataConvertFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisDataConvertFifo.vhd:59]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter FifoSizeBytes bound to: 4096 - type: integer 
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 257 - type: integer 
	Parameter Size bound to: 128 - type: integer 
	Parameter NearFullLevel bound to: 0 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Fifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:48' bound to instance 'fifo0' of component 'Fifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisDataConvertFifo.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Fifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:73]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 257 - type: integer 
	Parameter Size bound to: 128 - type: integer 
	Parameter NearFullLevel bound to: 0 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element noreg.count_reg was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'Fifo' (1#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'AxisDataConvertFifo' (2#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisDataConvertFifo.vhd:59]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter FifoSizeBytes bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'AxisDataConvertFifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisDataConvertFifo.vhd:43' bound to instance 'dataConvert1' of component 'AxisDataConvertFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:311]
INFO: [Synth 8-3491] module 'NvmeStreamMux' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStreamMux.vhd:45' bound to instance 'nvmeStreamMux0' of component 'NvmeStreamMux' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:361]
INFO: [Synth 8-638] synthesizing module 'NvmeStreamMux' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStreamMux.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'NvmeStreamMux' (3#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStreamMux.vhd:61]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter Platform bound to: Ultrascale - type: string 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter PcieCore bound to: 0 - type: integer 
	Parameter UseConfigure bound to: 0 - type: bool 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NvmeStorageUnit' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:56' bound to instance 'nvmeStorageUnit0' of component 'NvmeStorageUnit' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:377]
INFO: [Synth 8-638] synthesizing module 'NvmeStorageUnit' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:102]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter Platform bound to: Ultrascale - type: string 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter PcieCore bound to: 0 - type: integer 
	Parameter UseConfigure bound to: 0 - type: bool 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:394]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:478]
INFO: [Synth 8-3491] module 'RegAccessClockConvertor' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:48' bound to instance 'regClockConvertor' of component 'RegAccessClockConvertor' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:488]
INFO: [Synth 8-638] synthesizing module 'RegAccessClockConvertor' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'RegAccessClockConvertor' (4#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:70]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AxisClockConverter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:45' bound to instance 'axisClockConverter0' of component 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:510]
INFO: [Synth 8-638] synthesizing module 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:61]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Axis_clock_converter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Axis_clock_converter_stub.vhdl:5' bound to instance 'axis_clock_converter0' of component 'axis_clock_converter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Axis_clock_converter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Axis_clock_converter_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'AxisClockConverter' (5#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:61]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AxisClockConverter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:45' bound to instance 'axisClockConverter1' of component 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:522]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AxisClockConverter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:45' bound to instance 'axisClockConverter2' of component 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:534]
INFO: [Synth 8-3491] module 'CdcSingle' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:123' bound to instance 'cdc0' of component 'CdcSingle' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:546]
INFO: [Synth 8-638] synthesizing module 'CdcSingle' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'CdcSingle' (6#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:134]
INFO: [Synth 8-3491] module 'PcieStreamMux' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:53' bound to instance 'pcieStreamMux0' of component 'PcieStreamMux' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:648]
INFO: [Synth 8-638] synthesizing module 'PcieStreamMux' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:72]
	Parameter RegisterOutputs bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'PcieStreamMuxFifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:364' bound to instance 'axisFifo2' of component 'PcieStreamMuxFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:218]
INFO: [Synth 8-638] synthesizing module 'PcieStreamMuxFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'PcieStreamMuxFifo' (7#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:374]
INFO: [Synth 8-3491] module 'PcieStreamMuxFifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:364' bound to instance 'axisFifo3' of component 'PcieStreamMuxFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:231]
INFO: [Synth 8-3491] module 'PcieStreamMuxFifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:364' bound to instance 'axisFifo1' of component 'PcieStreamMuxFifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'PcieStreamMux' (8#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:72]
INFO: [Synth 8-3491] module 'Pcie_nvme0' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Pcie_nvme0_stub.vhdl:5' bound to instance 'pcie_nvme_0' of component 'Pcie_nvme0' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:684]
INFO: [Synth 8-638] synthesizing module 'Pcie_nvme0' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Pcie_nvme0_stub.vhdl:52]
	Parameter NumStreams bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'StreamSwitch' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/StreamSwitch.vhd:51' bound to instance 'streamSwitch0' of component 'StreamSwitch' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:814]
INFO: [Synth 8-638] synthesizing module 'StreamSwitch' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/StreamSwitch.vhd:64]
	Parameter NumStreams bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM streamIn_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM streamOut_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'StreamSwitch' (9#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/StreamSwitch.vhd:64]
	Parameter NumQueueEntries bound to: 16 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'NvmeQueues' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:54' bound to instance 'nvmeQueues0' of component 'NvmeQueues' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:823]
INFO: [Synth 8-638] synthesizing module 'NvmeQueues' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:69]
	Parameter NumQueueEntries bound to: 16 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Ram' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:46' bound to instance 'queueMem0' of component 'Ram' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Ram' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:68]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Ram' (10#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element requestHead1_reg[reply] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'NvmeQueues' (11#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:69]
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
INFO: [Synth 8-3491] module 'NvmeConfig' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeConfig.vhd:50' bound to instance 'nvmeConfig0' of component 'NvmeConfig' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:832]
INFO: [Synth 8-638] synthesizing module 'NvmeConfig' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeConfig.vhd:67]
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
WARNING: [Synth 8-6014] Unused sequential element tag_reg was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeConfig.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'NvmeConfig' (12#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeConfig.vhd:67]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
INFO: [Synth 8-3491] module 'NvmeWrite' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:76' bound to instance 'nvmeWrite0' of component 'NvmeWrite' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:868]
INFO: [Synth 8-638] synthesizing module 'NvmeWrite' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:109]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Ram' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:46' bound to instance 'dataBuffer0' of component 'Ram' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:335]
INFO: [Synth 8-638] synthesizing module 'Ram__parameterized1' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:68]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Ram__parameterized1' (12#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Ram.vhd:68]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 8 - type: integer 
	Parameter NearFullLevel bound to: 6 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Fifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:48' bound to instance 'fifo0' of component 'Fifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:727]
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized1' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:73]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 8 - type: integer 
	Parameter NearFullLevel bound to: 6 - type: integer 
	Parameter RegisterOutputs bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Fifo__parameterized1' (12#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:73]
WARNING: [Synth 8-5858] RAM buffers_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element nvmeReplyHead_reg[dw0] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:684]
WARNING: [Synth 8-6014] Unused sequential element nvmeReplyHead_reg[sqptr] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:684]
WARNING: [Synth 8-6014] Unused sequential element nvmeReplyHead_reg[sqid] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:684]
WARNING: [Synth 8-6014] Unused sequential element p_reg was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element memRequestHead1_reg[reply] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:773]
WARNING: [Synth 8-6014] Unused sequential element memRequestHead1_reg[request] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:773]
WARNING: [Synth 8-6014] Unused sequential element memRequestHead1_reg[count] was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:773]
INFO: [Synth 8-256] done synthesizing module 'NvmeWrite' (13#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:109]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
INFO: [Synth 8-3491] module 'NvmeRead' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:50' bound to instance 'nvmeRead0' of component 'NvmeRead' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:892]
INFO: [Synth 8-638] synthesizing module 'NvmeRead' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:78]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 514 - type: integer 
	Parameter NearFullLevel bound to: 257 - type: integer 
	Parameter RegisterOutputs bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Fifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:48' bound to instance 'fifo0' of component 'Fifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:453]
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized2' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:73]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter Size bound to: 514 - type: integer 
	Parameter NearFullLevel bound to: 257 - type: integer 
	Parameter RegisterOutputs bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Fifo__parameterized2' (13#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'NvmeRead' (14#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'NvmeStorageUnit' (15#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:102]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter Platform bound to: Ultrascale - type: string 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter PcieCore bound to: 1 - type: integer 
	Parameter UseConfigure bound to: 0 - type: bool 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NvmeStorageUnit' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:56' bound to instance 'nvmeStorageUnit1' of component 'NvmeStorageUnit' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:410]
INFO: [Synth 8-638] synthesizing module 'NvmeStorageUnit__parameterized1' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:102]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter Platform bound to: Ultrascale - type: string 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter PcieCore bound to: 1 - type: integer 
	Parameter UseConfigure bound to: 0 - type: bool 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RegAccessClockConvertor' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/RegAccessClockConvertor.vhd:48' bound to instance 'regClockConvertor' of component 'RegAccessClockConvertor' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:488]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AxisClockConverter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:45' bound to instance 'axisClockConverter0' of component 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:510]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AxisClockConverter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:45' bound to instance 'axisClockConverter1' of component 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:522]
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AxisClockConverter' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/AxisClockConverter.vhd:45' bound to instance 'axisClockConverter2' of component 'AxisClockConverter' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:534]
INFO: [Synth 8-3491] module 'CdcSingle' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Cdc.vhd:123' bound to instance 'cdc0' of component 'CdcSingle' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:546]
INFO: [Synth 8-3491] module 'PcieStreamMux' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/PcieStreamMux.vhd:53' bound to instance 'pcieStreamMux0' of component 'PcieStreamMux' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:648]
INFO: [Synth 8-3491] module 'Pcie_nvme1' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Pcie_nvme1_stub.vhdl:5' bound to instance 'pcie_nvme_1' of component 'Pcie_nvme1' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:736]
INFO: [Synth 8-638] synthesizing module 'Pcie_nvme1' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/Pcie_nvme1_stub.vhdl:52]
	Parameter NumStreams bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'StreamSwitch' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/StreamSwitch.vhd:51' bound to instance 'streamSwitch0' of component 'StreamSwitch' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:814]
	Parameter NumQueueEntries bound to: 16 - type: integer 
	Parameter NvmeRegStride bound to: 4 - type: integer 
	Parameter Simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'NvmeQueues' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:54' bound to instance 'nvmeQueues0' of component 'NvmeQueues' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:823]
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
INFO: [Synth 8-3491] module 'NvmeConfig' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeConfig.vhd:50' bound to instance 'nvmeConfig0' of component 'NvmeConfig' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:832]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter ClockPeriod bound to: 64'b0000000000000000000000000000000000000000001111010000100100000000 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
INFO: [Synth 8-3491] module 'NvmeWrite' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:76' bound to instance 'nvmeWrite0' of component 'NvmeWrite' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:868]
	Parameter Simulate bound to: 0 - type: bool 
	Parameter BlockSize bound to: 4096 - type: integer 
	Parameter NvmeBlockSize bound to: 512 - type: integer 
	Parameter NvmeTotalBlocks bound to: 104857600 - type: integer 
INFO: [Synth 8-3491] module 'NvmeRead' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:50' bound to instance 'nvmeRead0' of component 'NvmeRead' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:892]
INFO: [Synth 8-256] done synthesizing module 'NvmeStorageUnit__parameterized1' (15#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorageUnit.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'NvmeStorage' (16#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeStorage.vhd:106]
	Parameter BlockSize bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'NvmeStrmFmtTestData' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:12' bound to instance 'testData0' of component 'NvmeStrmFmtTestData' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:345]
INFO: [Synth 8-638] synthesizing module 'NvmeStrmFmtTestData' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:29]
	Parameter BlockSize bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'nvme_strm_gen_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_gen_blk.vhd:30' bound to instance 'nvme_gen0' of component 'nvme_strm_gen_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:114]
INFO: [Synth 8-638] synthesizing module 'nvme_strm_gen_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_gen_blk.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'nvme_strm_gen_blk' (17#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_gen_blk.vhd:42]
	Parameter tvalid_mod_pat bound to: 32'b11111111111111111111111111111111 
	Parameter tready_mod_pat bound to: 32'b11111111111111111111111111111111 
	Parameter terror_mod_pat bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'axis_stream_flow_mod_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_flow_mod_blk.vhd:25' bound to instance 'nvme_fmod_0' of component 'axis_stream_flow_mod_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:126]
INFO: [Synth 8-638] synthesizing module 'axis_stream_flow_mod_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_flow_mod_blk.vhd:46]
	Parameter tvalid_mod_pat bound to: -1 - type: integer 
	Parameter tready_mod_pat bound to: -1 - type: integer 
	Parameter terror_mod_pat bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_stream_flow_mod_blk' (18#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_flow_mod_blk.vhd:46]
INFO: [Synth 8-3491] module 'nvme_strm_fmt_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:37' bound to instance 'nvme_fmt_0' of component 'nvme_strm_fmt_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:146]
INFO: [Synth 8-638] synthesizing module 'nvme_strm_fmt_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:53]
INFO: [Synth 8-3491] module 'axis_data_fifo_ic_512_x_256' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/axis_data_fifo_ic_512_x_256_stub.vhdl:5' bound to instance 'f0' of component 'axis_data_fifo_ic_512_x_256' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_ic_512_x_256' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/axis_data_fifo_ic_512_x_256_stub.vhdl:22]
INFO: [Synth 8-3491] module 'nvme_pad_inserter_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_pad_inserter_blk.vhd:30' bound to instance 'p0' of component 'nvme_pad_inserter_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:94]
INFO: [Synth 8-638] synthesizing module 'nvme_pad_inserter_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_pad_inserter_blk.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element frame_in_progress_reg was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_pad_inserter_blk.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pcount_reg was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_pad_inserter_blk.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element tfirst_reg was removed.  [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_pad_inserter_blk.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'nvme_pad_inserter_blk' (19#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_pad_inserter_blk.vhd:47]
INFO: [Synth 8-3491] module 'nvme_spkt_splitter_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_spkt_splitter_blk.vhd:30' bound to instance 'p1' of component 'nvme_spkt_splitter_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:113]
INFO: [Synth 8-638] synthesizing module 'nvme_spkt_splitter_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_spkt_splitter_blk.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'nvme_spkt_splitter_blk' (20#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_spkt_splitter_blk.vhd:48]
INFO: [Synth 8-3491] module 'nvme_header_inserter_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_header_inserter_blk.vhd:30' bound to instance 'p2' of component 'nvme_header_inserter_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:132]
INFO: [Synth 8-638] synthesizing module 'nvme_header_inserter_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_header_inserter_blk.vhd:47]
INFO: [Synth 8-3491] module 'nvme_axis_packet_fifo' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_axis_packet_fifo.vhd:30' bound to instance 'f0' of component 'nvme_axis_packet_fifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_header_inserter_blk.vhd:86]
INFO: [Synth 8-638] synthesizing module 'nvme_axis_packet_fifo' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_axis_packet_fifo.vhd:48]
INFO: [Synth 8-3491] module 'axis_data_fifo_ic_512_x_256' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/axis_data_fifo_ic_512_x_256_stub.vhdl:5' bound to instance 'f0' of component 'axis_data_fifo_ic_512_x_256' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_axis_packet_fifo.vhd:80]
INFO: [Synth 8-3491] module 'axis_fifo_cc_512_x_16' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/axis_fifo_cc_512_x_16_stub.vhdl:5' bound to instance 'f1' of component 'axis_fifo_cc_512_x_16' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_axis_packet_fifo.vhd:109]
INFO: [Synth 8-638] synthesizing module 'axis_fifo_cc_512_x_16' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/.Xil/Vivado-12552-excession.phy.bris.ac.uk/realtime/axis_fifo_cc_512_x_16_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'nvme_axis_packet_fifo' (21#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_axis_packet_fifo.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'nvme_header_inserter_blk' (22#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_header_inserter_blk.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'nvme_strm_fmt_blk' (23#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/nvme_strm_fmt.vhd:53]
	Parameter tvalid_mod_pat bound to: 32'b11111111111111111111111111111111 
	Parameter tready_mod_pat bound to: 32'b11111111111111111111111111111111 
	Parameter terror_mod_pat bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'axis_stream_flow_mod_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_flow_mod_blk.vhd:25' bound to instance 'nvme_bmod_0' of component 'axis_stream_flow_mod_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:162]
	Parameter pattern_type bound to: shift - type: string 
INFO: [Synth 8-3491] module 'axis_stream_check_blk' declared at '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_check_blk.vhd:30' bound to instance 'nvme_check_0' of component 'axis_stream_check_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:182]
INFO: [Synth 8-638] synthesizing module 'axis_stream_check_blk' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_check_blk.vhd:45]
	Parameter pattern_type bound to: shift - type: string 
INFO: [Synth 8-256] done synthesizing module 'axis_stream_check_blk' (24#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/axis_stream_check_blk.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'NvmeStrmFmtTestData' (25#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/BlockFormatting/NvmeStrmFmtTestData.vhd:29]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_led_i' to cell 'OBUF' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'DuneNvmeTestTop' (26#1) [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.vhd:81]
WARNING: [Synth 8-3331] design axis_stream_flow_mod_blk has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design nvme_spkt_splitter_blk has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design nvme_pad_inserter_blk has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design NvmeStrmFmtTestData has unconnected port dataOutReady
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[last]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][112]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][111]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][110]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][109]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][108]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][107]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][106]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][105]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][104]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][103]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][102]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][101]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][100]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][99]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][98]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][97]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][96]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][95]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][94]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][93]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][92]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][91]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][90]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][89]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][88]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][87]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][86]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][85]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][84]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][83]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][82]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][81]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][80]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][79]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][78]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][77]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][76]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][75]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][74]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][73]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][72]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][71]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][70]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][69]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][68]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][67]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][66]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][65]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][64]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][63]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][62]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][61]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][60]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][59]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][58]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][57]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][56]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][55]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][54]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][53]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][52]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][51]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][50]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][49]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][48]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][47]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][46]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][45]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][44]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][43]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][42]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][41]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][40]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][39]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][38]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][37]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][36]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][35]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][34]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][33]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][32]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][31]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][30]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][29]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][28]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][27]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][26]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][25]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][24]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][23]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][22]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][21]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][20]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][19]
WARNING: [Synth 8-3331] design NvmeRead has unconnected port replyIn[data][18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2542.871 ; gain = 290.406 ; free physical = 6324 ; free virtual = 19417
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2559.707 ; gain = 307.242 ; free physical = 6336 ; free virtual = 19430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2559.707 ; gain = 307.242 ; free physical = 6336 ; free virtual = 19430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.613 ; gain = 0.000 ; free physical = 6317 ; free virtual = 19411
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter0/synth.axis_clock_converter0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter0/synth.axis_clock_converter0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter1/synth.axis_clock_converter0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter1/synth.axis_clock_converter0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter2/synth.axis_clock_converter0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter2/synth.axis_clock_converter0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter0/synth.axis_clock_converter0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter0/synth.axis_clock_converter0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter1/synth.axis_clock_converter0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter1/synth.axis_clock_converter0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter2/synth.axis_clock_converter0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Axis_clock_converter/Axis_clock_converter/Axis_clock_converter_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter2/synth.axis_clock_converter0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/synth.genpci1.pcie_nvme_1'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit1/synth.genpci1.pcie_nvme_1'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_fifo_cc_512_x_16/axis_fifo_cc_512_x_16/axis_fifo_cc_512_x_16_in_context.xdc] for cell 'testData0/nvme_fmt_0/p2/f0/f1'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_fifo_cc_512_x_16/axis_fifo_cc_512_x_16/axis_fifo_cc_512_x_16_in_context.xdc] for cell 'testData0/nvme_fmt_0/p2/f0/f1'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/synth.genpci0.pcie_nvme_0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc] for cell 'nvmeStorage0/nvmeStorageUnit0/synth.genpci0.pcie_nvme_0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256_in_context.xdc] for cell 'testData0/nvme_fmt_0/p2/f0/f0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256_in_context.xdc] for cell 'testData0/nvme_fmt_0/p2/f0/f0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256_in_context.xdc] for cell 'testData0/nvme_fmt_0/f0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256/axis_data_fifo_ic_512_x_256_in_context.xdc] for cell 'testData0/nvme_fmt_0/f0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Clk_core/Clk_core/Clk_core_in_context.xdc] for cell 'sys_clk_buf'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Clk_core/Clk_core/Clk_core_in_context.xdc] for cell 'sys_clk_buf'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc] for cell 'pcie_host0'
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc] for cell 'pcie_host0'
Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME=~ */nvmeStorageUnit*/phy_rdy_out}'. [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.xdc:51]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME=~ */nvmeStorageUnit*/user_lnk_up}'. [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.xdc:52]
Finished Parsing XDC File [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DuneNvmeTestTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/DuneNvmeTestTop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DuneNvmeTestTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DuneNvmeTestTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.402 ; gain = 0.000 ; free physical = 6193 ; free virtual = 19287
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2733.402 ; gain = 0.000 ; free physical = 6193 ; free virtual = 19287
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter0/synth.axis_clock_converter0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter1/synth.axis_clock_converter0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nvmeStorage0/nvmeStorageUnit0/axisClockConverter2/synth.axis_clock_converter0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter0/synth.axis_clock_converter0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter1/synth.axis_clock_converter0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nvmeStorage0/nvmeStorageUnit1/axisClockConverter2/synth.axis_clock_converter0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.234 ; gain = 496.770 ; free physical = 6314 ; free virtual = 19407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.234 ; gain = 496.770 ; free physical = 6314 ; free virtual = 19407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_rxp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_rxp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for nvme1_exp_txp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme1_exp_txp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme1/Pcie_nvme1/Pcie_nvme1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_rxp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_rxp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for nvme0_exp_txp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for nvme0_exp_txp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_nvme0/Pcie_nvme0/Pcie_nvme0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Clk_core/Clk_core/Clk_core_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Clk_core/Clk_core/Clk_core_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Clk_core/Clk_core/Clk_core_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Clk_core/Clk_core/Clk_core_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.srcs/sources_1/ip/Pcie_host/Pcie_host/Pcie_host_in_context.xdc, line 35).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit0/axisClockConverter0/\synth.axis_clock_converter0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit0/axisClockConverter1/\synth.axis_clock_converter0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit0/axisClockConverter2/\synth.axis_clock_converter0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit1/axisClockConverter0/\synth.axis_clock_converter0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit1/axisClockConverter1/\synth.axis_clock_converter0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit1/axisClockConverter2/\synth.axis_clock_converter0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit1/\synth.genpci1.pcie_nvme_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for testData0/nvme_fmt_0/p2/f0/f1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nvmeStorage0/nvmeStorageUnit0/\synth.genpci0.pcie_nvme_0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for testData0/nvme_fmt_0/p2/f0/f0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for testData0/nvme_fmt_0/f0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_clk_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_host0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.234 ; gain = 496.770 ; free physical = 6313 ; free virtual = 19407
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'demuxState_reg' in module 'NvmeStreamMux'
INFO: [Synth 8-802] inferred FSM for state register 'muxState_reg' in module 'NvmeStreamMux'
INFO: [Synth 8-802] inferred FSM for state register 'reg.muxState_reg' in module 'PcieStreamMux'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'NvmeConfig'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:140]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'nvmeReplyHead_reg[cid]' and it is trimmed from '16' to '8' bits. [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeWrite.vhd:684]
INFO: [Synth 8-5544] ROM "timeUs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/Fifo.vhd:198]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:431]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeRead.vhd:251]
INFO: [Synth 8-802] inferred FSM for state register 'memState_reg' in module 'NvmeRead'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       demux_state_start |                              010 |                               00
 demux_state_sendpacket1 |                              001 |                               10
 demux_state_sendpacket0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'demuxState_reg' using encoding 'one-hot' in module 'NvmeStreamMux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         mux_state_start |                              010 |                               00
   mux_state_sendpacket0 |                              100 |                               01
   mux_state_sendpacket1 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'muxState_reg' using encoding 'one-hot' in module 'NvmeStreamMux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          mux_state_head |                              001 |                               00
   mux_state_sendpacket2 |                              010 |                               01
   mux_state_sendpacket3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg.muxState_reg' using encoding 'one-hot' in module 'PcieStreamMux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                              000 |                              000
             state_delay |                              001 |                              001
         state_next_item |                              010 |                              010
         state_next_data |                              011 |                              011
     state_item_complete |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'NvmeConfig'
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"Ram__parameterized1:/memory_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "Ram__parameterized1:/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "Ram__parameterized1:/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "Ram__parameterized1:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Ram__parameterized1:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "Ram__parameterized1:/memory_reg"
INFO: [Synth 8-6904] The RAM "Fifo__parameterized1:/noreg.memory_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NvmeWrite:/processQueue_reg" of size (depth=9 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Fifo__parameterized2:/reg.memory_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Fifo__parameterized2:/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Fifo__parameterized2:/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Fifo__parameterized2:/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "Fifo__parameterized2:/reg.memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           memstate_idle |                              001 |                               00
          memstate_write |                              010 |                               10
           memstate_next |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memState_reg' using encoding 'one-hot' in module 'NvmeRead'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.234 ; gain = 496.770 ; free physical = 6299 ; free virtual = 19394
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |NvmeStorage__GB0     |           1|     26382|
|2     |NvmeStorage__GB1     |           1|     24250|
|3     |DuneNvmeTestTop__GC0 |           1|      4510|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 26    
	   4 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 30    
	               40 Bit    Registers := 6     
	               32 Bit    Registers := 90    
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 60    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 158   
+---RAMs : 
	             256K Bit         RAMs := 2     
	              64K Bit         RAMs := 2     
	              32K Bit         RAMs := 4     
	             1024 Bit         RAMs := 2     
	               27 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 39    
	   5 Input    128 Bit        Muxes := 4     
	   7 Input    128 Bit        Muxes := 2     
	  35 Input    121 Bit        Muxes := 2     
	  34 Input    121 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 36    
	   5 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 10    
	  16 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 6     
	  14 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 35    
	  16 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 12    
	  13 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 37    
	  13 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 203   
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 50    
	   8 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 48    
	  16 Input      1 Bit        Muxes := 60    
	   5 Input      1 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 76    
	   9 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AxisDataConvertFifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AxisDataConvertFifo 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module NvmeStreamMux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
Module RegAccessClockConvertor__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module CdcSingle__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PcieStreamMuxFifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PcieStreamMuxFifo__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PcieStreamMuxFifo__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PcieStreamMux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module StreamSwitch__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module NvmeQueues__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 24    
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module NvmeConfig__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	  35 Input    121 Bit        Muxes := 1     
	  34 Input    121 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module Ram__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module Fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NvmeWrite__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 26    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---RAMs : 
	               27 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 5     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 38    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 14    
Module Fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NvmeRead__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module NvmeStorageUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module RegAccessClockConvertor 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module CdcSingle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PcieStreamMuxFifo__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PcieStreamMuxFifo__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PcieStreamMuxFifo 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PcieStreamMux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module StreamSwitch 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module NvmeQueues 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 24    
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module NvmeConfig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	  35 Input    121 Bit        Muxes := 1     
	  34 Input    121 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module Ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module Fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NvmeWrite 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 26    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---RAMs : 
	               27 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 5     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 38    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 14    
Module Fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NvmeRead 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module NvmeStorageUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NvmeStorage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module nvme_strm_gen_blk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_stream_flow_mod_blk__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module nvme_pad_inserter_blk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module nvme_spkt_splitter_blk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module nvme_header_inserter_blk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axis_stream_flow_mod_blk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module axis_stream_check_blk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'queueIn_reg[1:0]' into 'queueIn_reg[1:0]' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:219]
INFO: [Synth 8-4471] merging register 'queueIn_reg[1:0]' into 'queueIn_reg[1:0]' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:219]
INFO: [Synth 8-6904] The RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/fifo0/noreg.memory_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/processQueue_reg" of size (depth=9 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'queueIn_reg[1:0]' into 'queueIn_reg[1:0]' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:219]
INFO: [Synth 8-4471] merging register 'queueIn_reg[1:0]' into 'queueIn_reg[1:0]' [/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/src/NvmeQueues.vhd:219]
INFO: [Synth 8-6904] The RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/fifo0/noreg.memory_reg" of size (depth=8 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/processQueue_reg" of size (depth=9 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-6904] The RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/processQueue_reg" of size (depth=9 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg"
INFO: [Synth 8-6904] The RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/processQueue_reg" of size (depth=9 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/\error_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/\error_reg[15] )
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[16]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[16]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[17]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[17]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[18]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[18]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[19]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[19]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[20]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[20]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[21]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[21]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[22]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[22]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[23]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[23]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[24]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[24]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[25]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[25]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[26]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[26]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[27]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[27]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[28]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[28]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[29]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[29]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[30]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[30]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/error_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/\error_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/\error_reg[31] )
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[0]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[1]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[1]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[2]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[2]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[3]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[3]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[4]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[4]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[5]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[5]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg_rep[6]' (FDRE) to 'nvmeStorage0i_1/dataConvert1/fifo0/noreg.readPos_reg[6]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[0]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[1]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[1]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[2]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[2]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[3]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[3]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[4]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[4]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[5]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[5]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[6]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[6]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[7]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[7]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[8]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[8]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg_rep[9]' (FDRE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0/fifo0/reg.readPos_reg[9]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg_rep[0]' (FDRE) to 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg[0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg_rep[1]' (FDRE) to 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg[1]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg_rep[2]' (FDRE) to 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg[2]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg_rep[3]' (FDRE) to 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg[3]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg_rep[4]' (FDRE) to 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg[4]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg_rep[5]' (FDRE) to 'nvmeStorage0i_1/dataConvert0/fifo0/noreg.readPos_reg[5]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][5]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][6]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][7]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][8]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][9]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][10]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][11]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[error][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][12]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][2]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[error][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][13]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[error][2]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][14]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[error][3]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][15]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[byteCount][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[byteCount][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][16]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[byteCount][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[byteCount][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[status][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][17]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][18]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][19]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][20]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][21]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][22]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][23]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][24]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][25]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][26]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][27]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][28]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][29]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][30]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[address][31]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][1]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[status][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[status][1]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/memReplyHead_reg[status][2]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[status][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/replyHead_reg[status][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0/\memReplyHead_reg[status][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/\replyHead_reg[status][2] )
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[count][0]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][2]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[count][1]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[count][2]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[count][3]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[count][4]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Synth 8-3886] merging instance 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[count][5]' (FDE) to 'nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/doorbellReqHead_reg[tag][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/\doorbellReqHead_reg[tag][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0/\doorbellReqHead_reg[tag][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/\error_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/\error_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/\error_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0/\error_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0/\memReplyHead_reg[status][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeQueues0/\replyHead_reg[status][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeQueues0/\doorbellReqHead_reg[tag][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nvmeStorage0i_2/nvmeStorageUnit0/nvmeQueues0/\doorbellReqHead_reg[tag][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/plusOp_inferred /\testData0/nvme_check_0/count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/length_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/data_pattern_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testData0/nvme_check_0/byte_error_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_10/\testData0/nvme_fmt_0/p2/sub_pkt_count_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 2749.234 ; gain = 496.770 ; free physical = 6223 ; free virtual = 19337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                  | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0 | queueMem0/memory_reg   | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0  | dataBuffer0/memory_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0   | fifo0/reg.memory_reg   | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeQueues0 | queueMem0/memory_reg   | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0  | dataBuffer0/memory_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0   | fifo0/reg.memory_reg   | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
+---------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name                                 | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------+-------------------------------------+-----------+----------------------+----------------+
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0 | fifo0/noreg.memory_reg              | Implied   | 8 x 128              | RAM32M16 x 10	 | 
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0 | processQueue_reg                    | Implied   | 16 x 3               | RAM32M16 x 1	  | 
|DuneNvmeTestTop                             | dataConvert1/fifo0/noreg.memory_reg | Implied   | 128 x 257            | RAM64M8 x 74	  | 
|DuneNvmeTestTop                             | dataConvert0/fifo0/noreg.memory_reg | Implied   | 128 x 257            | RAM64M8 x 74	  | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0 | fifo0/noreg.memory_reg              | Implied   | 8 x 128              | RAM32M16 x 10	 | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0 | processQueue_reg                    | Implied   | 16 x 3               | RAM32M16 x 1	  | 
+--------------------------------------------+-------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |NvmeStorage__GB0     |           1|     17639|
|2     |NvmeStorage__GB1     |           1|     14359|
|3     |DuneNvmeTestTop__GC0 |           1|      1952|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:58 . Memory (MB): peak = 2789.809 ; gain = 537.344 ; free physical = 5993 ; free virtual = 19107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:02:07 . Memory (MB): peak = 2833.848 ; gain = 581.383 ; free physical = 5958 ; free virtual = 19072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                  | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeQueues0 | queueMem0/memory_reg   | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0  | dataBuffer0/memory_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeRead0   | fifo0/reg.memory_reg   | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeQueues0 | queueMem0/memory_reg   | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0  | dataBuffer0/memory_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeRead0   | fifo0/reg.memory_reg   | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
+---------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+--------------------------------------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name                                 | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------+-------------------------------------+-----------+----------------------+----------------+
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0 | fifo0/noreg.memory_reg              | Implied   | 8 x 128              | RAM32M16 x 10	 | 
|nvmeStorage0i_1/nvmeStorageUnit1/nvmeWrite0 | processQueue_reg                    | Implied   | 16 x 3               | RAM32M16 x 1	  | 
|DuneNvmeTestTop                             | dataConvert1/fifo0/noreg.memory_reg | Implied   | 128 x 257            | RAM64M8 x 74	  | 
|DuneNvmeTestTop                             | dataConvert0/fifo0/noreg.memory_reg | Implied   | 128 x 257            | RAM64M8 x 74	  | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0 | fifo0/noreg.memory_reg              | Implied   | 8 x 128              | RAM32M16 x 10	 | 
|nvmeStorage0i_2/nvmeStorageUnit0/nvmeWrite0 | processQueue_reg                    | Implied   | 16 x 3               | RAM32M16 x 1	  | 
+--------------------------------------------+-------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |DuneNvmeTestTop__GC0 |           1|      1952|
|2     |DuneNvmeTestTop_GT0  |           1|     31998|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeQueues0/queueMem0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeQueues0/queueMem0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeWrite0/dataBuffer0/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit1/nvmeRead0/fifo0/reg.memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeQueues0/queueMem0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeQueues0/queueMem0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeWrite0/dataBuffer0/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance nvmeStorage0/nvmeStorageUnit0/nvmeRead0/fifo0/reg.memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:02:15 . Memory (MB): peak = 2896.426 ; gain = 643.961 ; free physical = 5946 ; free virtual = 19060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:19 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5944 ; free virtual = 19058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:19 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5944 ; free virtual = 19058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5943 ; free virtual = 19057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5943 ; free virtual = 19057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5944 ; free virtual = 19058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5944 ; free virtual = 19058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DuneNvmeTestTop | testData0/nvme_fmod_0/tr_sr_reg[31] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DuneNvmeTestTop | testData0/nvme_fmod_0/tv_sr_reg[31] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DuneNvmeTestTop | testData0/nvme_bmod_0/tv_sr_reg[31] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DuneNvmeTestTop | testData0/nvme_fmod_0/te_reg        | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DuneNvmeTestTop | testData0/nvme_bmod_0/te_reg        | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Clk_core                    |         1|
|2     |Pcie_host                   |         1|
|3     |Pcie_nvme0                  |         1|
|4     |Axis_clock_converter        |         6|
|5     |Pcie_nvme1                  |         1|
|6     |axis_data_fifo_ic_512_x_256 |         2|
|7     |axis_fifo_cc_512_x_16       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |Axis_clock_converter_bbox_3        |     1|
|2     |Axis_clock_converter_bbox_3__10    |     1|
|3     |Axis_clock_converter_bbox_3__6     |     1|
|4     |Axis_clock_converter_bbox_3__7     |     1|
|5     |Axis_clock_converter_bbox_3__8     |     1|
|6     |Axis_clock_converter_bbox_3__9     |     1|
|7     |Clk_core_bbox_1                    |     1|
|8     |Pcie_host_bbox_2                   |     1|
|9     |Pcie_nvme0_bbox_4                  |     1|
|10    |Pcie_nvme1_bbox_5                  |     1|
|11    |axis_data_fifo_ic_512_x_256_bbox_6 |     1|
|12    |axis_data_fifo_ic_512_x_256_bbox_7 |     1|
|13    |axis_fifo_cc_512_x_16_bbox_8       |     1|
|14    |CARRY8                             |   202|
|15    |IBUFDS_GTE3                        |     2|
|16    |LUT1                               |   239|
|17    |LUT2                               |  2198|
|18    |LUT3                               |  1228|
|19    |LUT4                               |  1735|
|20    |LUT5                               |  1866|
|21    |LUT6                               |  2267|
|22    |MUXF7                              |   228|
|23    |RAM32M16                           |    22|
|24    |RAM64M8                            |   148|
|25    |RAMB18E2                           |     2|
|26    |RAMB36E2                           |     4|
|27    |RAMB36E2_1                         |     6|
|28    |RAMB36E2_2                         |     6|
|29    |RAMB36E2_3                         |     2|
|30    |RAMB36E2_4                         |     8|
|31    |SRLC32E                            |     5|
|32    |FDRE                               |  6810|
|33    |FDSE                               |   140|
|34    |IBUF                               |     1|
|35    |OBUF                               |     9|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------+------+
|      |Instance                  |Module                          |Cells |
+------+--------------------------+--------------------------------+------+
|1     |top                       |                                | 19763|
|2     |  nvmeStorage0            |NvmeStorage                     | 17943|
|3     |    dataConvert0          |AxisDataConvertFifo             |   562|
|4     |      fifo0               |Fifo_19                         |   431|
|5     |    dataConvert1          |AxisDataConvertFifo_1           |   567|
|6     |      fifo0               |Fifo                            |   436|
|7     |    nvmeStorageUnit0      |NvmeStorageUnit                 |  8310|
|8     |      axisClockConverter0 |AxisClockConverter__xdcDup__1   |   153|
|9     |      axisClockConverter1 |AxisClockConverter__xdcDup__2   |   147|
|10    |      axisClockConverter2 |AxisClockConverter__xdcDup__3   |   147|
|11    |      cdc0                |CdcSingle_4                     |     3|
|12    |      nvmeConfig0         |NvmeConfig_5                    |   305|
|13    |      nvmeQueues0         |NvmeQueues_6                    |   842|
|14    |        queueMem0         |Ram_18                          |   198|
|15    |      nvmeRead0           |NvmeRead_7                      |  1011|
|16    |        fifo0             |Fifo__parameterized2_17         |   179|
|17    |      nvmeWrite0          |NvmeWrite_8                     |  2520|
|18    |        dataBuffer0       |Ram__parameterized1_15          |    14|
|19    |        fifo0             |Fifo__parameterized1_16         |    53|
|20    |      pcieStreamMux0      |PcieStreamMux_9                 |  1382|
|21    |        \reg.axisFifo1    |PcieStreamMuxFifo_12            |   555|
|22    |        \reg.axisFifo2    |PcieStreamMuxFifo_13            |   410|
|23    |        \reg.axisFifo3    |PcieStreamMuxFifo_14            |   410|
|24    |      regClockConvertor   |RegAccessClockConvertor_10      |   432|
|25    |      streamSwitch0       |StreamSwitch_11                 |   774|
|26    |    nvmeStorageUnit1      |NvmeStorageUnit__parameterized1 |  8296|
|27    |      axisClockConverter0 |AxisClockConverter__xdcDup__4   |   153|
|28    |      axisClockConverter1 |AxisClockConverter__xdcDup__5   |   153|
|29    |      axisClockConverter2 |AxisClockConverter              |   148|
|30    |      cdc0                |CdcSingle                       |     2|
|31    |      nvmeConfig0         |NvmeConfig                      |   305|
|32    |      nvmeQueues0         |NvmeQueues                      |   842|
|33    |        queueMem0         |Ram                             |   198|
|34    |      nvmeRead0           |NvmeRead                        |  1011|
|35    |        fifo0             |Fifo__parameterized2            |   179|
|36    |      nvmeWrite0          |NvmeWrite                       |  2531|
|37    |        dataBuffer0       |Ram__parameterized1             |    14|
|38    |        fifo0             |Fifo__parameterized1            |    60|
|39    |      pcieStreamMux0      |PcieStreamMux                   |  1382|
|40    |        \reg.axisFifo1    |PcieStreamMuxFifo               |   555|
|41    |        \reg.axisFifo2    |PcieStreamMuxFifo_2             |   410|
|42    |        \reg.axisFifo3    |PcieStreamMuxFifo_3             |   410|
|43    |      regClockConvertor   |RegAccessClockConvertor         |   411|
|44    |      streamSwitch0       |StreamSwitch                    |   763|
|45    |    nvmeStreamMux0        |NvmeStreamMux                   |   161|
|46    |  testData0               |NvmeStrmFmtTestData             |  1496|
|47    |    nvme_bmod_0           |axis_stream_flow_mod_blk        |    17|
|48    |    nvme_fmod_0           |axis_stream_flow_mod_blk_0      |   333|
|49    |    nvme_fmt_0            |nvme_strm_fmt_blk               |   864|
|50    |      p0                  |nvme_pad_inserter_blk           |   298|
|51    |      p1                  |nvme_spkt_splitter_blk          |    27|
|52    |      p2                  |nvme_header_inserter_blk        |   279|
|53    |        f0                |nvme_axis_packet_fifo           |   279|
|54    |    nvme_gen0             |nvme_strm_gen_blk               |   282|
+------+--------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2896.430 ; gain = 643.965 ; free physical = 5944 ; free virtual = 19058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:02:16 . Memory (MB): peak = 2896.430 ; gain = 454.438 ; free physical = 5966 ; free virtual = 19080
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:21 . Memory (MB): peak = 2896.434 ; gain = 643.965 ; free physical = 5966 ; free virtual = 19081
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2896.434 ; gain = 0.000 ; free physical = 6030 ; free virtual = 19144
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.320 ; gain = 0.000 ; free physical = 5972 ; free virtual = 19087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 171 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 22 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 148 instances

INFO: [Common 17-83] Releasing license: Synthesis
448 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:52 . Memory (MB): peak = 2943.320 ; gain = 1303.855 ; free physical = 6124 ; free virtual = 19238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.320 ; gain = 0.000 ; free physical = 6124 ; free virtual = 19238
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/usersc/ag17009/NVMe/BlockFormatting/Test/pl-nvme/vivado/DuneNvmeTest.runs/synth_1/DuneNvmeTestTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DuneNvmeTestTop_utilization_synth.rpt -pb DuneNvmeTestTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 14:18:16 2020...
