0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.sim/sim_1/behav/xsim/glbl.v,1697210496,verilog,,,,glbl,,uvm,,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sim_1/new/tb_riscv.sv,1743250930,systemVerilog,,,,tb_riscv,,uvm,,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v,1743256418,verilog,,,,SPIC;alu;control_unit;csr_registers;immediate_gen;instruction_memory;memory;register_file,,uvm,,,,,,
