

================================================================
== Vitis HLS Report for 'A_IO_L2_in_2_x0'
================================================================
* Date:           Sun Sep 18 09:16:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   959154|  2138802|  3.197 ms|  7.129 ms|  959154|  2138802|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) |    Iteration   |  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_2_x0_loop_1          |   959008|  2138656|  59938 ~ 133666|          -|          -|    16|        no|
        | + A_IO_L2_in_2_x0_loop_2         |    59936|   133664|     3746 ~ 8354|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_2_x0_loop_3       |     3744|     8352|       117 ~ 261|          -|          -|    32|        no|
        |   +++ A_IO_L2_in_2_x0_loop_4     |      114|      114|              19|          -|          -|     6|        no|
        |    ++++ A_IO_L2_in_2_x0_loop_5   |       17|       17|               2|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_2_x0_loop_6   |       16|       16|               2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_2_x0_loop_7     |      144|      144|              18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_2_x0_loop_8   |       16|       16|               2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_2_x0_loop_9     |      114|      114|              19|          -|          -|     6|        no|
        |    ++++ A_IO_L2_in_2_x0_loop_10  |       17|       17|               2|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_2_x0_loop_11  |       16|       16|               2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_2_x0_loop_12    |      144|      144|              18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_2_x0_loop_13  |       16|       16|               2|          -|          -|     8|        no|
        |- A_IO_L2_in_2_x0_loop_14         |      144|      144|              18|          -|          -|     8|        no|
        | + A_IO_L2_in_2_x0_loop_15        |       16|       16|               2|          -|          -|     8|        no|
        +----------------------------------+---------+---------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      351|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      512|      514|     -|
|Multiplexer          |        -|      -|        -|      359|     -|
|Register             |        -|      -|      151|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      663|     1224|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+----------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |       Memory       |              Module              | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_A_ping_V_0_U  |A_IO_L2_in_0_x0_local_A_ping_V_0  |        0|  256|  257|    0|     8|  512|     1|         4096|
    |local_A_pong_V_0_U  |A_IO_L2_in_0_x0_local_A_ping_V_0  |        0|  256|  257|    0|     8|  512|     1|         4096|
    +--------------------+----------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total               |                                  |        0|  512|  514|    0|    16| 1024|     2|         8192|
    +--------------------+----------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_955_fu_589_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_956_fu_601_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_957_fu_407_p2          |         +|   0|  0|  12|           5|           1|
    |add_ln691_958_fu_549_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_959_fu_537_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_960_fu_455_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_961_fu_443_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_962_fu_419_p2          |         +|   0|  0|  13|           6|           1|
    |add_ln691_963_fu_566_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_964_fu_472_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_965_fu_490_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_966_fu_572_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_967_fu_478_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_968_fu_508_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_395_p2              |         +|   0|  0|  12|           5|           1|
    |ap_block_state17                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op156_read_state17  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_read_state9    |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_12_fu_437_p2          |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln870_fu_531_p2             |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln890_801_fu_595_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_802_fu_413_p2         |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_803_fu_612_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_804_fu_425_p2         |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_805_fu_525_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_806_fu_431_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_807_fu_496_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_808_fu_555_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_809_fu_543_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_810_fu_484_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_811_fu_461_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_812_fu_449_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_813_fu_583_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_814_fu_519_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_401_p2             |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state15                 |        or|   0|  0|   2|           1|           1|
    |arb_fu_502_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 351|         143|         106|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  113|         23|    1|         23|
    |ap_done                        |    9|          2|    1|          2|
    |arb_14_reg_247                 |    9|          2|    1|          2|
    |c0_V_reg_174                   |    9|          2|    5|         10|
    |c1_V_reg_199                   |    9|          2|    5|         10|
    |c2_V_reg_223                   |    9|          2|    6|         12|
    |c3_V_12_reg_259                |    9|          2|    4|          8|
    |c3_V_reg_327                   |    9|          2|    4|          8|
    |c4_V_15_reg_339                |    9|          2|    4|          8|
    |c4_V_16_reg_282                |    9|          2|    4|          8|
    |c4_V_17_reg_271                |    9|          2|    4|          8|
    |c4_V_reg_350                   |    9|          2|    4|          8|
    |c6_V_25_reg_305                |    9|          2|    4|          8|
    |c6_V_26_reg_294                |    9|          2|    4|          8|
    |c6_V_reg_373                   |    9|          2|    4|          8|
    |c7_V_13_reg_362                |    9|          2|    4|          8|
    |c7_V_14_reg_316                |    9|          2|    4|          8|
    |c7_V_reg_384                   |    9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_2_x06_blk_n  |    9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_3_x07_blk_n  |    9|          2|    1|          2|
    |fifo_A_PE_2_0_x038_blk_n       |    9|          2|    1|          2|
    |fifo_A_PE_2_0_x038_din         |   14|          3|  512|       1536|
    |intra_trans_en_10_reg_234      |    9|          2|    1|          2|
    |intra_trans_en_9_reg_210       |    9|          2|    1|          2|
    |local_A_ping_V_0_address0      |   20|          4|    3|         12|
    |local_A_pong_V_0_address0      |   14|          3|    3|          9|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  359|         77|  590|       1722|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln691_955_reg_747      |   4|   0|    4|          0|
    |add_ln691_956_reg_755      |   4|   0|    4|          0|
    |add_ln691_957_reg_626      |   5|   0|    5|          0|
    |add_ln691_958_reg_720      |   4|   0|    4|          0|
    |add_ln691_959_reg_712      |   4|   0|    4|          0|
    |add_ln691_960_reg_657      |   4|   0|    4|          0|
    |add_ln691_961_reg_649      |   4|   0|    4|          0|
    |add_ln691_962_reg_634      |   6|   0|    6|          0|
    |add_ln691_965_reg_679      |   4|   0|    4|          0|
    |add_ln691_966_reg_734      |   4|   0|    4|          0|
    |add_ln691_967_reg_671      |   4|   0|    4|          0|
    |add_ln691_968_reg_692      |   4|   0|    4|          0|
    |add_ln691_reg_618          |   5|   0|    5|          0|
    |ap_CS_fsm                  |  22|   0|   22|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |arb_14_reg_247             |   1|   0|    1|          0|
    |c0_V_reg_174               |   5|   0|    5|          0|
    |c1_V_reg_199               |   5|   0|    5|          0|
    |c2_V_reg_223               |   6|   0|    6|          0|
    |c3_V_12_reg_259            |   4|   0|    4|          0|
    |c3_V_reg_327               |   4|   0|    4|          0|
    |c4_V_15_reg_339            |   4|   0|    4|          0|
    |c4_V_16_reg_282            |   4|   0|    4|          0|
    |c4_V_17_reg_271            |   4|   0|    4|          0|
    |c4_V_reg_350               |   4|   0|    4|          0|
    |c6_V_25_reg_305            |   4|   0|    4|          0|
    |c6_V_26_reg_294            |   4|   0|    4|          0|
    |c6_V_reg_373               |   4|   0|    4|          0|
    |c7_V_13_reg_362            |   4|   0|    4|          0|
    |c7_V_14_reg_316            |   4|   0|    4|          0|
    |c7_V_reg_384               |   4|   0|    4|          0|
    |icmp_ln870_12_reg_645      |   1|   0|    1|          0|
    |icmp_ln870_reg_708         |   1|   0|    1|          0|
    |icmp_ln890_808_reg_725     |   1|   0|    1|          0|
    |icmp_ln890_811_reg_662     |   1|   0|    1|          0|
    |intra_trans_en_10_reg_234  |   1|   0|    1|          0|
    |intra_trans_en_9_reg_210   |   1|   0|    1|          0|
    |intra_trans_en_reg_185     |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 151|   0|  151|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|fifo_A_A_IO_L2_in_2_x06_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_2_x06|       pointer|
|fifo_A_A_IO_L2_in_2_x06_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x06|       pointer|
|fifo_A_A_IO_L2_in_2_x06_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x06|       pointer|
|fifo_A_A_IO_L2_in_3_x07_din      |  out|  512|     ap_fifo|  fifo_A_A_IO_L2_in_3_x07|       pointer|
|fifo_A_A_IO_L2_in_3_x07_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x07|       pointer|
|fifo_A_A_IO_L2_in_3_x07_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x07|       pointer|
|fifo_A_PE_2_0_x038_din           |  out|  512|     ap_fifo|       fifo_A_PE_2_0_x038|       pointer|
|fifo_A_PE_2_0_x038_full_n        |   in|    1|     ap_fifo|       fifo_A_PE_2_0_x038|       pointer|
|fifo_A_PE_2_0_x038_write         |  out|    1|     ap_fifo|       fifo_A_PE_2_0_x038|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 2 
4 --> 5 13 3 
5 --> 6 8 10 
6 --> 7 9 
7 --> 6 
8 --> 9 
9 --> 8 5 
10 --> 11 18 4 
11 --> 12 10 
12 --> 11 
13 --> 14 16 10 
14 --> 15 17 
15 --> 14 
16 --> 17 
17 --> 16 13 
18 --> 19 10 
19 --> 18 
20 --> 21 
21 --> 22 20 
22 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.74>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_0_x038, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x07, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x06, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_0_x038, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x07, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x06, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.74ns)   --->   "%local_A_ping_V_0 = alloca i64 1" [./dut.cpp:461]   --->   Operation 29 'alloca' 'local_A_ping_V_0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.74ns)   --->   "%local_A_pong_V_0 = alloca i64 1" [./dut.cpp:463]   --->   Operation 30 'alloca' 'local_A_pong_V_0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln474 = br void" [./dut.cpp:474]   --->   Operation 31 'br' 'br_ln474' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 32 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 33 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 34 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 35 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln474 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader" [./dut.cpp:474]   --->   Operation 37 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln474 = specloopname void @_ssdm_op_SpecLoopName, void @empty_449" [./dut.cpp:474]   --->   Operation 38 'specloopname' 'specloopname_ln474' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln475 = br void" [./dut.cpp:475]   --->   Operation 39 'br' 'br_ln475' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_957, void, i5 0, void %.split36"   --->   Operation 41 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%intra_trans_en_9 = phi i1 1, void, i1 %intra_trans_en, void %.split36"   --->   Operation 42 'phi' 'intra_trans_en_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_957 = add i5 %c1_V, i5 1"   --->   Operation 43 'add' 'add_ln691_957' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln890_802 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 44 'icmp' 'icmp_ln890_802' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %icmp_ln890_802, void %.split34, void" [./dut.cpp:475]   --->   Operation 46 'br' 'br_ln475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_357" [./dut.cpp:475]   --->   Operation 47 'specloopname' 'specloopname_ln475' <Predicate = (!icmp_ln890_802)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln476 = br void" [./dut.cpp:476]   --->   Operation 48 'br' 'br_ln476' <Predicate = (!icmp_ln890_802)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_802)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split34, i6 %add_ln691_962, void %.loopexit436"   --->   Operation 50 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%intra_trans_en_10 = phi i1 %intra_trans_en_9, void %.split34, i1 1, void %.loopexit436"   --->   Operation 51 'phi' 'intra_trans_en_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%arb_14 = phi i1 0, void %.split34, i1 %arb, void %.loopexit436"   --->   Operation 52 'phi' 'arb_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln691_962 = add i6 %c2_V, i6 1"   --->   Operation 53 'add' 'add_ln691_962' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln890_804 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 54 'icmp' 'icmp_ln890_804' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %icmp_ln890_804, void %.split32, void" [./dut.cpp:476]   --->   Operation 56 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_333" [./dut.cpp:476]   --->   Operation 57 'specloopname' 'specloopname_ln476' <Predicate = (!icmp_ln890_804)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln480 = br i1 %arb_14, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:480]   --->   Operation 58 'br' 'br_ln480' <Predicate = (!icmp_ln890_804)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 59 'br' 'br_ln890' <Predicate = (!icmp_ln890_804 & !arb_14)> <Delay = 0.38>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 60 'br' 'br_ln890' <Predicate = (!icmp_ln890_804 & arb_14)> <Delay = 0.38>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (icmp_ln890_804)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%c3_V_12 = phi i4 %add_ln691_964, void %.loopexit432, i4 2, void %.preheader11.preheader"   --->   Operation 62 'phi' 'c3_V_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.65ns)   --->   "%icmp_ln890_806 = icmp_eq  i4 %c3_V_12, i4 8"   --->   Operation 63 'icmp' 'icmp_ln890_806' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %icmp_ln890_806, void %.split26, void" [./dut.cpp:481]   --->   Operation 65 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_702"   --->   Operation 66 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_806)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.65ns)   --->   "%icmp_ln870_12 = icmp_eq  i4 %c3_V_12, i4 2"   --->   Operation 67 'icmp' 'icmp_ln870_12' <Predicate = (!icmp_ln890_806)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %icmp_ln870_12, void %.preheader8.preheader, void %.preheader9.preheader" [./dut.cpp:484]   --->   Operation 68 'br' 'br_ln484' <Predicate = (!icmp_ln890_806)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader8"   --->   Operation 69 'br' 'br_ln890' <Predicate = (!icmp_ln890_806 & !icmp_ln870_12)> <Delay = 0.38>
ST_5 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader9"   --->   Operation 70 'br' 'br_ln890' <Predicate = (!icmp_ln890_806 & icmp_ln870_12)> <Delay = 0.38>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %intra_trans_en_10, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:508]   --->   Operation 71 'br' 'br_ln508' <Predicate = (icmp_ln890_806)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 72 'br' 'br_ln890' <Predicate = (icmp_ln890_806 & intra_trans_en_10)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%c4_V_17 = phi i4 %add_ln691_961, void %.split22, i4 0, void %.preheader8.preheader"   --->   Operation 73 'phi' 'c4_V_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln691_961 = add i4 %c4_V_17, i4 1"   --->   Operation 74 'add' 'add_ln691_961' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.65ns)   --->   "%icmp_ln890_812 = icmp_eq  i4 %c4_V_17, i4 8"   --->   Operation 75 'icmp' 'icmp_ln890_812' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %icmp_ln890_812, void %.split22, void %.loopexit432.loopexit" [./dut.cpp:496]   --->   Operation 77 'br' 'br_ln496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 78 'br' 'br_ln0' <Predicate = (icmp_ln890_812)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln496 = specloopname void @_ssdm_op_SpecLoopName, void @empty_346" [./dut.cpp:496]   --->   Operation 79 'specloopname' 'specloopname_ln496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.21ns)   --->   "%tmp_142 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'read' 'tmp_142' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 81 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %tmp_142" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%c4_V_16 = phi i4 %add_ln691_960, void %.split24, i4 0, void %.preheader9.preheader"   --->   Operation 83 'phi' 'c4_V_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln691_960 = add i4 %c4_V_16, i4 1"   --->   Operation 84 'add' 'add_ln691_960' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.65ns)   --->   "%icmp_ln890_811 = icmp_eq  i4 %c4_V_16, i4 8"   --->   Operation 85 'icmp' 'icmp_ln890_811' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 1.96>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln890_160 = zext i4 %c4_V_16"   --->   Operation 86 'zext' 'zext_ln890_160' <Predicate = (icmp_ln870_12)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870_12)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln890_811, void %.split24, void %.loopexit432.loopexit45" [./dut.cpp:485]   --->   Operation 88 'br' 'br_ln485' <Predicate = (icmp_ln870_12)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln485 = specloopname void @_ssdm_op_SpecLoopName, void @empty_432" [./dut.cpp:485]   --->   Operation 89 'specloopname' 'specloopname_ln485' <Predicate = (icmp_ln870_12 & !icmp_ln890_811)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'tmp' <Predicate = (icmp_ln870_12 & !icmp_ln890_811)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_160" [./dut.cpp:492]   --->   Operation 91 'getelementptr' 'local_A_pong_V_0_addr' <Predicate = (icmp_ln870_12 & !icmp_ln890_811)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.74ns)   --->   "%store_ln492 = store i512 %tmp, i3 %local_A_pong_V_0_addr" [./dut.cpp:492]   --->   Operation 92 'store' 'store_ln492' <Predicate = (icmp_ln870_12 & !icmp_ln890_811)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln870_12 & !icmp_ln890_811)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 94 'br' 'br_ln0' <Predicate = (icmp_ln870_12 & icmp_ln890_811)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln691_964 = add i4 %c3_V_12, i4 1"   --->   Operation 95 'add' 'add_ln691_964' <Predicate = (icmp_ln890_811) | (!icmp_ln870_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 96 'br' 'br_ln0' <Predicate = (icmp_ln890_811) | (!icmp_ln870_12)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.70>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%c6_V_26 = phi i4 %add_ln691_967, void, i4 0, void %.preheader6.preheader"   --->   Operation 97 'phi' 'c6_V_26' <Predicate = (!arb_14 & intra_trans_en_10)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_967 = add i4 %c6_V_26, i4 1"   --->   Operation 98 'add' 'add_ln691_967' <Predicate = (!arb_14 & intra_trans_en_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_810 = icmp_eq  i4 %c6_V_26, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_810' <Predicate = (!arb_14 & intra_trans_en_10)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_14 & intra_trans_en_10)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln509 = br i1 %icmp_ln890_810, void %.split30, void %.loopexit436.loopexit44" [./dut.cpp:509]   --->   Operation 101 'br' 'br_ln509' <Predicate = (!arb_14 & intra_trans_en_10)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_696" [./dut.cpp:509]   --->   Operation 102 'specloopname' 'specloopname_ln509' <Predicate = (!arb_14 & intra_trans_en_10 & !icmp_ln890_810)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln511 = br void" [./dut.cpp:511]   --->   Operation 103 'br' 'br_ln511' <Predicate = (!arb_14 & intra_trans_en_10 & !icmp_ln890_810)> <Delay = 0.38>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!arb_14 & intra_trans_en_10 & icmp_ln890_810)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%c6_V_25 = phi i4 %add_ln691_965, void, i4 0, void %.preheader1.preheader"   --->   Operation 105 'phi' 'c6_V_25' <Predicate = (arb_14 & intra_trans_en_10)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln691_965 = add i4 %c6_V_25, i4 1"   --->   Operation 106 'add' 'add_ln691_965' <Predicate = (arb_14 & intra_trans_en_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.65ns)   --->   "%icmp_ln890_807 = icmp_eq  i4 %c6_V_25, i4 8"   --->   Operation 107 'icmp' 'icmp_ln890_807' <Predicate = (arb_14 & intra_trans_en_10)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_14 & intra_trans_en_10)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln552 = br i1 %icmp_ln890_807, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:552]   --->   Operation 109 'br' 'br_ln552' <Predicate = (arb_14 & intra_trans_en_10)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln552 = specloopname void @_ssdm_op_SpecLoopName, void @empty_378" [./dut.cpp:552]   --->   Operation 110 'specloopname' 'specloopname_ln552' <Predicate = (arb_14 & intra_trans_en_10 & !icmp_ln890_807)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln554 = br void" [./dut.cpp:554]   --->   Operation 111 'br' 'br_ln554' <Predicate = (arb_14 & intra_trans_en_10 & !icmp_ln890_807)> <Delay = 0.38>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 112 'br' 'br_ln0' <Predicate = (arb_14 & intra_trans_en_10 & icmp_ln890_807)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_14, i1 1" [./dut.cpp:568]   --->   Operation 113 'xor' 'arb' <Predicate = (!intra_trans_en_10) | (arb_14 & icmp_ln890_807) | (!arb_14 & icmp_ln890_810)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!intra_trans_en_10) | (arb_14 & icmp_ln890_807) | (!arb_14 & icmp_ln890_810)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.74>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%c7_V_14 = phi i4 %add_ln691_968, void %.split28, i4 0, void %.split30"   --->   Operation 115 'phi' 'c7_V_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln691_968 = add i4 %c7_V_14, i4 1"   --->   Operation 116 'add' 'add_ln691_968' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln890_162 = zext i4 %c7_V_14"   --->   Operation 117 'zext' 'zext_ln890_162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln890_814 = icmp_eq  i4 %c7_V_14, i4 8"   --->   Operation 118 'icmp' 'icmp_ln890_814' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln890_814, void %.split28, void" [./dut.cpp:511]   --->   Operation 120 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_10 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_162" [./dut.cpp:516]   --->   Operation 121 'getelementptr' 'local_A_ping_V_0_addr_10' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load_5 = load i3 %local_A_ping_V_0_addr_10" [./dut.cpp:516]   --->   Operation 122 'load' 'local_A_ping_V_0_load_5' <Predicate = (!icmp_ln890_814)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln890_814)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.96>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln511 = specloopname void @_ssdm_op_SpecLoopName, void @empty_336" [./dut.cpp:511]   --->   Operation 124 'specloopname' 'specloopname_ln511' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load_5 = load i3 %local_A_ping_V_0_addr_10" [./dut.cpp:516]   --->   Operation 125 'load' 'local_A_ping_V_0_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_12 : Operation 126 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_0_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.77>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_963, void %.loopexit434, i4 2, void %.preheader5.preheader"   --->   Operation 128 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.65ns)   --->   "%icmp_ln890_805 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 129 'icmp' 'icmp_ln890_805' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln524 = br i1 %icmp_ln890_805, void %.split16, void" [./dut.cpp:524]   --->   Operation 131 'br' 'br_ln524' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_471"   --->   Operation 132 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_805)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 2"   --->   Operation 133 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_805)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln527 = br i1 %icmp_ln870, void %.preheader2.preheader, void %.preheader3.preheader" [./dut.cpp:527]   --->   Operation 134 'br' 'br_ln527' <Predicate = (!icmp_ln890_805)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 135 'br' 'br_ln890' <Predicate = (!icmp_ln890_805 & !icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 136 'br' 'br_ln890' <Predicate = (!icmp_ln890_805 & icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln551 = br i1 %intra_trans_en_10, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:551]   --->   Operation 137 'br' 'br_ln551' <Predicate = (icmp_ln890_805)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 138 'br' 'br_ln890' <Predicate = (intra_trans_en_10 & icmp_ln890_805)> <Delay = 0.38>

State 14 <SV = 5> <Delay = 0.70>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%c4_V_15 = phi i4 %add_ln691_959, void %.split12, i4 0, void %.preheader2.preheader"   --->   Operation 139 'phi' 'c4_V_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln691_959 = add i4 %c4_V_15, i4 1"   --->   Operation 140 'add' 'add_ln691_959' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.65ns)   --->   "%icmp_ln890_809 = icmp_eq  i4 %c4_V_15, i4 8"   --->   Operation 141 'icmp' 'icmp_ln890_809' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln890_809, void %.split12, void %.loopexit434.loopexit" [./dut.cpp:539]   --->   Operation 143 'br' 'br_ln539' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln890_809)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.43>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln539 = specloopname void @_ssdm_op_SpecLoopName, void @empty_334" [./dut.cpp:539]   --->   Operation 145 'specloopname' 'specloopname_ln539' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (1.21ns)   --->   "%tmp_144 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 146 'read' 'tmp_144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 147 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %tmp_144" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.70>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_958, void %.split14, i4 0, void %.preheader3.preheader"   --->   Operation 149 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln691_958 = add i4 %c4_V, i4 1"   --->   Operation 150 'add' 'add_ln691_958' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.65ns)   --->   "%icmp_ln890_808 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 151 'icmp' 'icmp_ln890_808' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 1.96>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln890_159 = zext i4 %c4_V"   --->   Operation 152 'zext' 'zext_ln890_159' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln528 = br i1 %icmp_ln890_808, void %.split14, void %.loopexit434.loopexit43" [./dut.cpp:528]   --->   Operation 154 'br' 'br_ln528' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln528 = specloopname void @_ssdm_op_SpecLoopName, void @empty_697" [./dut.cpp:528]   --->   Operation 155 'specloopname' 'specloopname_ln528' <Predicate = (icmp_ln870 & !icmp_ln890_808)> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (1.21ns)   --->   "%tmp_143 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'read' 'tmp_143' <Predicate = (icmp_ln870 & !icmp_ln890_808)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_9 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_159" [./dut.cpp:535]   --->   Operation 157 'getelementptr' 'local_A_ping_V_0_addr_9' <Predicate = (icmp_ln870 & !icmp_ln890_808)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.74ns)   --->   "%store_ln535 = store i512 %tmp_143, i3 %local_A_ping_V_0_addr_9" [./dut.cpp:535]   --->   Operation 158 'store' 'store_ln535' <Predicate = (icmp_ln870 & !icmp_ln890_808)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 159 'br' 'br_ln0' <Predicate = (icmp_ln870 & !icmp_ln890_808)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_808)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln691_963 = add i4 %c3_V, i4 1"   --->   Operation 161 'add' 'add_ln691_963' <Predicate = (icmp_ln890_808) | (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln890_808) | (!icmp_ln870)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.74>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%c7_V_13 = phi i4 %add_ln691_966, void %.split18, i4 0, void %.split20"   --->   Operation 163 'phi' 'c7_V_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln691_966 = add i4 %c7_V_13, i4 1"   --->   Operation 164 'add' 'add_ln691_966' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln890_161 = zext i4 %c7_V_13"   --->   Operation 165 'zext' 'zext_ln890_161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.65ns)   --->   "%icmp_ln890_813 = icmp_eq  i4 %c7_V_13, i4 8"   --->   Operation 166 'icmp' 'icmp_ln890_813' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln890_813, void %.split18, void" [./dut.cpp:554]   --->   Operation 168 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr_5 = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_161" [./dut.cpp:559]   --->   Operation 169 'getelementptr' 'local_A_pong_V_0_addr_5' <Predicate = (!icmp_ln890_813)> <Delay = 0.00>
ST_18 : Operation 170 [2/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_5" [./dut.cpp:559]   --->   Operation 170 'load' 'local_A_pong_V_0_load' <Predicate = (!icmp_ln890_813)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln890_813)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 1.96>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln554 = specloopname void @_ssdm_op_SpecLoopName, void @empty_467" [./dut.cpp:554]   --->   Operation 172 'specloopname' 'specloopname_ln554' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_5" [./dut.cpp:559]   --->   Operation 173 'load' 'local_A_pong_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_19 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.70>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_955, void, i4 0, void %.preheader.preheader"   --->   Operation 176 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_955 = add i4 %c6_V, i4 1"   --->   Operation 177 'add' 'add_ln691_955' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.65ns)   --->   "%icmp_ln890_801 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 178 'icmp' 'icmp_ln890_801' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln576 = br i1 %icmp_ln890_801, void %.split6, void %.loopexit" [./dut.cpp:576]   --->   Operation 180 'br' 'br_ln576' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_448" [./dut.cpp:576]   --->   Operation 181 'specloopname' 'specloopname_ln576' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln578 = br void" [./dut.cpp:578]   --->   Operation 182 'br' 'br_ln578' <Predicate = (!icmp_ln890_801)> <Delay = 0.38>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln608 = ret" [./dut.cpp:608]   --->   Operation 183 'ret' 'ret_ln608' <Predicate = (icmp_ln890_801)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.74>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_956, void %.split, i4 0, void %.split6"   --->   Operation 184 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.70ns)   --->   "%add_ln691_956 = add i4 %c7_V, i4 1"   --->   Operation 185 'add' 'add_ln691_956' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 186 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.65ns)   --->   "%icmp_ln890_803 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 187 'icmp' 'icmp_ln890_803' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %icmp_ln890_803, void %.split, void" [./dut.cpp:578]   --->   Operation 189 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:583]   --->   Operation 190 'getelementptr' 'local_A_ping_V_0_addr' <Predicate = (!icmp_ln890_803)> <Delay = 0.00>
ST_21 : Operation 191 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:583]   --->   Operation 191 'load' 'local_A_ping_V_0_load' <Predicate = (!icmp_ln890_803)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 192 'br' 'br_ln0' <Predicate = (icmp_ln890_803)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.96>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_335" [./dut.cpp:578]   --->   Operation 193 'specloopname' 'specloopname_ln578' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:583]   --->   Operation 194 'load' 'local_A_ping_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_22 : Operation 195 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_2_x06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_3_x07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_2_0_x038]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000]
local_A_ping_V_0         (alloca           ) [ 00111111111111111111111]
local_A_pong_V_0         (alloca           ) [ 00111111111111111111000]
br_ln474                 (br               ) [ 01111111111111111111000]
c0_V                     (phi              ) [ 00100000000000000000000]
intra_trans_en           (phi              ) [ 00111111111111111111000]
add_ln691                (add              ) [ 01111111111111111111000]
icmp_ln890               (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln474                 (br               ) [ 00000000000000000000000]
specloopname_ln474       (specloopname     ) [ 00000000000000000000000]
br_ln475                 (br               ) [ 00111111111111111111000]
br_ln890                 (br               ) [ 00111111111111111111111]
c1_V                     (phi              ) [ 00010000000000000000000]
intra_trans_en_9         (phi              ) [ 00011111111111111111000]
add_ln691_957            (add              ) [ 00111111111111111111000]
icmp_ln890_802           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln475                 (br               ) [ 00000000000000000000000]
specloopname_ln475       (specloopname     ) [ 00000000000000000000000]
br_ln476                 (br               ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 01111111111111111111000]
c2_V                     (phi              ) [ 00001000000000000000000]
intra_trans_en_10        (phi              ) [ 00001111111111111111000]
arb_14                   (phi              ) [ 00001111111111111111000]
add_ln691_962            (add              ) [ 00111111111111111111000]
icmp_ln890_804           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln476                 (br               ) [ 00000000000000000000000]
specloopname_ln476       (specloopname     ) [ 00000000000000000000000]
br_ln480                 (br               ) [ 00000000000000000000000]
br_ln890                 (br               ) [ 00111111111111111111000]
br_ln890                 (br               ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00111111111111111111000]
c3_V_12                  (phi              ) [ 00000111110000000000000]
icmp_ln890_806           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln481                 (br               ) [ 00000000000000000000000]
specloopname_ln1616      (specloopname     ) [ 00000000000000000000000]
icmp_ln870_12            (icmp             ) [ 00111111111111111111000]
br_ln484                 (br               ) [ 00000000000000000000000]
br_ln890                 (br               ) [ 00111111111111111111000]
br_ln890                 (br               ) [ 00111111111111111111000]
br_ln508                 (br               ) [ 00000000000000000000000]
br_ln890                 (br               ) [ 00111111111111111111000]
c4_V_17                  (phi              ) [ 00000010000000000000000]
add_ln691_961            (add              ) [ 00111111111111111111000]
icmp_ln890_812           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln496                 (br               ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000]
specloopname_ln496       (specloopname     ) [ 00000000000000000000000]
tmp_142                  (read             ) [ 00000000000000000000000]
write_ln174              (write            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
c4_V_16                  (phi              ) [ 00000011110000000000000]
add_ln691_960            (add              ) [ 00111111111111111111000]
icmp_ln890_811           (icmp             ) [ 00111111011111111111000]
zext_ln890_160           (zext             ) [ 00000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln485                 (br               ) [ 00000000000000000000000]
specloopname_ln485       (specloopname     ) [ 00000000000000000000000]
tmp                      (read             ) [ 00000000000000000000000]
local_A_pong_V_0_addr    (getelementptr    ) [ 00000000000000000000000]
store_ln492              (store            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00000000000000000000000]
add_ln691_964            (add              ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00111111111111111111000]
c6_V_26                  (phi              ) [ 00000000001000000000000]
add_ln691_967            (add              ) [ 00111111111111111111000]
icmp_ln890_810           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln509                 (br               ) [ 00000000000000000000000]
specloopname_ln509       (specloopname     ) [ 00000000000000000000000]
br_ln511                 (br               ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00000000000000000000000]
c6_V_25                  (phi              ) [ 00000000001000000000000]
add_ln691_965            (add              ) [ 00111111111111111111000]
icmp_ln890_807           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln552                 (br               ) [ 00000000000000000000000]
specloopname_ln552       (specloopname     ) [ 00000000000000000000000]
br_ln554                 (br               ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00000000000000000000000]
arb                      (xor              ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00111111111111111111000]
c7_V_14                  (phi              ) [ 00000000000100000000000]
add_ln691_968            (add              ) [ 00111111111111111111000]
zext_ln890_162           (zext             ) [ 00000000000000000000000]
icmp_ln890_814           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln511                 (br               ) [ 00000000000000000000000]
local_A_ping_V_0_addr_10 (getelementptr    ) [ 00000000000010000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
specloopname_ln511       (specloopname     ) [ 00000000000000000000000]
local_A_ping_V_0_load_5  (load             ) [ 00000000000000000000000]
write_ln174              (write            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
c3_V                     (phi              ) [ 00000000000001111100000]
icmp_ln890_805           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln524                 (br               ) [ 00000000000000000000000]
specloopname_ln1616      (specloopname     ) [ 00000000000000000000000]
icmp_ln870               (icmp             ) [ 00111111111111111111000]
br_ln527                 (br               ) [ 00000000000000000000000]
br_ln890                 (br               ) [ 00111111111111111111000]
br_ln890                 (br               ) [ 00111111111111111111000]
br_ln551                 (br               ) [ 00000000000000000000000]
br_ln890                 (br               ) [ 00111111111111111111000]
c4_V_15                  (phi              ) [ 00000000000000100000000]
add_ln691_959            (add              ) [ 00111111111111111111000]
icmp_ln890_809           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln539                 (br               ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000]
specloopname_ln539       (specloopname     ) [ 00000000000000000000000]
tmp_144                  (read             ) [ 00000000000000000000000]
write_ln174              (write            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
c4_V                     (phi              ) [ 00000000000000111100000]
add_ln691_958            (add              ) [ 00111111111111111111000]
icmp_ln890_808           (icmp             ) [ 00111111111111110111000]
zext_ln890_159           (zext             ) [ 00000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln528                 (br               ) [ 00000000000000000000000]
specloopname_ln528       (specloopname     ) [ 00000000000000000000000]
tmp_143                  (read             ) [ 00000000000000000000000]
local_A_ping_V_0_addr_9  (getelementptr    ) [ 00000000000000000000000]
store_ln535              (store            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00000000000000000000000]
add_ln691_963            (add              ) [ 00111111111111111111000]
br_ln0                   (br               ) [ 00111111111111111111000]
c7_V_13                  (phi              ) [ 00000000000000000010000]
add_ln691_966            (add              ) [ 00111111111111111111000]
zext_ln890_161           (zext             ) [ 00000000000000000000000]
icmp_ln890_813           (icmp             ) [ 00111111111111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln554                 (br               ) [ 00000000000000000000000]
local_A_pong_V_0_addr_5  (getelementptr    ) [ 00000000000000000001000]
br_ln0                   (br               ) [ 00111111111111111111000]
specloopname_ln554       (specloopname     ) [ 00000000000000000000000]
local_A_pong_V_0_load    (load             ) [ 00000000000000000000000]
write_ln174              (write            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00111111111111111111000]
c6_V                     (phi              ) [ 00000000000000000000100]
add_ln691_955            (add              ) [ 00100000000000000000111]
icmp_ln890_801           (icmp             ) [ 00000000000000000000111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln576                 (br               ) [ 00000000000000000000000]
specloopname_ln576       (specloopname     ) [ 00000000000000000000000]
br_ln578                 (br               ) [ 00000000000000000000111]
ret_ln608                (ret              ) [ 00000000000000000000000]
c7_V                     (phi              ) [ 00000000000000000000010]
add_ln691_956            (add              ) [ 00000000000000000000111]
zext_ln890               (zext             ) [ 00000000000000000000000]
icmp_ln890_803           (icmp             ) [ 00000000000000000000111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000]
br_ln578                 (br               ) [ 00000000000000000000000]
local_A_ping_V_0_addr    (getelementptr    ) [ 00000000000000000000001]
br_ln0                   (br               ) [ 00100000000000000000111]
specloopname_ln578       (specloopname     ) [ 00000000000000000000000]
local_A_ping_V_0_load    (load             ) [ 00000000000000000000000]
write_ln174              (write            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_2_x06">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x06"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_3_x07">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_2_0_x038">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_2_0_x038"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_271"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1068"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_449"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_357"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_333"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_702"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_346"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_432"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_696"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_378"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_336"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_471"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_334"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_697"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_467"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_448"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_335"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="local_A_ping_V_0_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="local_A_pong_V_0_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="512" slack="0"/>
<pin id="106" dir="0" index="1" bw="512" slack="0"/>
<pin id="107" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_142/7 tmp/9 tmp_144/15 tmp_143/17 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="0"/>
<pin id="113" dir="0" index="2" bw="512" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 write_ln174/15 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="0" index="2" bw="512" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/12 write_ln174/19 write_ln174/22 "/>
</bind>
</comp>

<comp id="125" class="1004" name="local_A_pong_V_0_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_0_addr/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="512" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln492/9 local_A_pong_V_0_load/18 "/>
</bind>
</comp>

<comp id="138" class="1004" name="local_A_ping_V_0_addr_10_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_0_addr_10/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="512" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_A_ping_V_0_load_5/11 store_ln535/17 local_A_ping_V_0_load/21 "/>
</bind>
</comp>

<comp id="151" class="1004" name="local_A_ping_V_0_addr_9_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_0_addr_9/17 "/>
</bind>
</comp>

<comp id="159" class="1004" name="local_A_pong_V_0_addr_5_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_0_addr_5/18 "/>
</bind>
</comp>

<comp id="167" class="1004" name="local_A_ping_V_0_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_0_addr/21 "/>
</bind>
</comp>

<comp id="174" class="1005" name="c0_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="c0_V_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="intra_trans_en_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="intra_trans_en_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c1_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="1"/>
<pin id="201" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c1_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="intra_trans_en_9_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_9 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="intra_trans_en_9_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_9/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="c2_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="c2_V_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="intra_trans_en_10_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_10 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="intra_trans_en_10_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_10/4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="arb_14_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_14 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="arb_14_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_14/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="c3_V_12_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V_12 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="c3_V_12_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="3" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_12/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c4_V_17_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_17 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="c4_V_17_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_17/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="c4_V_16_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_16 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="c4_V_16_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_16/8 "/>
</bind>
</comp>

<comp id="294" class="1005" name="c6_V_26_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_26 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="c6_V_26_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_26/10 "/>
</bind>
</comp>

<comp id="305" class="1005" name="c6_V_25_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_25 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="c6_V_25_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_25/10 "/>
</bind>
</comp>

<comp id="316" class="1005" name="c7_V_14_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_14 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="c7_V_14_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_14/11 "/>
</bind>
</comp>

<comp id="327" class="1005" name="c3_V_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="c3_V_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="3" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/13 "/>
</bind>
</comp>

<comp id="339" class="1005" name="c4_V_15_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_15 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="c4_V_15_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_15/14 "/>
</bind>
</comp>

<comp id="350" class="1005" name="c4_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="c4_V_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/16 "/>
</bind>
</comp>

<comp id="362" class="1005" name="c7_V_13_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_13 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="c7_V_13_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_13/18 "/>
</bind>
</comp>

<comp id="373" class="1005" name="c6_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="c6_V_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/20 "/>
</bind>
</comp>

<comp id="384" class="1005" name="c7_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="c7_V_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/21 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln691_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln890_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln691_957_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_957/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln890_802_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_802/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln691_962_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_962/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln890_804_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_804/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln890_806_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_806/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln870_12_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_12/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln691_961_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_961/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln890_812_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_812/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln691_960_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_960/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln890_811_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_811/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln890_160_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_160/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln691_964_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="2"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_964/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln691_967_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_967/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln890_810_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_810/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln691_965_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_965/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln890_807_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_807/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="arb_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="2"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln691_968_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_968/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln890_162_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_162/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln890_814_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_814/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln890_805_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_805/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln870_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/13 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln691_959_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_959/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln890_809_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_809/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln691_958_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_958/16 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln890_808_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="4" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_808/16 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln890_159_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_159/17 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln691_963_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="2"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_963/17 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln691_966_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_966/18 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln890_161_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_161/18 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln890_813_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_813/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln691_955_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_955/20 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln890_801_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="4" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_801/20 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln691_956_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_956/21 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln890_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/21 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln890_803_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_803/21 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln691_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln691_957_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_957 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln691_962_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_962 "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln870_12_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="2"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870_12 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln691_961_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_961 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln691_960_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_960 "/>
</bind>
</comp>

<comp id="662" class="1005" name="icmp_ln890_811_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_811 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln691_964_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_964 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln691_967_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="0"/>
<pin id="673" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_967 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln691_965_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_965 "/>
</bind>
</comp>

<comp id="687" class="1005" name="arb_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln691_968_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_968 "/>
</bind>
</comp>

<comp id="700" class="1005" name="local_A_ping_V_0_addr_10_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="1"/>
<pin id="702" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_0_addr_10 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln870_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="2"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="712" class="1005" name="add_ln691_959_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_959 "/>
</bind>
</comp>

<comp id="720" class="1005" name="add_ln691_958_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_958 "/>
</bind>
</comp>

<comp id="725" class="1005" name="icmp_ln890_808_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_808 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln691_963_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="1"/>
<pin id="731" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_963 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln691_966_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_966 "/>
</bind>
</comp>

<comp id="742" class="1005" name="local_A_pong_V_0_addr_5_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="1"/>
<pin id="744" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_0_addr_5 "/>
</bind>
</comp>

<comp id="747" class="1005" name="add_ln691_955_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_955 "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln691_956_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_956 "/>
</bind>
</comp>

<comp id="763" class="1005" name="local_A_ping_V_0_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="1"/>
<pin id="765" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="76" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="104" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="76" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="144" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="104" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="131" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="185" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="185" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="185" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="210" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="178" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="178" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="203" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="203" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="227" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="227" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="263" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="263" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="275" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="275" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="286" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="286" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="282" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="476"><net_src comp="259" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="298" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="298" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="309" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="309" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="247" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="26" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="320" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="320" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="523"><net_src comp="320" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="331" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="331" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="343" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="343" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="56" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="354" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="64" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="354" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="56" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="350" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="570"><net_src comp="327" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="366" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="64" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="366" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="587"><net_src comp="366" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="56" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="377" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="377" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="388" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="388" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="616"><net_src comp="388" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="56" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="395" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="629"><net_src comp="407" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="637"><net_src comp="419" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="648"><net_src comp="437" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="443" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="660"><net_src comp="455" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="665"><net_src comp="461" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="472" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="674"><net_src comp="478" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="682"><net_src comp="490" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="690"><net_src comp="502" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="695"><net_src comp="508" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="703"><net_src comp="138" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="711"><net_src comp="531" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="537" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="723"><net_src comp="549" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="728"><net_src comp="555" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="566" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="737"><net_src comp="572" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="745"><net_src comp="159" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="750"><net_src comp="589" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="758"><net_src comp="601" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="766"><net_src comp="167" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_3_x07 | {7 15 }
	Port: fifo_A_PE_2_0_x038 | {12 19 22 }
 - Input state : 
	Port: A_IO_L2_in_2_x0 : fifo_A_A_IO_L2_in_2_x06 | {7 9 15 17 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln474 : 2
	State 3
		add_ln691_957 : 1
		icmp_ln890_802 : 1
		br_ln475 : 2
	State 4
		add_ln691_962 : 1
		icmp_ln890_804 : 1
		br_ln476 : 2
		br_ln480 : 1
	State 5
		icmp_ln890_806 : 1
		br_ln481 : 2
		icmp_ln870_12 : 1
		br_ln484 : 2
	State 6
		add_ln691_961 : 1
		icmp_ln890_812 : 1
		br_ln496 : 2
	State 7
	State 8
		add_ln691_960 : 1
		icmp_ln890_811 : 1
	State 9
		local_A_pong_V_0_addr : 1
		store_ln492 : 2
	State 10
		add_ln691_967 : 1
		icmp_ln890_810 : 1
		br_ln509 : 2
		add_ln691_965 : 1
		icmp_ln890_807 : 1
		br_ln552 : 2
	State 11
		add_ln691_968 : 1
		zext_ln890_162 : 1
		icmp_ln890_814 : 1
		br_ln511 : 2
		local_A_ping_V_0_addr_10 : 2
		local_A_ping_V_0_load_5 : 3
	State 12
		write_ln174 : 1
	State 13
		icmp_ln890_805 : 1
		br_ln524 : 2
		icmp_ln870 : 1
		br_ln527 : 2
	State 14
		add_ln691_959 : 1
		icmp_ln890_809 : 1
		br_ln539 : 2
	State 15
	State 16
		add_ln691_958 : 1
		icmp_ln890_808 : 1
	State 17
		local_A_ping_V_0_addr_9 : 1
		store_ln535 : 2
	State 18
		add_ln691_966 : 1
		zext_ln890_161 : 1
		icmp_ln890_813 : 1
		br_ln554 : 2
		local_A_pong_V_0_addr_5 : 2
		local_A_pong_V_0_load : 3
	State 19
		write_ln174 : 1
	State 20
		add_ln691_955 : 1
		icmp_ln890_801 : 1
		br_ln576 : 2
	State 21
		add_ln691_956 : 1
		zext_ln890 : 1
		icmp_ln890_803 : 1
		br_ln578 : 2
		local_A_ping_V_0_addr : 2
		local_A_ping_V_0_load : 3
	State 22
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_395   |    0    |    12   |
|          |  add_ln691_957_fu_407 |    0    |    12   |
|          |  add_ln691_962_fu_419 |    0    |    13   |
|          |  add_ln691_961_fu_443 |    0    |    12   |
|          |  add_ln691_960_fu_455 |    0    |    12   |
|          |  add_ln691_964_fu_472 |    0    |    12   |
|          |  add_ln691_967_fu_478 |    0    |    12   |
|    add   |  add_ln691_965_fu_490 |    0    |    12   |
|          |  add_ln691_968_fu_508 |    0    |    12   |
|          |  add_ln691_959_fu_537 |    0    |    12   |
|          |  add_ln691_958_fu_549 |    0    |    12   |
|          |  add_ln691_963_fu_566 |    0    |    12   |
|          |  add_ln691_966_fu_572 |    0    |    12   |
|          |  add_ln691_955_fu_589 |    0    |    12   |
|          |  add_ln691_956_fu_601 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_401   |    0    |    9    |
|          | icmp_ln890_802_fu_413 |    0    |    9    |
|          | icmp_ln890_804_fu_425 |    0    |    10   |
|          | icmp_ln890_806_fu_431 |    0    |    9    |
|          |  icmp_ln870_12_fu_437 |    0    |    9    |
|          | icmp_ln890_812_fu_449 |    0    |    9    |
|          | icmp_ln890_811_fu_461 |    0    |    9    |
|          | icmp_ln890_810_fu_484 |    0    |    9    |
|   icmp   | icmp_ln890_807_fu_496 |    0    |    9    |
|          | icmp_ln890_814_fu_519 |    0    |    9    |
|          | icmp_ln890_805_fu_525 |    0    |    9    |
|          |   icmp_ln870_fu_531   |    0    |    9    |
|          | icmp_ln890_809_fu_543 |    0    |    9    |
|          | icmp_ln890_808_fu_555 |    0    |    9    |
|          | icmp_ln890_813_fu_583 |    0    |    9    |
|          | icmp_ln890_801_fu_595 |    0    |    9    |
|          | icmp_ln890_803_fu_612 |    0    |    9    |
|----------|-----------------------|---------|---------|
|    xor   |       arb_fu_502      |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |    grp_read_fu_104    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_110   |    0    |    0    |
|          |    grp_write_fu_118   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          | zext_ln890_160_fu_467 |    0    |    0    |
|          | zext_ln890_162_fu_514 |    0    |    0    |
|   zext   | zext_ln890_159_fu_561 |    0    |    0    |
|          | zext_ln890_161_fu_578 |    0    |    0    |
|          |   zext_ln890_fu_607   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   337   |
|----------|-----------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|local_A_ping_V_0|    0   |   256  |   257  |
|local_A_pong_V_0|    0   |   256  |   257  |
+----------------+--------+--------+--------+
|      Total     |    0   |   512  |   514  |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln691_955_reg_747     |    4   |
|      add_ln691_956_reg_755     |    4   |
|      add_ln691_957_reg_626     |    5   |
|      add_ln691_958_reg_720     |    4   |
|      add_ln691_959_reg_712     |    4   |
|      add_ln691_960_reg_657     |    4   |
|      add_ln691_961_reg_649     |    4   |
|      add_ln691_962_reg_634     |    6   |
|      add_ln691_963_reg_729     |    4   |
|      add_ln691_964_reg_666     |    4   |
|      add_ln691_965_reg_679     |    4   |
|      add_ln691_966_reg_734     |    4   |
|      add_ln691_967_reg_671     |    4   |
|      add_ln691_968_reg_692     |    4   |
|        add_ln691_reg_618       |    5   |
|         arb_14_reg_247         |    1   |
|           arb_reg_687          |    1   |
|          c0_V_reg_174          |    5   |
|          c1_V_reg_199          |    5   |
|          c2_V_reg_223          |    6   |
|         c3_V_12_reg_259        |    4   |
|          c3_V_reg_327          |    4   |
|         c4_V_15_reg_339        |    4   |
|         c4_V_16_reg_282        |    4   |
|         c4_V_17_reg_271        |    4   |
|          c4_V_reg_350          |    4   |
|         c6_V_25_reg_305        |    4   |
|         c6_V_26_reg_294        |    4   |
|          c6_V_reg_373          |    4   |
|         c7_V_13_reg_362        |    4   |
|         c7_V_14_reg_316        |    4   |
|          c7_V_reg_384          |    4   |
|      icmp_ln870_12_reg_645     |    1   |
|       icmp_ln870_reg_708       |    1   |
|     icmp_ln890_808_reg_725     |    1   |
|     icmp_ln890_811_reg_662     |    1   |
|    intra_trans_en_10_reg_234   |    1   |
|    intra_trans_en_9_reg_210    |    1   |
|     intra_trans_en_reg_185     |    1   |
|local_A_ping_V_0_addr_10_reg_700|    3   |
|  local_A_ping_V_0_addr_reg_763 |    3   |
| local_A_pong_V_0_addr_5_reg_742|    3   |
+--------------------------------+--------+
|              Total             |   146  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_118     |  p2  |   2  |  512 |  1024  ||    9    |
|     grp_access_fu_131     |  p0  |   3  |   3  |    9   ||    14   |
|     grp_access_fu_144     |  p0  |   5  |   3  |   15   ||    26   |
|   intra_trans_en_reg_185  |  p0  |   3  |   1  |    3   ||    9    |
|  intra_trans_en_9_reg_210 |  p0  |   2  |   1  |    2   ||    9    |
| intra_trans_en_10_reg_234 |  p0  |   2  |   1  |    2   ||    9    |
|       arb_14_reg_247      |  p0  |   2  |   1  |    2   ||    9    |
|      c3_V_12_reg_259      |  p0  |   2  |   4  |    8   ||    9    |
|      c4_V_16_reg_282      |  p0  |   2  |   4  |    8   ||    9    |
|        c3_V_reg_327       |  p0  |   2  |   4  |    8   ||    9    |
|        c4_V_reg_350       |  p0  |   2  |   4  |    8   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  1089  || 4.42129 ||   121   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   337  |
|   Memory  |    0   |    -   |   512  |   514  |
|Multiplexer|    -   |    4   |    -   |   121  |
|  Register |    -   |    -   |   146  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   658  |   972  |
+-----------+--------+--------+--------+--------+
