Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Jan 14 13:29:20 2018
| Host         : sirius running 64-bit Debian GNU/Linux oldstable-updates (sid)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uc_system_wrapper_timing_summary_routed.rpt -rpx uc_system_wrapper_timing_summary_routed.rpx
| Design       : uc_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/BRAMInterconnect_0/inst/rs_state_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/icconf_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/icconf_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/icconf_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/prev_addr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/rs_state_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_detector/ins_o_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_prescaler/counter_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_prescaler/counter_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_prescaler/counter_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_prescaler/counter_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_prescaler/counter_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uc_system_i/IC_0/inst/u_prescaler/counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.169       -0.847                      5                10664        0.021        0.000                      0                10664        3.000        0.000                       0                  2440  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clock_rtl                         {0.000 5.000}      10.000          100.000         
  clk_out1_uc_system_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_uc_system_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_rtl                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_uc_system_clk_wiz_0_0       -0.169       -0.847                      5                10663        0.021        0.000                      0                10663        3.750        0.000                       0                  2436  
  clkfbout_uc_system_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_uc_system_clk_wiz_0_0  clk_out1_uc_system_clk_wiz_0_0        4.662        0.000                      0                    1        1.812        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_uc_system_clk_wiz_0_0
  To Clock:  clk_out1_uc_system_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.169ns,  Total Violation       -0.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/rd_ptr_next_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_uc_system_clk_wiz_0_0 fall@5.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.972ns (41.196%)  route 2.815ns (58.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 3.489 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=123, routed)         0.721     0.260    uc_system_i/BRAMInterconnect_0/inst/addr_bi[3]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.767 r  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.767    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.101 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0/O[1]
                         net (fo=1, routed)           0.450     1.551    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0_n_8
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.303     1.854 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo[7]_INST_0/O
                         net (fo=3, routed)           0.694     2.548    uc_system_i/IC_0/inst/addr_bi[7]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.672 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4/O
                         net (fo=1, routed)           0.442     3.114    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4_n_2
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.238 f  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3/O
                         net (fo=1, routed)           0.165     3.403    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3_n_2
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.124     3.527 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1/O
                         net (fo=5, routed)           0.342     3.869    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1_n_2
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000     5.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.509     3.489    uc_system_i/IC_0/inst/clk_i
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487     3.976    
                         clock uncertainty           -0.074     3.902    
    SLICE_X49Y62         FDRE (Setup_fdre_C_CE)      -0.202     3.700    uc_system_i/IC_0/inst/rd_ptr_next_reg[0]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/rd_ptr_next_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_uc_system_clk_wiz_0_0 fall@5.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.972ns (41.196%)  route 2.815ns (58.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 3.489 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=123, routed)         0.721     0.260    uc_system_i/BRAMInterconnect_0/inst/addr_bi[3]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.767 r  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.767    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.101 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0/O[1]
                         net (fo=1, routed)           0.450     1.551    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0_n_8
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.303     1.854 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo[7]_INST_0/O
                         net (fo=3, routed)           0.694     2.548    uc_system_i/IC_0/inst/addr_bi[7]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.672 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4/O
                         net (fo=1, routed)           0.442     3.114    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4_n_2
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.238 f  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3/O
                         net (fo=1, routed)           0.165     3.403    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3_n_2
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.124     3.527 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1/O
                         net (fo=5, routed)           0.342     3.869    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1_n_2
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000     5.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.509     3.489    uc_system_i/IC_0/inst/clk_i
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487     3.976    
                         clock uncertainty           -0.074     3.902    
    SLICE_X49Y62         FDRE (Setup_fdre_C_CE)      -0.202     3.700    uc_system_i/IC_0/inst/rd_ptr_next_reg[1]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/rd_ptr_next_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_uc_system_clk_wiz_0_0 fall@5.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.972ns (41.196%)  route 2.815ns (58.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 3.489 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=123, routed)         0.721     0.260    uc_system_i/BRAMInterconnect_0/inst/addr_bi[3]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.767 r  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.767    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.101 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0/O[1]
                         net (fo=1, routed)           0.450     1.551    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0_n_8
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.303     1.854 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo[7]_INST_0/O
                         net (fo=3, routed)           0.694     2.548    uc_system_i/IC_0/inst/addr_bi[7]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.672 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4/O
                         net (fo=1, routed)           0.442     3.114    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4_n_2
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.238 f  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3/O
                         net (fo=1, routed)           0.165     3.403    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3_n_2
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.124     3.527 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1/O
                         net (fo=5, routed)           0.342     3.869    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1_n_2
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000     5.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.509     3.489    uc_system_i/IC_0/inst/clk_i
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487     3.976    
                         clock uncertainty           -0.074     3.902    
    SLICE_X49Y62         FDRE (Setup_fdre_C_CE)      -0.202     3.700    uc_system_i/IC_0/inst/rd_ptr_next_reg[2]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/rd_ptr_next_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_uc_system_clk_wiz_0_0 fall@5.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.972ns (41.196%)  route 2.815ns (58.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 3.489 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=123, routed)         0.721     0.260    uc_system_i/BRAMInterconnect_0/inst/addr_bi[3]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.767 r  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.767    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.101 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0/O[1]
                         net (fo=1, routed)           0.450     1.551    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0_n_8
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.303     1.854 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo[7]_INST_0/O
                         net (fo=3, routed)           0.694     2.548    uc_system_i/IC_0/inst/addr_bi[7]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.672 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4/O
                         net (fo=1, routed)           0.442     3.114    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4_n_2
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.238 f  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3/O
                         net (fo=1, routed)           0.165     3.403    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3_n_2
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.124     3.527 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1/O
                         net (fo=5, routed)           0.342     3.869    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1_n_2
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000     5.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.509     3.489    uc_system_i/IC_0/inst/clk_i
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487     3.976    
                         clock uncertainty           -0.074     3.902    
    SLICE_X49Y62         FDRE (Setup_fdre_C_CE)      -0.202     3.700    uc_system_i/IC_0/inst/rd_ptr_next_reg[3]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/rd_ptr_next_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_uc_system_clk_wiz_0_0 fall@5.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.972ns (41.196%)  route 2.815ns (58.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 3.489 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=123, routed)         0.721     0.260    uc_system_i/BRAMInterconnect_0/inst/addr_bi[3]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.767 r  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.767    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.101 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0/O[1]
                         net (fo=1, routed)           0.450     1.551    uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo0_carry__0_n_8
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.303     1.854 f  uc_system_i/BRAMInterconnect_0/inst/s3_addr_bo[7]_INST_0/O
                         net (fo=3, routed)           0.694     2.548    uc_system_i/IC_0/inst/addr_bi[7]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.672 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4/O
                         net (fo=1, routed)           0.442     3.114    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_4_n_2
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.238 f  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3/O
                         net (fo=1, routed)           0.165     3.403    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_3_n_2
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.124     3.527 r  uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1/O
                         net (fo=5, routed)           0.342     3.869    uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1_n_2
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000     5.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.509     3.489    uc_system_i/IC_0/inst/clk_i
    SLICE_X49Y62         FDRE                                         r  uc_system_i/IC_0/inst/rd_ptr_next_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487     3.976    
                         clock uncertainty           -0.074     3.902    
    SLICE_X49Y62         FDRE (Setup_fdre_C_CE)      -0.202     3.700    uc_system_i/IC_0/inst/rd_ptr_next_reg[4]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.185ns (24.568%)  route 6.709ns (75.432%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.223     0.761    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.124     0.885 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.885    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.283 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.283    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.397 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.397    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.625 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.634    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.748    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.862    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.196 f  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.212     3.407    uc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X52Y66         LUT3 (Prop_lut3_I0_O)        0.303     3.710 r  uc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=32, routed)          4.265     7.976    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y39         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.713     8.692    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480     9.172    
                         clock uncertainty           -0.074     9.098    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.566    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 2.185ns (24.657%)  route 6.676ns (75.343%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 8.700 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.223     0.761    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.124     0.885 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.885    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.283 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.283    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.397 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.397    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.625 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.634    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.748    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.862    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.196 f  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           0.906     3.101    uc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.303     3.404 r  uc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=32, routed)          4.539     7.944    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y36         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.721     8.700    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480     9.180    
                         clock uncertainty           -0.074     9.106    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.574    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 1.347ns (15.552%)  route 7.314ns (84.448%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 8.730 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=3, routed)           0.961     0.499    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.623 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.623    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.155 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.155    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.390 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=131, routed)         6.354     7.744    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y35         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.751     8.730    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480     9.210    
                         clock uncertainty           -0.074     9.136    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741     8.395    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.395    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.185ns (24.775%)  route 6.634ns (75.225%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.223     0.761    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.124     0.885 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.885    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.283 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.283    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.397 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.397    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.625 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.634    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.748    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.862    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.196 f  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           0.906     3.101    uc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.303     3.404 r  uc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=32, routed)          4.497     7.902    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y35         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.716     8.695    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480     9.175    
                         clock uncertainty           -0.074     9.101    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.569    uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/prev_addr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_uc_system_clk_wiz_0_0 fall@5.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.952ns (24.172%)  route 2.987ns (75.828%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.488 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.622    -0.918    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=10, routed)          0.879     0.417    uc_system_i/BRAMInterconnect_0/inst/addr_bi[7]
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124     0.541 f  uc_system_i/BRAMInterconnect_0/inst/s2_en_o_INST_0_i_1/O
                         net (fo=44, routed)          0.510     1.051    uc_system_i/BRAMInterconnect_0/inst/prev_addr_reg[2]
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.124     1.175 f  uc_system_i/BRAMInterconnect_0/inst/s1_addr_bo[3]_INST_0_i_1/O
                         net (fo=40, routed)          0.470     1.645    uc_system_i/BRAMInterconnect_0/inst_n_3
    SLICE_X50Y61         LUT4 (Prop_lut4_I0_O)        0.124     1.769 f  uc_system_i/BRAMInterconnect_0/s3_we_bo[3]_INST_0/O
                         net (fo=3, routed)           0.583     2.352    uc_system_i/IC_0/inst/we_bi[3]
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.476 r  uc_system_i/IC_0/inst/prev_addr[12]_i_1/O
                         net (fo=12, routed)          0.545     3.021    uc_system_i/IC_0/inst/prev_addr0
    SLICE_X51Y61         FDRE                                         r  uc_system_i/IC_0/inst/prev_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000     5.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.508     3.488    uc_system_i/IC_0/inst/clk_i
    SLICE_X51Y61         FDRE                                         r  uc_system_i/IC_0/inst/prev_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487     3.975    
                         clock uncertainty           -0.074     3.901    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.202     3.699    uc_system_i/IC_0/inst/prev_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.205%)  route 0.175ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.558    -0.606    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X49Y69         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[30]/Q
                         net (fo=1, routed)           0.175    -0.303    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[30]
    SLICE_X53Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.823    -0.850    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.022    -0.324    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.437%)  route 0.226ns (61.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.556    -0.608    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y76         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/Q
                         net (fo=1, routed)           0.226    -0.241    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[6]
    SLICE_X53Y75         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.818    -0.855    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y75         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/C
                         clock pessimism              0.504    -0.351    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.070    -0.281    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.704%)  route 0.233ns (62.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.555    -0.609    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y75         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/Q
                         net (fo=1, routed)           0.233    -0.235    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X55Y76         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.819    -0.854    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X55Y76         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.504    -0.350    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.075    -0.275    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.113%)  route 0.169ns (56.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.554    -0.610    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X48Y73         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/Q
                         net (fo=1, routed)           0.169    -0.313    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[14]
    SLICE_X53Y72         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.821    -0.852    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y72         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[14]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)        -0.007    -0.355    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.394%)  route 0.174ns (57.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.556    -0.608    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X48Y72         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[15]/Q
                         net (fo=1, routed)           0.174    -0.306    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[15]
    SLICE_X53Y72         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.821    -0.852    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y72         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)        -0.007    -0.355    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.203%)  route 0.238ns (62.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.555    -0.609    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y75         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]/Q
                         net (fo=1, routed)           0.238    -0.230    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X55Y76         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.819    -0.854    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X55Y76         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.504    -0.350    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.071    -0.279    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.203%)  route 0.238ns (62.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.556    -0.608    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y76         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]/Q
                         net (fo=1, routed)           0.238    -0.229    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[28]
    SLICE_X55Y77         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.821    -0.852    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X55Y77         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.070    -0.278    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.952%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.559    -0.605    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=1, routed)           0.241    -0.224    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[4]
    SLICE_X53Y71         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.822    -0.851    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X53Y71         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.071    -0.276    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.559    -0.605    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/Q
                         net (fo=1, routed)           0.242    -0.222    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[2]
    SLICE_X53Y71         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.822    -0.851    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X53Y71         FDRE                                         r  uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.072    -0.275    uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.503%)  route 0.245ns (63.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.560    -0.604    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X47Y67         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/Q
                         net (fo=1, routed)           0.245    -0.218    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[29]
    SLICE_X53Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.823    -0.850    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y70         FDRE                                         r  uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.071    -0.275    uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_uc_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y27     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y27     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y33     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y33     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y26     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y26     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14     uc_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y70     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y70     uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y60     uc_system_i/IC_0/inst/mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y58     uc_system_i/IC_0/inst/mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y58     uc_system_i/IC_0/inst/mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uc_system_clk_wiz_0_0
  To Clock:  clkfbout_uc_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uc_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   uc_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_uc_system_clk_wiz_0_0
  To Clock:  clk_out1_uc_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/u_detector/prev_ins_reg/CLR
                            (recovery check against rising-edge clock clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.518ns (10.864%)  route 4.250ns (89.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.614    -0.926    uc_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=145, routed)         4.250     3.842    uc_system_i/IC_0/inst/u_detector/rst_i
    SLICE_X28Y64         FDCE                                         f  uc_system_i/IC_0/inst/u_detector/prev_ins_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        1.516     8.496    uc_system_i/IC_0/inst/u_detector/clk_i
    SLICE_X28Y64         FDCE                                         r  uc_system_i/IC_0/inst/u_detector/prev_ins_reg/C
                         clock pessimism              0.487     8.983    
                         clock uncertainty           -0.074     8.909    
    SLICE_X28Y64         FDCE (Recov_fdce_C_CLR)     -0.405     8.504    uc_system_i/IC_0/inst/u_detector/prev_ins_reg
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  4.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/IC_0/inst/u_detector/prev_ins_reg/CLR
                            (removal check against rising-edge clock clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.164ns (8.221%)  route 1.831ns (91.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.557    -0.607    uc_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y68         FDRE                                         r  uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  uc_system_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=145, routed)         1.831     1.388    uc_system_i/IC_0/inst/u_detector/rst_i
    SLICE_X28Y64         FDCE                                         f  uc_system_i/IC_0/inst/u_detector/prev_ins_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz_0/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz_0/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2434, routed)        0.837    -0.836    uc_system_i/IC_0/inst/u_detector/clk_i
    SLICE_X28Y64         FDCE                                         r  uc_system_i/IC_0/inst/u_detector/prev_ins_reg/C
                         clock pessimism              0.504    -0.332    
    SLICE_X28Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    uc_system_i/IC_0/inst/u_detector/prev_ins_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  1.812    





