\t (00:00:02) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:02)     Journal start - Fri Aug 01 10:29:30 2014
\t (00:00:02)         Host=SHANG-X201 User=shang Pid=2472 CPUs=4
\t (00:00:02) 
\t (00:00:02) Opening existing design...
\i (00:00:03) fillin no 
\e (00:00:03) Failed to open design since it is locked - D:/Dropbox/Design/allegroProject/designOnGIt/modificationForLC4500/standard/allegro/STANDARD.brd
\t (00:00:03) Starting new design...
\i (00:00:04) trapsize 1753
\i (00:00:04) trapsize 1644
\i (00:00:04) trapsize 1763
\i (00:00:04) trapsize 1672
\i (00:00:04) trapsize 1774
\i (00:00:04) trapsize 1774
\i (00:00:04) generaledit 
\i (00:00:05) open 
\i (00:00:24) fillin "D:\Dropbox\Design\allegroProject\DesignFilesFromtheBook\Chap9_DesignExamples\Design_Ex1\PCB Editor\analog_ex1.brd"
\i (00:00:24) cd "D:\Dropbox\Design\allegroProject\DesignFilesFromtheBook\Chap9_DesignExamples\Design_Ex1\PCB Editor"
\t (00:00:24) Opening existing design...
\i (00:00:26) fillin yes 
\w (00:00:26) WARNING(SPMHDB-214): Allegro PCB Design XL (legacy) opening an Allegro L design.
\w (00:00:26) WARNING(SPMHDB-213): DRC set to "out of date". This product supports a different DRC set than last product used on drawing.
\w (00:00:26) WARNING(SPMHOD-34): Design was last saved by lower capability product (Allegro L). DRC is set out-of-date, you may wish to update DRC to reflect current rules.
\i (00:00:28) fillin confirm
\i (00:00:28) trapsize 4962
\t (00:00:28)     Journal end - Fri Aug 01 10:29:55 2014
