
lora_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043b4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000860  080044c4  080044c4  000144c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d24  08004d24  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004d24  08004d24  00014d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d2c  08004d2c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d2c  08004d2c  00014d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d30  08004d30  00014d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  20000070  08004da4  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000089c  08004da4  0002089c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b135  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002170  00000000  00000000  0002b1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  0002d340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f0  00000000  00000000  0002de48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018622  00000000  00000000  0002e838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e449  00000000  00000000  00046e5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008638a  00000000  00000000  000552a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db62d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003004  00000000  00000000  000db680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080044ac 	.word	0x080044ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080044ac 	.word	0x080044ac

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b976 	b.w	8000454 <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9e08      	ldr	r6, [sp, #32]
 8000186:	460d      	mov	r5, r1
 8000188:	4604      	mov	r4, r0
 800018a:	4688      	mov	r8, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	d14d      	bne.n	800022c <__udivmoddi4+0xac>
 8000190:	428a      	cmp	r2, r1
 8000192:	4694      	mov	ip, r2
 8000194:	d968      	bls.n	8000268 <__udivmoddi4+0xe8>
 8000196:	fab2 f282 	clz	r2, r2
 800019a:	b152      	cbz	r2, 80001b2 <__udivmoddi4+0x32>
 800019c:	fa01 f302 	lsl.w	r3, r1, r2
 80001a0:	f1c2 0120 	rsb	r1, r2, #32
 80001a4:	fa20 f101 	lsr.w	r1, r0, r1
 80001a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80001ac:	ea41 0803 	orr.w	r8, r1, r3
 80001b0:	4094      	lsls	r4, r2
 80001b2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001b6:	fbb8 f7f1 	udiv	r7, r8, r1
 80001ba:	fa1f fe8c 	uxth.w	lr, ip
 80001be:	fb01 8817 	mls	r8, r1, r7, r8
 80001c2:	fb07 f00e 	mul.w	r0, r7, lr
 80001c6:	0c23      	lsrs	r3, r4, #16
 80001c8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001cc:	4298      	cmp	r0, r3
 80001ce:	d90a      	bls.n	80001e6 <__udivmoddi4+0x66>
 80001d0:	eb1c 0303 	adds.w	r3, ip, r3
 80001d4:	f107 35ff 	add.w	r5, r7, #4294967295
 80001d8:	f080 811e 	bcs.w	8000418 <__udivmoddi4+0x298>
 80001dc:	4298      	cmp	r0, r3
 80001de:	f240 811b 	bls.w	8000418 <__udivmoddi4+0x298>
 80001e2:	3f02      	subs	r7, #2
 80001e4:	4463      	add	r3, ip
 80001e6:	1a1b      	subs	r3, r3, r0
 80001e8:	fbb3 f0f1 	udiv	r0, r3, r1
 80001ec:	fb01 3310 	mls	r3, r1, r0, r3
 80001f0:	fb00 fe0e 	mul.w	lr, r0, lr
 80001f4:	b2a4      	uxth	r4, r4
 80001f6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80001fa:	45a6      	cmp	lr, r4
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x94>
 80001fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000202:	f100 33ff 	add.w	r3, r0, #4294967295
 8000206:	f080 8109 	bcs.w	800041c <__udivmoddi4+0x29c>
 800020a:	45a6      	cmp	lr, r4
 800020c:	f240 8106 	bls.w	800041c <__udivmoddi4+0x29c>
 8000210:	4464      	add	r4, ip
 8000212:	3802      	subs	r0, #2
 8000214:	2100      	movs	r1, #0
 8000216:	eba4 040e 	sub.w	r4, r4, lr
 800021a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800021e:	b11e      	cbz	r6, 8000228 <__udivmoddi4+0xa8>
 8000220:	2300      	movs	r3, #0
 8000222:	40d4      	lsrs	r4, r2
 8000224:	e9c6 4300 	strd	r4, r3, [r6]
 8000228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800022c:	428b      	cmp	r3, r1
 800022e:	d908      	bls.n	8000242 <__udivmoddi4+0xc2>
 8000230:	2e00      	cmp	r6, #0
 8000232:	f000 80ee 	beq.w	8000412 <__udivmoddi4+0x292>
 8000236:	2100      	movs	r1, #0
 8000238:	e9c6 0500 	strd	r0, r5, [r6]
 800023c:	4608      	mov	r0, r1
 800023e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000242:	fab3 f183 	clz	r1, r3
 8000246:	2900      	cmp	r1, #0
 8000248:	d14a      	bne.n	80002e0 <__udivmoddi4+0x160>
 800024a:	42ab      	cmp	r3, r5
 800024c:	d302      	bcc.n	8000254 <__udivmoddi4+0xd4>
 800024e:	4282      	cmp	r2, r0
 8000250:	f200 80fc 	bhi.w	800044c <__udivmoddi4+0x2cc>
 8000254:	1a84      	subs	r4, r0, r2
 8000256:	eb65 0303 	sbc.w	r3, r5, r3
 800025a:	2001      	movs	r0, #1
 800025c:	4698      	mov	r8, r3
 800025e:	2e00      	cmp	r6, #0
 8000260:	d0e2      	beq.n	8000228 <__udivmoddi4+0xa8>
 8000262:	e9c6 4800 	strd	r4, r8, [r6]
 8000266:	e7df      	b.n	8000228 <__udivmoddi4+0xa8>
 8000268:	b902      	cbnz	r2, 800026c <__udivmoddi4+0xec>
 800026a:	deff      	udf	#255	; 0xff
 800026c:	fab2 f282 	clz	r2, r2
 8000270:	2a00      	cmp	r2, #0
 8000272:	f040 8091 	bne.w	8000398 <__udivmoddi4+0x218>
 8000276:	eba1 000c 	sub.w	r0, r1, ip
 800027a:	2101      	movs	r1, #1
 800027c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000280:	fa1f fe8c 	uxth.w	lr, ip
 8000284:	fbb0 f3f7 	udiv	r3, r0, r7
 8000288:	fb07 0013 	mls	r0, r7, r3, r0
 800028c:	0c25      	lsrs	r5, r4, #16
 800028e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000292:	fb0e f003 	mul.w	r0, lr, r3
 8000296:	42a8      	cmp	r0, r5
 8000298:	d908      	bls.n	80002ac <__udivmoddi4+0x12c>
 800029a:	eb1c 0505 	adds.w	r5, ip, r5
 800029e:	f103 38ff 	add.w	r8, r3, #4294967295
 80002a2:	d202      	bcs.n	80002aa <__udivmoddi4+0x12a>
 80002a4:	42a8      	cmp	r0, r5
 80002a6:	f200 80ce 	bhi.w	8000446 <__udivmoddi4+0x2c6>
 80002aa:	4643      	mov	r3, r8
 80002ac:	1a2d      	subs	r5, r5, r0
 80002ae:	fbb5 f0f7 	udiv	r0, r5, r7
 80002b2:	fb07 5510 	mls	r5, r7, r0, r5
 80002b6:	fb0e fe00 	mul.w	lr, lr, r0
 80002ba:	b2a4      	uxth	r4, r4
 80002bc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002c0:	45a6      	cmp	lr, r4
 80002c2:	d908      	bls.n	80002d6 <__udivmoddi4+0x156>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80002cc:	d202      	bcs.n	80002d4 <__udivmoddi4+0x154>
 80002ce:	45a6      	cmp	lr, r4
 80002d0:	f200 80b6 	bhi.w	8000440 <__udivmoddi4+0x2c0>
 80002d4:	4628      	mov	r0, r5
 80002d6:	eba4 040e 	sub.w	r4, r4, lr
 80002da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80002de:	e79e      	b.n	800021e <__udivmoddi4+0x9e>
 80002e0:	f1c1 0720 	rsb	r7, r1, #32
 80002e4:	408b      	lsls	r3, r1
 80002e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80002ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80002ee:	fa25 fa07 	lsr.w	sl, r5, r7
 80002f2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80002f6:	fbba f8f9 	udiv	r8, sl, r9
 80002fa:	fa20 f307 	lsr.w	r3, r0, r7
 80002fe:	fb09 aa18 	mls	sl, r9, r8, sl
 8000302:	408d      	lsls	r5, r1
 8000304:	fa1f fe8c 	uxth.w	lr, ip
 8000308:	431d      	orrs	r5, r3
 800030a:	fa00 f301 	lsl.w	r3, r0, r1
 800030e:	fb08 f00e 	mul.w	r0, r8, lr
 8000312:	0c2c      	lsrs	r4, r5, #16
 8000314:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000318:	42a0      	cmp	r0, r4
 800031a:	fa02 f201 	lsl.w	r2, r2, r1
 800031e:	d90b      	bls.n	8000338 <__udivmoddi4+0x1b8>
 8000320:	eb1c 0404 	adds.w	r4, ip, r4
 8000324:	f108 3aff 	add.w	sl, r8, #4294967295
 8000328:	f080 8088 	bcs.w	800043c <__udivmoddi4+0x2bc>
 800032c:	42a0      	cmp	r0, r4
 800032e:	f240 8085 	bls.w	800043c <__udivmoddi4+0x2bc>
 8000332:	f1a8 0802 	sub.w	r8, r8, #2
 8000336:	4464      	add	r4, ip
 8000338:	1a24      	subs	r4, r4, r0
 800033a:	fbb4 f0f9 	udiv	r0, r4, r9
 800033e:	fb09 4410 	mls	r4, r9, r0, r4
 8000342:	fb00 fe0e 	mul.w	lr, r0, lr
 8000346:	b2ad      	uxth	r5, r5
 8000348:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800034c:	45a6      	cmp	lr, r4
 800034e:	d908      	bls.n	8000362 <__udivmoddi4+0x1e2>
 8000350:	eb1c 0404 	adds.w	r4, ip, r4
 8000354:	f100 35ff 	add.w	r5, r0, #4294967295
 8000358:	d26c      	bcs.n	8000434 <__udivmoddi4+0x2b4>
 800035a:	45a6      	cmp	lr, r4
 800035c:	d96a      	bls.n	8000434 <__udivmoddi4+0x2b4>
 800035e:	3802      	subs	r0, #2
 8000360:	4464      	add	r4, ip
 8000362:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000366:	fba0 9502 	umull	r9, r5, r0, r2
 800036a:	eba4 040e 	sub.w	r4, r4, lr
 800036e:	42ac      	cmp	r4, r5
 8000370:	46c8      	mov	r8, r9
 8000372:	46ae      	mov	lr, r5
 8000374:	d356      	bcc.n	8000424 <__udivmoddi4+0x2a4>
 8000376:	d053      	beq.n	8000420 <__udivmoddi4+0x2a0>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d069      	beq.n	8000450 <__udivmoddi4+0x2d0>
 800037c:	ebb3 0208 	subs.w	r2, r3, r8
 8000380:	eb64 040e 	sbc.w	r4, r4, lr
 8000384:	fa22 f301 	lsr.w	r3, r2, r1
 8000388:	fa04 f707 	lsl.w	r7, r4, r7
 800038c:	431f      	orrs	r7, r3
 800038e:	40cc      	lsrs	r4, r1
 8000390:	e9c6 7400 	strd	r7, r4, [r6]
 8000394:	2100      	movs	r1, #0
 8000396:	e747      	b.n	8000228 <__udivmoddi4+0xa8>
 8000398:	fa0c fc02 	lsl.w	ip, ip, r2
 800039c:	f1c2 0120 	rsb	r1, r2, #32
 80003a0:	fa25 f301 	lsr.w	r3, r5, r1
 80003a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a8:	fa20 f101 	lsr.w	r1, r0, r1
 80003ac:	4095      	lsls	r5, r2
 80003ae:	430d      	orrs	r5, r1
 80003b0:	fbb3 f1f7 	udiv	r1, r3, r7
 80003b4:	fb07 3311 	mls	r3, r7, r1, r3
 80003b8:	fa1f fe8c 	uxth.w	lr, ip
 80003bc:	0c28      	lsrs	r0, r5, #16
 80003be:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003c2:	fb01 f30e 	mul.w	r3, r1, lr
 80003c6:	4283      	cmp	r3, r0
 80003c8:	fa04 f402 	lsl.w	r4, r4, r2
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x260>
 80003ce:	eb1c 0000 	adds.w	r0, ip, r0
 80003d2:	f101 38ff 	add.w	r8, r1, #4294967295
 80003d6:	d22f      	bcs.n	8000438 <__udivmoddi4+0x2b8>
 80003d8:	4283      	cmp	r3, r0
 80003da:	d92d      	bls.n	8000438 <__udivmoddi4+0x2b8>
 80003dc:	3902      	subs	r1, #2
 80003de:	4460      	add	r0, ip
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	fbb0 f3f7 	udiv	r3, r0, r7
 80003e6:	fb07 0013 	mls	r0, r7, r3, r0
 80003ea:	b2ad      	uxth	r5, r5
 80003ec:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80003f0:	fb03 f00e 	mul.w	r0, r3, lr
 80003f4:	42a8      	cmp	r0, r5
 80003f6:	d908      	bls.n	800040a <__udivmoddi4+0x28a>
 80003f8:	eb1c 0505 	adds.w	r5, ip, r5
 80003fc:	f103 38ff 	add.w	r8, r3, #4294967295
 8000400:	d216      	bcs.n	8000430 <__udivmoddi4+0x2b0>
 8000402:	42a8      	cmp	r0, r5
 8000404:	d914      	bls.n	8000430 <__udivmoddi4+0x2b0>
 8000406:	3b02      	subs	r3, #2
 8000408:	4465      	add	r5, ip
 800040a:	1a28      	subs	r0, r5, r0
 800040c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000410:	e738      	b.n	8000284 <__udivmoddi4+0x104>
 8000412:	4631      	mov	r1, r6
 8000414:	4630      	mov	r0, r6
 8000416:	e707      	b.n	8000228 <__udivmoddi4+0xa8>
 8000418:	462f      	mov	r7, r5
 800041a:	e6e4      	b.n	80001e6 <__udivmoddi4+0x66>
 800041c:	4618      	mov	r0, r3
 800041e:	e6f9      	b.n	8000214 <__udivmoddi4+0x94>
 8000420:	454b      	cmp	r3, r9
 8000422:	d2a9      	bcs.n	8000378 <__udivmoddi4+0x1f8>
 8000424:	ebb9 0802 	subs.w	r8, r9, r2
 8000428:	eb65 0e0c 	sbc.w	lr, r5, ip
 800042c:	3801      	subs	r0, #1
 800042e:	e7a3      	b.n	8000378 <__udivmoddi4+0x1f8>
 8000430:	4643      	mov	r3, r8
 8000432:	e7ea      	b.n	800040a <__udivmoddi4+0x28a>
 8000434:	4628      	mov	r0, r5
 8000436:	e794      	b.n	8000362 <__udivmoddi4+0x1e2>
 8000438:	4641      	mov	r1, r8
 800043a:	e7d1      	b.n	80003e0 <__udivmoddi4+0x260>
 800043c:	46d0      	mov	r8, sl
 800043e:	e77b      	b.n	8000338 <__udivmoddi4+0x1b8>
 8000440:	4464      	add	r4, ip
 8000442:	3802      	subs	r0, #2
 8000444:	e747      	b.n	80002d6 <__udivmoddi4+0x156>
 8000446:	3b02      	subs	r3, #2
 8000448:	4465      	add	r5, ip
 800044a:	e72f      	b.n	80002ac <__udivmoddi4+0x12c>
 800044c:	4608      	mov	r0, r1
 800044e:	e706      	b.n	800025e <__udivmoddi4+0xde>
 8000450:	4631      	mov	r1, r6
 8000452:	e6e9      	b.n	8000228 <__udivmoddi4+0xa8>

08000454 <__aeabi_idiv0>:
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop

08000458 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b088      	sub	sp, #32
 800045c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045e:	f107 0310 	add.w	r3, r7, #16
 8000462:	2200      	movs	r2, #0
 8000464:	601a      	str	r2, [r3, #0]
 8000466:	605a      	str	r2, [r3, #4]
 8000468:	609a      	str	r2, [r3, #8]
 800046a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800046c:	4b40      	ldr	r3, [pc, #256]	; (8000570 <MX_GPIO_Init+0x118>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a3f      	ldr	r2, [pc, #252]	; (8000570 <MX_GPIO_Init+0x118>)
 8000472:	f043 0310 	orr.w	r3, r3, #16
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b3d      	ldr	r3, [pc, #244]	; (8000570 <MX_GPIO_Init+0x118>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0310 	and.w	r3, r3, #16
 8000480:	60fb      	str	r3, [r7, #12]
 8000482:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000484:	4b3a      	ldr	r3, [pc, #232]	; (8000570 <MX_GPIO_Init+0x118>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a39      	ldr	r2, [pc, #228]	; (8000570 <MX_GPIO_Init+0x118>)
 800048a:	f043 0304 	orr.w	r3, r3, #4
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b37      	ldr	r3, [pc, #220]	; (8000570 <MX_GPIO_Init+0x118>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0304 	and.w	r3, r3, #4
 8000498:	60bb      	str	r3, [r7, #8]
 800049a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800049c:	4b34      	ldr	r3, [pc, #208]	; (8000570 <MX_GPIO_Init+0x118>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	4a33      	ldr	r2, [pc, #204]	; (8000570 <MX_GPIO_Init+0x118>)
 80004a2:	f043 0308 	orr.w	r3, r3, #8
 80004a6:	6193      	str	r3, [r2, #24]
 80004a8:	4b31      	ldr	r3, [pc, #196]	; (8000570 <MX_GPIO_Init+0x118>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	f003 0308 	and.w	r3, r3, #8
 80004b0:	607b      	str	r3, [r7, #4]
 80004b2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUILDIN_LED_GPIO_Port, BUILDIN_LED_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ba:	482e      	ldr	r0, [pc, #184]	; (8000574 <MX_GPIO_Init+0x11c>)
 80004bc:	f001 fe5f 	bl	800217e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	f248 0120 	movw	r1, #32800	; 0x8020
 80004c6:	482c      	ldr	r0, [pc, #176]	; (8000578 <MX_GPIO_Init+0x120>)
 80004c8:	f001 fe59 	bl	800217e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_Pin|BLUE_LED_Pin|GREEN_LED_Pin, GPIO_PIN_RESET);
 80004cc:	2200      	movs	r2, #0
 80004ce:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 80004d2:	482a      	ldr	r0, [pc, #168]	; (800057c <MX_GPIO_Init+0x124>)
 80004d4:	f001 fe53 	bl	800217e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUILDIN_LED_Pin;
 80004d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004de:	2301      	movs	r3, #1
 80004e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e2:	2300      	movs	r3, #0
 80004e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e6:	2302      	movs	r3, #2
 80004e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUILDIN_LED_GPIO_Port, &GPIO_InitStruct);
 80004ea:	f107 0310 	add.w	r3, r7, #16
 80004ee:	4619      	mov	r1, r3
 80004f0:	4820      	ldr	r0, [pc, #128]	; (8000574 <MX_GPIO_Init+0x11c>)
 80004f2:	f001 fca9 	bl	8001e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RIGHT_BUTTON_Pin|LEFT_BUTTON_Pin;
 80004f6:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80004fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004fc:	2300      	movs	r3, #0
 80004fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000500:	2302      	movs	r3, #2
 8000502:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000504:	f107 0310 	add.w	r3, r7, #16
 8000508:	4619      	mov	r1, r3
 800050a:	481b      	ldr	r0, [pc, #108]	; (8000578 <MX_GPIO_Init+0x120>)
 800050c:	f001 fc9c 	bl	8001e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RESET_Pin|RED_LED_Pin;
 8000510:	f248 0320 	movw	r3, #32800	; 0x8020
 8000514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000516:	2301      	movs	r3, #1
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051e:	2302      	movs	r3, #2
 8000520:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000522:	f107 0310 	add.w	r3, r7, #16
 8000526:	4619      	mov	r1, r3
 8000528:	4813      	ldr	r0, [pc, #76]	; (8000578 <MX_GPIO_Init+0x120>)
 800052a:	f001 fc8d 	bl	8001e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_Pin|BLUE_LED_Pin|GREEN_LED_Pin;
 800052e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000532:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	2301      	movs	r3, #1
 8000536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053c:	2302      	movs	r3, #2
 800053e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000540:	f107 0310 	add.w	r3, r7, #16
 8000544:	4619      	mov	r1, r3
 8000546:	480d      	ldr	r0, [pc, #52]	; (800057c <MX_GPIO_Init+0x124>)
 8000548:	f001 fc7e 	bl	8001e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIO0_Pin|MODE_Pin;
 800054c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000550:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000552:	2300      	movs	r3, #0
 8000554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000556:	2302      	movs	r3, #2
 8000558:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055a:	f107 0310 	add.w	r3, r7, #16
 800055e:	4619      	mov	r1, r3
 8000560:	4806      	ldr	r0, [pc, #24]	; (800057c <MX_GPIO_Init+0x124>)
 8000562:	f001 fc71 	bl	8001e48 <HAL_GPIO_Init>

}
 8000566:	bf00      	nop
 8000568:	3720      	adds	r7, #32
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	40021000 	.word	0x40021000
 8000574:	40011000 	.word	0x40011000
 8000578:	40010c00 	.word	0x40010c00
 800057c:	40010800 	.word	0x40010800

08000580 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000584:	4b12      	ldr	r3, [pc, #72]	; (80005d0 <MX_I2C1_Init+0x50>)
 8000586:	4a13      	ldr	r2, [pc, #76]	; (80005d4 <MX_I2C1_Init+0x54>)
 8000588:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <MX_I2C1_Init+0x50>)
 800058c:	4a12      	ldr	r2, [pc, #72]	; (80005d8 <MX_I2C1_Init+0x58>)
 800058e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <MX_I2C1_Init+0x50>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <MX_I2C1_Init+0x50>)
 8000598:	2200      	movs	r2, #0
 800059a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_I2C1_Init+0x50>)
 800059e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005a4:	4b0a      	ldr	r3, [pc, #40]	; (80005d0 <MX_I2C1_Init+0x50>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_I2C1_Init+0x50>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005b0:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <MX_I2C1_Init+0x50>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005b6:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <MX_I2C1_Init+0x50>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005bc:	4804      	ldr	r0, [pc, #16]	; (80005d0 <MX_I2C1_Init+0x50>)
 80005be:	f001 fdf7 	bl	80021b0 <HAL_I2C_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005c8:	f000 fb27 	bl	8000c1a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	2000008c 	.word	0x2000008c
 80005d4:	40005400 	.word	0x40005400
 80005d8:	000186a0 	.word	0x000186a0

080005dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	; 0x28
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e4:	f107 0314 	add.w	r3, r7, #20
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a1d      	ldr	r2, [pc, #116]	; (800066c <HAL_I2C_MspInit+0x90>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d132      	bne.n	8000662 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fc:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <HAL_I2C_MspInit+0x94>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	4a1b      	ldr	r2, [pc, #108]	; (8000670 <HAL_I2C_MspInit+0x94>)
 8000602:	f043 0308 	orr.w	r3, r3, #8
 8000606:	6193      	str	r3, [r2, #24]
 8000608:	4b19      	ldr	r3, [pc, #100]	; (8000670 <HAL_I2C_MspInit+0x94>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	f003 0308 	and.w	r3, r3, #8
 8000610:	613b      	str	r3, [r7, #16]
 8000612:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000614:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800061a:	2312      	movs	r3, #18
 800061c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061e:	2303      	movs	r3, #3
 8000620:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4619      	mov	r1, r3
 8000628:	4812      	ldr	r0, [pc, #72]	; (8000674 <HAL_I2C_MspInit+0x98>)
 800062a:	f001 fc0d 	bl	8001e48 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800062e:	4b12      	ldr	r3, [pc, #72]	; (8000678 <HAL_I2C_MspInit+0x9c>)
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	627b      	str	r3, [r7, #36]	; 0x24
 8000634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000636:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800063a:	627b      	str	r3, [r7, #36]	; 0x24
 800063c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800063e:	f043 0302 	orr.w	r3, r3, #2
 8000642:	627b      	str	r3, [r7, #36]	; 0x24
 8000644:	4a0c      	ldr	r2, [pc, #48]	; (8000678 <HAL_I2C_MspInit+0x9c>)
 8000646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000648:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <HAL_I2C_MspInit+0x94>)
 800064c:	69db      	ldr	r3, [r3, #28]
 800064e:	4a08      	ldr	r2, [pc, #32]	; (8000670 <HAL_I2C_MspInit+0x94>)
 8000650:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000654:	61d3      	str	r3, [r2, #28]
 8000656:	4b06      	ldr	r3, [pc, #24]	; (8000670 <HAL_I2C_MspInit+0x94>)
 8000658:	69db      	ldr	r3, [r3, #28]
 800065a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000662:	bf00      	nop
 8000664:	3728      	adds	r7, #40	; 0x28
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40005400 	.word	0x40005400
 8000670:	40021000 	.word	0x40021000
 8000674:	40010c00 	.word	0x40010c00
 8000678:	40010000 	.word	0x40010000

0800067c <assembleAndPutTextIntoDisplay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void assembleAndPutTextIntoDisplay(_mode loraMode, char * txt){
 800067c:	b580      	push	{r7, lr}
 800067e:	b086      	sub	sp, #24
 8000680:	af02      	add	r7, sp, #8
 8000682:	4603      	mov	r3, r0
 8000684:	6039      	str	r1, [r7, #0]
 8000686:	71fb      	strb	r3, [r7, #7]

	ssd1306_Fill(Black);
 8000688:	2000      	movs	r0, #0
 800068a:	f001 f8df 	bl	800184c <ssd1306_Fill>

	uint8_t fontHeight = 10, lineNo, initX = 5, initY = 5;
 800068e:	230a      	movs	r3, #10
 8000690:	73fb      	strb	r3, [r7, #15]
 8000692:	2305      	movs	r3, #5
 8000694:	73bb      	strb	r3, [r7, #14]
 8000696:	2305      	movs	r3, #5
 8000698:	737b      	strb	r3, [r7, #13]

	lineNo = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	733b      	strb	r3, [r7, #12]
	ssd1306_SetCursor(initX, initY + (fontHeight + 1)* lineNo);
 800069e:	7bfb      	ldrb	r3, [r7, #15]
 80006a0:	3301      	adds	r3, #1
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	7b3a      	ldrb	r2, [r7, #12]
 80006a6:	fb02 f303 	mul.w	r3, r2, r3
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	7b7b      	ldrb	r3, [r7, #13]
 80006ae:	4413      	add	r3, r2
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	7bbb      	ldrb	r3, [r7, #14]
 80006b4:	4611      	mov	r1, r2
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fa12 	bl	8001ae0 <ssd1306_SetCursor>
	if(loraMode == _TRANSMITER){
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d107      	bne.n	80006d2 <assembleAndPutTextIntoDisplay+0x56>
		ssd1306_WriteString("M: TRANSMITER", Font_7x10, White);
 80006c2:	4b18      	ldr	r3, [pc, #96]	; (8000724 <assembleAndPutTextIntoDisplay+0xa8>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	9200      	str	r2, [sp, #0]
 80006c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006ca:	4817      	ldr	r0, [pc, #92]	; (8000728 <assembleAndPutTextIntoDisplay+0xac>)
 80006cc:	f001 f9e2 	bl	8001a94 <ssd1306_WriteString>
 80006d0:	e009      	b.n	80006e6 <assembleAndPutTextIntoDisplay+0x6a>
	}
	else if(loraMode == _RECEIVER){
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d106      	bne.n	80006e6 <assembleAndPutTextIntoDisplay+0x6a>
		ssd1306_WriteString("M: RECEIVER", Font_7x10, White);
 80006d8:	4b12      	ldr	r3, [pc, #72]	; (8000724 <assembleAndPutTextIntoDisplay+0xa8>)
 80006da:	2201      	movs	r2, #1
 80006dc:	9200      	str	r2, [sp, #0]
 80006de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006e0:	4812      	ldr	r0, [pc, #72]	; (800072c <assembleAndPutTextIntoDisplay+0xb0>)
 80006e2:	f001 f9d7 	bl	8001a94 <ssd1306_WriteString>
	}

	lineNo = 1;
 80006e6:	2301      	movs	r3, #1
 80006e8:	733b      	strb	r3, [r7, #12]
	ssd1306_SetCursor(initX, initY + (fontHeight + 1)* lineNo);
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	3301      	adds	r3, #1
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	7b3a      	ldrb	r2, [r7, #12]
 80006f2:	fb02 f303 	mul.w	r3, r2, r3
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	7b7b      	ldrb	r3, [r7, #13]
 80006fa:	4413      	add	r3, r2
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	7bbb      	ldrb	r3, [r7, #14]
 8000700:	4611      	mov	r1, r2
 8000702:	4618      	mov	r0, r3
 8000704:	f001 f9ec 	bl	8001ae0 <ssd1306_SetCursor>
	ssd1306_WriteString(txt, Font_7x10, White);
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <assembleAndPutTextIntoDisplay+0xa8>)
 800070a:	2201      	movs	r2, #1
 800070c:	9200      	str	r2, [sp, #0]
 800070e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000710:	6838      	ldr	r0, [r7, #0]
 8000712:	f001 f9bf 	bl	8001a94 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000716:	f001 f8b1 	bl	800187c <ssd1306_UpdateScreen>
}
 800071a:	bf00      	nop
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	08004cd0 	.word	0x08004cd0
 8000728:	080044c4 	.word	0x080044c4
 800072c:	080044d4 	.word	0x080044d4

08000730 <writeLineByLine>:

void writeLineByLine(char * txt, char * txt1, char * txt2, char * txt3){
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af02      	add	r7, sp, #8
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
 800073c:	603b      	str	r3, [r7, #0]

	ssd1306_Fill(Black);
 800073e:	2000      	movs	r0, #0
 8000740:	f001 f884 	bl	800184c <ssd1306_Fill>

	uint8_t fontHeight = 10, lineNo, initX = 5, initY = 5;
 8000744:	230a      	movs	r3, #10
 8000746:	75fb      	strb	r3, [r7, #23]
 8000748:	2305      	movs	r3, #5
 800074a:	75bb      	strb	r3, [r7, #22]
 800074c:	2305      	movs	r3, #5
 800074e:	757b      	strb	r3, [r7, #21]

	lineNo = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	753b      	strb	r3, [r7, #20]
	ssd1306_SetCursor(initX, initY + (fontHeight + 1)* lineNo);
 8000754:	7dfb      	ldrb	r3, [r7, #23]
 8000756:	3301      	adds	r3, #1
 8000758:	b2db      	uxtb	r3, r3
 800075a:	7d3a      	ldrb	r2, [r7, #20]
 800075c:	fb02 f303 	mul.w	r3, r2, r3
 8000760:	b2da      	uxtb	r2, r3
 8000762:	7d7b      	ldrb	r3, [r7, #21]
 8000764:	4413      	add	r3, r2
 8000766:	b2da      	uxtb	r2, r3
 8000768:	7dbb      	ldrb	r3, [r7, #22]
 800076a:	4611      	mov	r1, r2
 800076c:	4618      	mov	r0, r3
 800076e:	f001 f9b7 	bl	8001ae0 <ssd1306_SetCursor>
	ssd1306_WriteString(txt, Font_7x10, White);
 8000772:	4b1e      	ldr	r3, [pc, #120]	; (80007ec <writeLineByLine+0xbc>)
 8000774:	2201      	movs	r2, #1
 8000776:	9200      	str	r2, [sp, #0]
 8000778:	cb0e      	ldmia	r3, {r1, r2, r3}
 800077a:	68f8      	ldr	r0, [r7, #12]
 800077c:	f001 f98a 	bl	8001a94 <ssd1306_WriteString>

	lineNo = 1;
 8000780:	2301      	movs	r3, #1
 8000782:	753b      	strb	r3, [r7, #20]
	ssd1306_SetCursor(initX, initY + (fontHeight + 1)* lineNo);
 8000784:	7dfb      	ldrb	r3, [r7, #23]
 8000786:	3301      	adds	r3, #1
 8000788:	b2db      	uxtb	r3, r3
 800078a:	7d3a      	ldrb	r2, [r7, #20]
 800078c:	fb02 f303 	mul.w	r3, r2, r3
 8000790:	b2da      	uxtb	r2, r3
 8000792:	7d7b      	ldrb	r3, [r7, #21]
 8000794:	4413      	add	r3, r2
 8000796:	b2da      	uxtb	r2, r3
 8000798:	7dbb      	ldrb	r3, [r7, #22]
 800079a:	4611      	mov	r1, r2
 800079c:	4618      	mov	r0, r3
 800079e:	f001 f99f 	bl	8001ae0 <ssd1306_SetCursor>
	ssd1306_WriteString(txt1, Font_7x10, White);
 80007a2:	4b12      	ldr	r3, [pc, #72]	; (80007ec <writeLineByLine+0xbc>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	9200      	str	r2, [sp, #0]
 80007a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007aa:	68b8      	ldr	r0, [r7, #8]
 80007ac:	f001 f972 	bl	8001a94 <ssd1306_WriteString>

	lineNo = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	753b      	strb	r3, [r7, #20]
	ssd1306_SetCursor(initX, initY + (fontHeight + 1)* lineNo);
 80007b4:	7dfb      	ldrb	r3, [r7, #23]
 80007b6:	3301      	adds	r3, #1
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	7d3a      	ldrb	r2, [r7, #20]
 80007bc:	fb02 f303 	mul.w	r3, r2, r3
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	7d7b      	ldrb	r3, [r7, #21]
 80007c4:	4413      	add	r3, r2
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	7dbb      	ldrb	r3, [r7, #22]
 80007ca:	4611      	mov	r1, r2
 80007cc:	4618      	mov	r0, r3
 80007ce:	f001 f987 	bl	8001ae0 <ssd1306_SetCursor>
	ssd1306_WriteString(txt2, Font_7x10, White);
 80007d2:	4b06      	ldr	r3, [pc, #24]	; (80007ec <writeLineByLine+0xbc>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	9200      	str	r2, [sp, #0]
 80007d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f001 f95a 	bl	8001a94 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80007e0:	f001 f84c 	bl	800187c <ssd1306_UpdateScreen>
}
 80007e4:	bf00      	nop
 80007e6:	3718      	adds	r7, #24
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	08004cd0 	.word	0x08004cd0

080007f0 <isButtonPressed>:

bool isButtonPressed(_button b){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]

	uint32_t debounceTime_ms = 50;
 80007fa:	2332      	movs	r3, #50	; 0x32
 80007fc:	60fb      	str	r3, [r7, #12]
	uint32_t pressingTime_ms = 100;
 80007fe:	2364      	movs	r3, #100	; 0x64
 8000800:	60bb      	str	r3, [r7, #8]
	switch(b){
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d002      	beq.n	800080e <isButtonPressed+0x1e>
 8000808:	2b01      	cmp	r3, #1
 800080a:	d018      	beq.n	800083e <isButtonPressed+0x4e>
 800080c:	e032      	b.n	8000874 <isButtonPressed+0x84>
	case _LEFT_BUTTON:
		if(HAL_GPIO_ReadPin(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin) == GPIO_PIN_SET){
 800080e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000812:	481b      	ldr	r0, [pc, #108]	; (8000880 <isButtonPressed+0x90>)
 8000814:	f001 fc9c 	bl	8002150 <HAL_GPIO_ReadPin>
 8000818:	4603      	mov	r3, r0
 800081a:	2b01      	cmp	r3, #1
 800081c:	d127      	bne.n	800086e <isButtonPressed+0x7e>
			HAL_Delay(debounceTime_ms);
 800081e:	68f8      	ldr	r0, [r7, #12]
 8000820:	f001 fa0a 	bl	8001c38 <HAL_Delay>
			if(HAL_GPIO_ReadPin(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin) == GPIO_PIN_SET){
 8000824:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000828:	4815      	ldr	r0, [pc, #84]	; (8000880 <isButtonPressed+0x90>)
 800082a:	f001 fc91 	bl	8002150 <HAL_GPIO_ReadPin>
 800082e:	4603      	mov	r3, r0
 8000830:	2b01      	cmp	r3, #1
 8000832:	d11c      	bne.n	800086e <isButtonPressed+0x7e>
				HAL_Delay(pressingTime_ms);
 8000834:	68b8      	ldr	r0, [r7, #8]
 8000836:	f001 f9ff 	bl	8001c38 <HAL_Delay>
				return true;
 800083a:	2301      	movs	r3, #1
 800083c:	e01b      	b.n	8000876 <isButtonPressed+0x86>
			}
		}
		break;
	case _RIGHT_BUTTON:
		if(HAL_GPIO_ReadPin(RIGHT_BUTTON_GPIO_Port, RIGHT_BUTTON_Pin) == GPIO_PIN_SET){
 800083e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000842:	480f      	ldr	r0, [pc, #60]	; (8000880 <isButtonPressed+0x90>)
 8000844:	f001 fc84 	bl	8002150 <HAL_GPIO_ReadPin>
 8000848:	4603      	mov	r3, r0
 800084a:	2b01      	cmp	r3, #1
 800084c:	d111      	bne.n	8000872 <isButtonPressed+0x82>
			HAL_Delay(debounceTime_ms);
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f001 f9f2 	bl	8001c38 <HAL_Delay>
			if(HAL_GPIO_ReadPin(RIGHT_BUTTON_GPIO_Port, RIGHT_BUTTON_Pin) == GPIO_PIN_SET){
 8000854:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000858:	4809      	ldr	r0, [pc, #36]	; (8000880 <isButtonPressed+0x90>)
 800085a:	f001 fc79 	bl	8002150 <HAL_GPIO_ReadPin>
 800085e:	4603      	mov	r3, r0
 8000860:	2b01      	cmp	r3, #1
 8000862:	d106      	bne.n	8000872 <isButtonPressed+0x82>
				HAL_Delay(pressingTime_ms);
 8000864:	68b8      	ldr	r0, [r7, #8]
 8000866:	f001 f9e7 	bl	8001c38 <HAL_Delay>
				return true;
 800086a:	2301      	movs	r3, #1
 800086c:	e003      	b.n	8000876 <isButtonPressed+0x86>
		break;
 800086e:	bf00      	nop
 8000870:	e000      	b.n	8000874 <isButtonPressed+0x84>
			}
		}
		break;
 8000872:	bf00      	nop
	}
	return false;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40010c00 	.word	0x40010c00
 8000884:	00000000 	.word	0x00000000

08000888 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08a      	sub	sp, #40	; 0x28
 800088c:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800088e:	f001 f971 	bl	8001b74 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000892:	f000 f987 	bl	8000ba4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000896:	f7ff fddf 	bl	8000458 <MX_GPIO_Init>
	MX_I2C1_Init();
 800089a:	f7ff fe71 	bl	8000580 <MX_I2C1_Init>
	MX_SPI1_Init();
 800089e:	f000 f9c1 	bl	8000c24 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	_mode loraMode;
	_screen currentScreen = _MAIN;
 80008a2:	2301      	movs	r3, #1
 80008a4:	73bb      	strb	r3, [r7, #14]
	uint8_t option = 0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	737b      	strb	r3, [r7, #13]

	bool txInitialized = false, rxInitialized = false;
 80008aa:	2300      	movs	r3, #0
 80008ac:	733b      	strb	r3, [r7, #12]
 80008ae:	2300      	movs	r3, #0
 80008b0:	72fb      	strb	r3, [r7, #11]

	ssd1306_Init();
 80008b2:	f000 ff61 	bl	8001778 <ssd1306_Init>

	ssd1306_Fill(Black);
 80008b6:	2000      	movs	r0, #0
 80008b8:	f000 ffc8 	bl	800184c <ssd1306_Fill>

	ssd1306_SetCursor(45, 20);
 80008bc:	2114      	movs	r1, #20
 80008be:	202d      	movs	r0, #45	; 0x2d
 80008c0:	f001 f90e 	bl	8001ae0 <ssd1306_SetCursor>
	ssd1306_WriteString("HELLO", Font_7x10, White);
 80008c4:	4ba6      	ldr	r3, [pc, #664]	; (8000b60 <main+0x2d8>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	9200      	str	r2, [sp, #0]
 80008ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80008cc:	48a5      	ldr	r0, [pc, #660]	; (8000b64 <main+0x2dc>)
 80008ce:	f001 f8e1 	bl	8001a94 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80008d2:	f000 ffd3 	bl	800187c <ssd1306_UpdateScreen>

	if(HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin) == GPIO_PIN_SET){
 80008d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008da:	48a3      	ldr	r0, [pc, #652]	; (8000b68 <main+0x2e0>)
 80008dc:	f001 fc38 	bl	8002150 <HAL_GPIO_ReadPin>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d102      	bne.n	80008ec <main+0x64>
		loraMode = _TRANSMITER;
 80008e6:	2300      	movs	r3, #0
 80008e8:	73fb      	strb	r3, [r7, #15]
 80008ea:	e001      	b.n	80008f0 <main+0x68>
	}
	else{
		loraMode = _RECEIVER;
 80008ec:	2301      	movs	r3, #1
 80008ee:	73fb      	strb	r3, [r7, #15]
	}

	uint32_t prevTime, currTime;
	prevTime = currTime = HAL_GetTick();
 80008f0:	f001 f998 	bl	8001c24 <HAL_GetTick>
 80008f4:	6078      	str	r0, [r7, #4]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	603b      	str	r3, [r7, #0]

	//initialize LoRa module
	SX1278_hw.dio0.port = DIO0_GPIO_Port;
 80008fa:	4b9c      	ldr	r3, [pc, #624]	; (8000b6c <main+0x2e4>)
 80008fc:	4a9a      	ldr	r2, [pc, #616]	; (8000b68 <main+0x2e0>)
 80008fe:	60da      	str	r2, [r3, #12]
	SX1278_hw.dio0.pin = DIO0_Pin;
 8000900:	4b9a      	ldr	r3, [pc, #616]	; (8000b6c <main+0x2e4>)
 8000902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000906:	609a      	str	r2, [r3, #8]
	SX1278_hw.nss.port = NSS_GPIO_Port;
 8000908:	4b98      	ldr	r3, [pc, #608]	; (8000b6c <main+0x2e4>)
 800090a:	4a97      	ldr	r2, [pc, #604]	; (8000b68 <main+0x2e0>)
 800090c:	615a      	str	r2, [r3, #20]
	SX1278_hw.nss.pin = NSS_Pin;
 800090e:	4b97      	ldr	r3, [pc, #604]	; (8000b6c <main+0x2e4>)
 8000910:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000914:	611a      	str	r2, [r3, #16]
	SX1278_hw.reset.port = RESET_GPIO_Port;
 8000916:	4b95      	ldr	r3, [pc, #596]	; (8000b6c <main+0x2e4>)
 8000918:	4a95      	ldr	r2, [pc, #596]	; (8000b70 <main+0x2e8>)
 800091a:	605a      	str	r2, [r3, #4]
	SX1278_hw.reset.pin = RESET_Pin;
 800091c:	4b93      	ldr	r3, [pc, #588]	; (8000b6c <main+0x2e4>)
 800091e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000922:	601a      	str	r2, [r3, #0]
	SX1278_hw.spi = &hspi1;
 8000924:	4b91      	ldr	r3, [pc, #580]	; (8000b6c <main+0x2e4>)
 8000926:	4a93      	ldr	r2, [pc, #588]	; (8000b74 <main+0x2ec>)
 8000928:	619a      	str	r2, [r3, #24]

	SX1278.hw = &SX1278_hw;
 800092a:	4b93      	ldr	r3, [pc, #588]	; (8000b78 <main+0x2f0>)
 800092c:	4a8f      	ldr	r2, [pc, #572]	; (8000b6c <main+0x2e4>)
 800092e:	601a      	str	r2, [r3, #0]

	SX1278_init(&SX1278, 434000000, SX1278_POWER_17DBM, SX1278_LORA_SF_7,
 8000930:	230a      	movs	r3, #10
 8000932:	9305      	str	r3, [sp, #20]
 8000934:	2300      	movs	r3, #0
 8000936:	9304      	str	r3, [sp, #16]
 8000938:	2300      	movs	r3, #0
 800093a:	9303      	str	r3, [sp, #12]
 800093c:	2307      	movs	r3, #7
 800093e:	9302      	str	r3, [sp, #8]
 8000940:	2301      	movs	r3, #1
 8000942:	9301      	str	r3, [sp, #4]
 8000944:	2301      	movs	r3, #1
 8000946:	9300      	str	r3, [sp, #0]
 8000948:	a383      	add	r3, pc, #524	; (adr r3, 8000b58 <main+0x2d0>)
 800094a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800094e:	488a      	ldr	r0, [pc, #552]	; (8000b78 <main+0x2f0>)
 8000950:	f000 fdce 	bl	80014f0 <SX1278_init>
			SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 10);

	if (loraMode == _TRANSMITER) {
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d10b      	bne.n	8000972 <main+0xea>
		ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 800095a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800095e:	2110      	movs	r1, #16
 8000960:	4885      	ldr	r0, [pc, #532]	; (8000b78 <main+0x2f0>)
 8000962:	f000 fd2e 	bl	80013c2 <SX1278_LoRaEntryTx>
 8000966:	4603      	mov	r3, r0
 8000968:	4a84      	ldr	r2, [pc, #528]	; (8000b7c <main+0x2f4>)
 800096a:	6013      	str	r3, [r2, #0]
		txInitialized = true;
 800096c:	2301      	movs	r3, #1
 800096e:	733b      	strb	r3, [r7, #12]
 8000970:	e00a      	b.n	8000988 <main+0x100>
	} else {
		ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8000972:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000976:	2110      	movs	r1, #16
 8000978:	487f      	ldr	r0, [pc, #508]	; (8000b78 <main+0x2f0>)
 800097a:	f000 fc79 	bl	8001270 <SX1278_LoRaEntryRx>
 800097e:	4603      	mov	r3, r0
 8000980:	4a7e      	ldr	r2, [pc, #504]	; (8000b7c <main+0x2f4>)
 8000982:	6013      	str	r3, [r2, #0]
		rxInitialized = true;
 8000984:	2301      	movs	r3, #1
 8000986:	72fb      	strb	r3, [r7, #11]
	}

	HAL_Delay(1000);
 8000988:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800098c:	f001 f954 	bl	8001c38 <HAL_Delay>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		currTime = HAL_GetTick();
 8000990:	f001 f948 	bl	8001c24 <HAL_GetTick>
 8000994:	6078      	str	r0, [r7, #4]

		switch(loraMode){
 8000996:	7bfb      	ldrb	r3, [r7, #15]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d03d      	beq.n	8000a18 <main+0x190>
 800099c:	2b01      	cmp	r3, #1
 800099e:	f040 808e 	bne.w	8000abe <main+0x236>

		case _RECEIVER:
			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a8:	486f      	ldr	r0, [pc, #444]	; (8000b68 <main+0x2e0>)
 80009aa:	f001 fbe8 	bl	800217e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009b4:	486c      	ldr	r0, [pc, #432]	; (8000b68 <main+0x2e0>)
 80009b6:	f001 fbe2 	bl	800217e <HAL_GPIO_WritePin>

			if(!rxInitialized){
 80009ba:	7afb      	ldrb	r3, [r7, #11]
 80009bc:	f083 0301 	eor.w	r3, r3, #1
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d00c      	beq.n	80009e0 <main+0x158>
				ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 80009c6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80009ca:	2110      	movs	r1, #16
 80009cc:	486a      	ldr	r0, [pc, #424]	; (8000b78 <main+0x2f0>)
 80009ce:	f000 fc4f 	bl	8001270 <SX1278_LoRaEntryRx>
 80009d2:	4603      	mov	r3, r0
 80009d4:	4a69      	ldr	r2, [pc, #420]	; (8000b7c <main+0x2f4>)
 80009d6:	6013      	str	r3, [r2, #0]
				rxInitialized = true;
 80009d8:	2301      	movs	r3, #1
 80009da:	72fb      	strb	r3, [r7, #11]
				txInitialized = false;
 80009dc:	2300      	movs	r3, #0
 80009de:	733b      	strb	r3, [r7, #12]
			}

			ret = SX1278_LoRaRxPacket(&SX1278);
 80009e0:	4865      	ldr	r0, [pc, #404]	; (8000b78 <main+0x2f0>)
 80009e2:	f000 fcaa 	bl	800133a <SX1278_LoRaRxPacket>
 80009e6:	4603      	mov	r3, r0
 80009e8:	461a      	mov	r2, r3
 80009ea:	4b64      	ldr	r3, [pc, #400]	; (8000b7c <main+0x2f4>)
 80009ec:	601a      	str	r2, [r3, #0]
			if (ret > 0) {
 80009ee:	4b63      	ldr	r3, [pc, #396]	; (8000b7c <main+0x2f4>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	dd60      	ble.n	8000ab8 <main+0x230>
				SX1278_read(&SX1278, (uint8_t*) buffer, ret);
 80009f6:	4b61      	ldr	r3, [pc, #388]	; (8000b7c <main+0x2f4>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	461a      	mov	r2, r3
 80009fe:	4960      	ldr	r1, [pc, #384]	; (8000b80 <main+0x2f8>)
 8000a00:	485d      	ldr	r0, [pc, #372]	; (8000b78 <main+0x2f0>)
 8000a02:	f000 fda2 	bl	800154a <SX1278_read>
				assembleAndPutTextIntoDisplay(loraMode, buffer);
 8000a06:	7bfb      	ldrb	r3, [r7, #15]
 8000a08:	495d      	ldr	r1, [pc, #372]	; (8000b80 <main+0x2f8>)
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff fe36 	bl	800067c <assembleAndPutTextIntoDisplay>
				HAL_Delay(100);
 8000a10:	2064      	movs	r0, #100	; 0x64
 8000a12:	f001 f911 	bl	8001c38 <HAL_Delay>
			}
			break;
 8000a16:	e04f      	b.n	8000ab8 <main+0x230>

		case _TRANSMITER:
			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a1e:	4852      	ldr	r0, [pc, #328]	; (8000b68 <main+0x2e0>)
 8000a20:	f001 fbad 	bl	800217e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a2a:	484f      	ldr	r0, [pc, #316]	; (8000b68 <main+0x2e0>)
 8000a2c:	f001 fba7 	bl	800217e <HAL_GPIO_WritePin>

			if(!txInitialized){
 8000a30:	7b3b      	ldrb	r3, [r7, #12]
 8000a32:	f083 0301 	eor.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d00c      	beq.n	8000a56 <main+0x1ce>
				ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 8000a3c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000a40:	2110      	movs	r1, #16
 8000a42:	484d      	ldr	r0, [pc, #308]	; (8000b78 <main+0x2f0>)
 8000a44:	f000 fcbd 	bl	80013c2 <SX1278_LoRaEntryTx>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	4a4c      	ldr	r2, [pc, #304]	; (8000b7c <main+0x2f4>)
 8000a4c:	6013      	str	r3, [r2, #0]
				txInitialized = true;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	733b      	strb	r3, [r7, #12]
				rxInitialized = false;
 8000a52:	2300      	movs	r3, #0
 8000a54:	72fb      	strb	r3, [r7, #11]
			}

			if(isButtonPressed(_RIGHT_BUTTON)){
 8000a56:	2001      	movs	r0, #1
 8000a58:	f7ff feca 	bl	80007f0 <isButtonPressed>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d02c      	beq.n	8000abc <main+0x234>

				message_length = sprintf(buffer, "Hello %d", message);
 8000a62:	4b48      	ldr	r3, [pc, #288]	; (8000b84 <main+0x2fc>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	461a      	mov	r2, r3
 8000a68:	4947      	ldr	r1, [pc, #284]	; (8000b88 <main+0x300>)
 8000a6a:	4845      	ldr	r0, [pc, #276]	; (8000b80 <main+0x2f8>)
 8000a6c:	f003 f8b2 	bl	8003bd4 <siprintf>
 8000a70:	4603      	mov	r3, r0
 8000a72:	4a46      	ldr	r2, [pc, #280]	; (8000b8c <main+0x304>)
 8000a74:	6013      	str	r3, [r2, #0]
				ret = SX1278_LoRaEntryTx(&SX1278, message_length, 2000);
 8000a76:	4b45      	ldr	r3, [pc, #276]	; (8000b8c <main+0x304>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000a80:	4619      	mov	r1, r3
 8000a82:	483d      	ldr	r0, [pc, #244]	; (8000b78 <main+0x2f0>)
 8000a84:	f000 fc9d 	bl	80013c2 <SX1278_LoRaEntryTx>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	4a3c      	ldr	r2, [pc, #240]	; (8000b7c <main+0x2f4>)
 8000a8c:	6013      	str	r3, [r2, #0]

				ret = SX1278_LoRaTxPacket(&SX1278, (uint8_t*) buffer,
 8000a8e:	4b3f      	ldr	r3, [pc, #252]	; (8000b8c <main+0x304>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000a98:	4939      	ldr	r1, [pc, #228]	; (8000b80 <main+0x2f8>)
 8000a9a:	4837      	ldr	r0, [pc, #220]	; (8000b78 <main+0x2f0>)
 8000a9c:	f000 fce9 	bl	8001472 <SX1278_LoRaTxPacket>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	4a36      	ldr	r2, [pc, #216]	; (8000b7c <main+0x2f4>)
 8000aa4:	6013      	str	r3, [r2, #0]
						message_length, 2000);
				message += 1;
 8000aa6:	4b37      	ldr	r3, [pc, #220]	; (8000b84 <main+0x2fc>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4a35      	ldr	r2, [pc, #212]	; (8000b84 <main+0x2fc>)
 8000aae:	6013      	str	r3, [r2, #0]
				HAL_Delay(100);
 8000ab0:	2064      	movs	r0, #100	; 0x64
 8000ab2:	f001 f8c1 	bl	8001c38 <HAL_Delay>
			}


			break;
 8000ab6:	e001      	b.n	8000abc <main+0x234>
			break;
 8000ab8:	bf00      	nop
 8000aba:	e000      	b.n	8000abe <main+0x236>
			break;
 8000abc:	bf00      	nop
		}


		switch(currentScreen){
 8000abe:	7bbb      	ldrb	r3, [r7, #14]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d002      	beq.n	8000aca <main+0x242>
 8000ac4:	2b02      	cmp	r3, #2
 8000ac6:	d00e      	beq.n	8000ae6 <main+0x25e>
 8000ac8:	e045      	b.n	8000b56 <main+0x2ce>
		case _MAIN:
			assembleAndPutTextIntoDisplay(loraMode, "");
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	4930      	ldr	r1, [pc, #192]	; (8000b90 <main+0x308>)
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff fdd4 	bl	800067c <assembleAndPutTextIntoDisplay>
			if(isButtonPressed(_LEFT_BUTTON)){
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	f7ff fe8b 	bl	80007f0 <isButtonPressed>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d039      	beq.n	8000b54 <main+0x2cc>
				currentScreen = _SELECT_MODE;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	73bb      	strb	r3, [r7, #14]
			}
			break;
 8000ae4:	e036      	b.n	8000b54 <main+0x2cc>

		case _SELECT_MODE:
			if(option == 0){
 8000ae6:	7b7b      	ldrb	r3, [r7, #13]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d110      	bne.n	8000b0e <main+0x286>
				writeLineByLine("->RECEIVER", "TRANSMITER", "", "");
 8000aec:	4b28      	ldr	r3, [pc, #160]	; (8000b90 <main+0x308>)
 8000aee:	4a28      	ldr	r2, [pc, #160]	; (8000b90 <main+0x308>)
 8000af0:	4928      	ldr	r1, [pc, #160]	; (8000b94 <main+0x30c>)
 8000af2:	4829      	ldr	r0, [pc, #164]	; (8000b98 <main+0x310>)
 8000af4:	f7ff fe1c 	bl	8000730 <writeLineByLine>
				if(isButtonPressed(_LEFT_BUTTON)){
 8000af8:	2000      	movs	r0, #0
 8000afa:	f7ff fe79 	bl	80007f0 <isButtonPressed>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d017      	beq.n	8000b34 <main+0x2ac>
					loraMode = _RECEIVER;
 8000b04:	2301      	movs	r3, #1
 8000b06:	73fb      	strb	r3, [r7, #15]
					currentScreen = _MAIN;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	73bb      	strb	r3, [r7, #14]
 8000b0c:	e012      	b.n	8000b34 <main+0x2ac>
				}
			}
			else if(option == 1){
 8000b0e:	7b7b      	ldrb	r3, [r7, #13]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d10f      	bne.n	8000b34 <main+0x2ac>
				writeLineByLine("RECEIVER", "->TRANSMITER", "", "");
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <main+0x308>)
 8000b16:	4a1e      	ldr	r2, [pc, #120]	; (8000b90 <main+0x308>)
 8000b18:	4920      	ldr	r1, [pc, #128]	; (8000b9c <main+0x314>)
 8000b1a:	4821      	ldr	r0, [pc, #132]	; (8000ba0 <main+0x318>)
 8000b1c:	f7ff fe08 	bl	8000730 <writeLineByLine>
				if(isButtonPressed(_LEFT_BUTTON)){
 8000b20:	2000      	movs	r0, #0
 8000b22:	f7ff fe65 	bl	80007f0 <isButtonPressed>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d003      	beq.n	8000b34 <main+0x2ac>
					loraMode = _TRANSMITER;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	73fb      	strb	r3, [r7, #15]
					currentScreen = _MAIN;
 8000b30:	2301      	movs	r3, #1
 8000b32:	73bb      	strb	r3, [r7, #14]
				}
			}

			if(isButtonPressed(_RIGHT_BUTTON)){
 8000b34:	2001      	movs	r0, #1
 8000b36:	f7ff fe5b 	bl	80007f0 <isButtonPressed>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	f43f af27 	beq.w	8000990 <main+0x108>
				option = (option + 1)%2;
 8000b42:	7b7b      	ldrb	r3, [r7, #13]
 8000b44:	3301      	adds	r3, #1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	737b      	strb	r3, [r7, #13]
 8000b52:	e71d      	b.n	8000990 <main+0x108>
			break;
 8000b54:	bf00      	nop
		currTime = HAL_GetTick();
 8000b56:	e71b      	b.n	8000990 <main+0x108>
 8000b58:	19de5080 	.word	0x19de5080
 8000b5c:	00000000 	.word	0x00000000
 8000b60:	08004cd0 	.word	0x08004cd0
 8000b64:	080044e0 	.word	0x080044e0
 8000b68:	40010800 	.word	0x40010800
 8000b6c:	200000e0 	.word	0x200000e0
 8000b70:	40010c00 	.word	0x40010c00
 8000b74:	20000424 	.word	0x20000424
 8000b78:	20000100 	.word	0x20000100
 8000b7c:	20000218 	.word	0x20000218
 8000b80:	2000021c 	.word	0x2000021c
 8000b84:	2000041c 	.word	0x2000041c
 8000b88:	080044e8 	.word	0x080044e8
 8000b8c:	20000420 	.word	0x20000420
 8000b90:	080044f4 	.word	0x080044f4
 8000b94:	080044f8 	.word	0x080044f8
 8000b98:	08004504 	.word	0x08004504
 8000b9c:	08004510 	.word	0x08004510
 8000ba0:	08004520 	.word	0x08004520

08000ba4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b090      	sub	sp, #64	; 0x40
 8000ba8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000baa:	f107 0318 	add.w	r3, r7, #24
 8000bae:	2228      	movs	r2, #40	; 0x28
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f003 f806 	bl	8003bc4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bce:	2310      	movs	r3, #16
 8000bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd6:	f107 0318 	add.w	r3, r7, #24
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f001 ff94 	bl	8002b08 <HAL_RCC_OscConfig>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <SystemClock_Config+0x46>
	{
		Error_Handler();
 8000be6:	f000 f818 	bl	8000c1a <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bea:	230f      	movs	r3, #15
 8000bec:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f002 fa02 	bl	800300c <HAL_RCC_ClockConfig>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <SystemClock_Config+0x6e>
	{
		Error_Handler();
 8000c0e:	f000 f804 	bl	8000c1a <Error_Handler>
	}
}
 8000c12:	bf00      	nop
 8000c14:	3740      	adds	r7, #64	; 0x40
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1e:	b672      	cpsid	i
}
 8000c20:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c22:	e7fe      	b.n	8000c22 <Error_Handler+0x8>

08000c24 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000c28:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c2a:	4a18      	ldr	r2, [pc, #96]	; (8000c8c <MX_SPI1_Init+0x68>)
 8000c2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c2e:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c36:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c42:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c48:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c56:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c62:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c68:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c6e:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c70:	220a      	movs	r2, #10
 8000c72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c74:	4804      	ldr	r0, [pc, #16]	; (8000c88 <MX_SPI1_Init+0x64>)
 8000c76:	f002 fb43 	bl	8003300 <HAL_SPI_Init>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c80:	f7ff ffcb 	bl	8000c1a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c84:	bf00      	nop
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000424 	.word	0x20000424
 8000c8c:	40013000 	.word	0x40013000

08000c90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b088      	sub	sp, #32
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	f107 0310 	add.w	r3, r7, #16
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a1b      	ldr	r2, [pc, #108]	; (8000d18 <HAL_SPI_MspInit+0x88>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d12f      	bne.n	8000d10 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <HAL_SPI_MspInit+0x8c>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a19      	ldr	r2, [pc, #100]	; (8000d1c <HAL_SPI_MspInit+0x8c>)
 8000cb6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <HAL_SPI_MspInit+0x8c>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b14      	ldr	r3, [pc, #80]	; (8000d1c <HAL_SPI_MspInit+0x8c>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a13      	ldr	r2, [pc, #76]	; (8000d1c <HAL_SPI_MspInit+0x8c>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <HAL_SPI_MspInit+0x8c>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ce0:	23a0      	movs	r3, #160	; 0xa0
 8000ce2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cec:	f107 0310 	add.w	r3, r7, #16
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	480b      	ldr	r0, [pc, #44]	; (8000d20 <HAL_SPI_MspInit+0x90>)
 8000cf4:	f001 f8a8 	bl	8001e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cf8:	2340      	movs	r3, #64	; 0x40
 8000cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d04:	f107 0310 	add.w	r3, r7, #16
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4805      	ldr	r0, [pc, #20]	; (8000d20 <HAL_SPI_MspInit+0x90>)
 8000d0c:	f001 f89c 	bl	8001e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d10:	bf00      	nop
 8000d12:	3720      	adds	r7, #32
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40013000 	.word	0x40013000
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40010800 	.word	0x40010800

08000d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <HAL_MspInit+0x40>)
 8000d2c:	699b      	ldr	r3, [r3, #24]
 8000d2e:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <HAL_MspInit+0x40>)
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	6193      	str	r3, [r2, #24]
 8000d36:	4b0b      	ldr	r3, [pc, #44]	; (8000d64 <HAL_MspInit+0x40>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	607b      	str	r3, [r7, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d42:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <HAL_MspInit+0x40>)
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	4a07      	ldr	r2, [pc, #28]	; (8000d64 <HAL_MspInit+0x40>)
 8000d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d4c:	61d3      	str	r3, [r2, #28]
 8000d4e:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <HAL_MspInit+0x40>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	370c      	adds	r7, #12
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr
 8000d64:	40021000 	.word	0x40021000

08000d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <NMI_Handler+0x4>

08000d6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <HardFault_Handler+0x4>

08000d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <MemManage_Handler+0x4>

08000d7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d7e:	e7fe      	b.n	8000d7e <BusFault_Handler+0x4>

08000d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d84:	e7fe      	b.n	8000d84 <UsageFault_Handler+0x4>

08000d86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr

08000d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr

08000d9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr

08000daa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dae:	f000 ff27 	bl	8001c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc0:	4a14      	ldr	r2, [pc, #80]	; (8000e14 <_sbrk+0x5c>)
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <_sbrk+0x60>)
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dcc:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d102      	bne.n	8000dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <_sbrk+0x64>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	; (8000e20 <_sbrk+0x68>)
 8000dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d207      	bcs.n	8000df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de8:	f002 feb4 	bl	8003b54 <__errno>
 8000dec:	4603      	mov	r3, r0
 8000dee:	220c      	movs	r2, #12
 8000df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295
 8000df6:	e009      	b.n	8000e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a05      	ldr	r2, [pc, #20]	; (8000e1c <_sbrk+0x64>)
 8000e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20005000 	.word	0x20005000
 8000e18:	00000400 	.word	0x00000400
 8000e1c:	2000047c 	.word	0x2000047c
 8000e20:	200008a0 	.word	0x200008a0

08000e24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e24:	f000 f823 	bl	8000e6e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e28:	480b      	ldr	r0, [pc, #44]	; (8000e58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e2a:	490c      	ldr	r1, [pc, #48]	; (8000e5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e2c:	4a0c      	ldr	r2, [pc, #48]	; (8000e60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e30:	e002      	b.n	8000e38 <LoopCopyDataInit>

08000e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e36:	3304      	adds	r3, #4

08000e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e3c:	d3f9      	bcc.n	8000e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3e:	4a09      	ldr	r2, [pc, #36]	; (8000e64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e40:	4c09      	ldr	r4, [pc, #36]	; (8000e68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e44:	e001      	b.n	8000e4a <LoopFillZerobss>

08000e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e48:	3204      	adds	r2, #4

08000e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e4c:	d3fb      	bcc.n	8000e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e4e:	f002 fe87 	bl	8003b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e52:	f7ff fd19 	bl	8000888 <main>
  bx lr
 8000e56:	4770      	bx	lr
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e60:	08004d34 	.word	0x08004d34
  ldr r2, =_sbss
 8000e64:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e68:	2000089c 	.word	0x2000089c

08000e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC1_2_IRQHandler>

08000e6e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bc80      	pop	{r7}
 8000e78:	4770      	bx	lr

08000e7a <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b084      	sub	sp, #16
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
 8000e82:	460b      	mov	r3, r1
 8000e84:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	78fa      	ldrb	r2, [r7, #3]
 8000e8c:	4611      	mov	r1, r2
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 fbd1 	bl	8001636 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f000 fbec 	bl	8001676 <SX1278_hw_SPIReadByte>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 fb89 	bl	80015c0 <SX1278_hw_SetNSS>
	return tmp;
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	70fb      	strb	r3, [r7, #3]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fb76 	bl	80015c0 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	78fb      	ldrb	r3, [r7, #3]
 8000eda:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4610      	mov	r0, r2
 8000ee4:	f000 fba7 	bl	8001636 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	78ba      	ldrb	r2, [r7, #2]
 8000eee:	4611      	mov	r1, r2
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f000 fba0 	bl	8001636 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2101      	movs	r1, #1
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 fb5f 	bl	80015c0 <SX1278_hw_SetNSS>
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8000f0a:	b590      	push	{r4, r7, lr}
 8000f0c:	b087      	sub	sp, #28
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	607a      	str	r2, [r7, #4]
 8000f14:	461a      	mov	r2, r3
 8000f16:	460b      	mov	r3, r1
 8000f18:	72fb      	strb	r3, [r7, #11]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000f1e:	7abb      	ldrb	r3, [r7, #10]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d927      	bls.n	8000f74 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fb48 	bl	80015c0 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	7afa      	ldrb	r2, [r7, #11]
 8000f36:	4611      	mov	r1, r2
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f000 fb7c 	bl	8001636 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	75fb      	strb	r3, [r7, #23]
 8000f42:	e00c      	b.n	8000f5e <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	6819      	ldr	r1, [r3, #0]
 8000f48:	7dfb      	ldrb	r3, [r7, #23]
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	18d4      	adds	r4, r2, r3
 8000f4e:	4608      	mov	r0, r1
 8000f50:	f000 fb91 	bl	8001676 <SX1278_hw_SPIReadByte>
 8000f54:	4603      	mov	r3, r0
 8000f56:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	75fb      	strb	r3, [r7, #23]
 8000f5e:	7dfa      	ldrb	r2, [r7, #23]
 8000f60:	7abb      	ldrb	r3, [r7, #10]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d3ee      	bcc.n	8000f44 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 fb27 	bl	80015c0 <SX1278_hw_SetNSS>
 8000f72:	e000      	b.n	8000f76 <SX1278_SPIBurstRead+0x6c>
		return;
 8000f74:	bf00      	nop
	}
}
 8000f76:	371c      	adds	r7, #28
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd90      	pop	{r4, r7, pc}

08000f7c <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	461a      	mov	r2, r3
 8000f88:	460b      	mov	r3, r1
 8000f8a:	72fb      	strb	r3, [r7, #11]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000f90:	7abb      	ldrb	r3, [r7, #10]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d929      	bls.n	8000fea <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 fb0f 	bl	80015c0 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	7afb      	ldrb	r3, [r7, #11]
 8000fa8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4610      	mov	r0, r2
 8000fb2:	f000 fb40 	bl	8001636 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	75fb      	strb	r3, [r7, #23]
 8000fba:	e00b      	b.n	8000fd4 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	6818      	ldr	r0, [r3, #0]
 8000fc0:	7dfb      	ldrb	r3, [r7, #23]
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f000 fb34 	bl	8001636 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000fce:	7dfb      	ldrb	r3, [r7, #23]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	75fb      	strb	r3, [r7, #23]
 8000fd4:	7dfa      	ldrb	r2, [r7, #23]
 8000fd6:	7abb      	ldrb	r3, [r7, #10]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d3ef      	bcc.n	8000fbc <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 faec 	bl	80015c0 <SX1278_hw_SetNSS>
 8000fe8:	e000      	b.n	8000fec <SX1278_SPIBurstWrite+0x70>
		return;
 8000fea:	bf00      	nop
	}
}
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f000 f90d 	bl	800121c <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8001002:	200f      	movs	r0, #15
 8001004:	f000 fb5d 	bl	80016c2 <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f000 f917 	bl	800123c <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001014:	f04f 0000 	mov.w	r0, #0
 8001018:	f04f 0100 	mov.w	r1, #0
 800101c:	04d9      	lsls	r1, r3, #19
 800101e:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8001022:	04d0      	lsls	r0, r2, #19
 8001024:	4a6f      	ldr	r2, [pc, #444]	; (80011e4 <SX1278_config+0x1f0>)
 8001026:	f04f 0300 	mov.w	r3, #0
 800102a:	f7ff f891 	bl	8000150 <__aeabi_uldivmod>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8001036:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800103a:	f04f 0200 	mov.w	r2, #0
 800103e:	f04f 0300 	mov.w	r3, #0
 8001042:	0c02      	lsrs	r2, r0, #16
 8001044:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001048:	0c0b      	lsrs	r3, r1, #16
 800104a:	b2d3      	uxtb	r3, r2
 800104c:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800104e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	0a02      	lsrs	r2, r0, #8
 800105c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001060:	0a0b      	lsrs	r3, r1, #8
 8001062:	b2d3      	uxtb	r3, r2
 8001064:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8001066:	7c3b      	ldrb	r3, [r7, #16]
 8001068:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 800106a:	f107 020c 	add.w	r2, r7, #12
 800106e:	2303      	movs	r3, #3
 8001070:	2106      	movs	r1, #6
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ff82 	bl	8000f7c <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8001078:	2234      	movs	r2, #52	; 0x34
 800107a:	2139      	movs	r1, #57	; 0x39
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff1b 	bl	8000eb8 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7c1b      	ldrb	r3, [r3, #16]
 8001086:	461a      	mov	r2, r3
 8001088:	4b57      	ldr	r3, [pc, #348]	; (80011e8 <SX1278_config+0x1f4>)
 800108a:	5c9b      	ldrb	r3, [r3, r2]
 800108c:	461a      	mov	r2, r3
 800108e:	2109      	movs	r1, #9
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff11 	bl	8000eb8 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8001096:	220b      	movs	r2, #11
 8001098:	210b      	movs	r1, #11
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff ff0c 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 80010a0:	2223      	movs	r2, #35	; 0x23
 80010a2:	210c      	movs	r1, #12
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ff07 	bl	8000eb8 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	7c5b      	ldrb	r3, [r3, #17]
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b4e      	ldr	r3, [pc, #312]	; (80011ec <SX1278_config+0x1f8>)
 80010b2:	5c9b      	ldrb	r3, [r3, r2]
 80010b4:	2b06      	cmp	r3, #6
 80010b6:	d147      	bne.n	8001148 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	7c9b      	ldrb	r3, [r3, #18]
 80010bc:	461a      	mov	r2, r3
 80010be:	4b4c      	ldr	r3, [pc, #304]	; (80011f0 <SX1278_config+0x1fc>)
 80010c0:	5c9b      	ldrb	r3, [r3, r2]
 80010c2:	011b      	lsls	r3, r3, #4
 80010c4:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7cdb      	ldrb	r3, [r3, #19]
 80010ca:	4619      	mov	r1, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <SX1278_config+0x200>)
 80010ce:	5c5b      	ldrb	r3, [r3, r1]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	4413      	add	r3, r2
 80010d6:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80010d8:	3301      	adds	r3, #1
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	461a      	mov	r2, r3
 80010de:	211d      	movs	r1, #29
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff fee9 	bl	8000eb8 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	7c5b      	ldrb	r3, [r3, #17]
 80010ea:	461a      	mov	r2, r3
 80010ec:	4b3f      	ldr	r3, [pc, #252]	; (80011ec <SX1278_config+0x1f8>)
 80010ee:	5c9b      	ldrb	r3, [r3, r2]
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	7d1b      	ldrb	r3, [r3, #20]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4b3f      	ldr	r3, [pc, #252]	; (80011f8 <SX1278_config+0x204>)
 80010fc:	5c5b      	ldrb	r3, [r3, r1]
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	b2db      	uxtb	r3, r3
 8001102:	4413      	add	r3, r2
 8001104:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001106:	3303      	adds	r3, #3
 8001108:	b2db      	uxtb	r3, r3
 800110a:	461a      	mov	r2, r3
 800110c:	211e      	movs	r1, #30
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff fed2 	bl	8000eb8 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 8001114:	2131      	movs	r1, #49	; 0x31
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff feaf 	bl	8000e7a <SX1278_SPIRead>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	f023 0307 	bic.w	r3, r3, #7
 8001126:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	f043 0305 	orr.w	r3, r3, #5
 800112e:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	461a      	mov	r2, r3
 8001134:	2131      	movs	r1, #49	; 0x31
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff febe 	bl	8000eb8 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 800113c:	220c      	movs	r2, #12
 800113e:	2137      	movs	r1, #55	; 0x37
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff feb9 	bl	8000eb8 <SX1278_SPIWrite>
 8001146:	e029      	b.n	800119c <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	7c9b      	ldrb	r3, [r3, #18]
 800114c:	461a      	mov	r2, r3
 800114e:	4b28      	ldr	r3, [pc, #160]	; (80011f0 <SX1278_config+0x1fc>)
 8001150:	5c9b      	ldrb	r3, [r3, r2]
 8001152:	011b      	lsls	r3, r3, #4
 8001154:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7cdb      	ldrb	r3, [r3, #19]
 800115a:	4619      	mov	r1, r3
 800115c:	4b25      	ldr	r3, [pc, #148]	; (80011f4 <SX1278_config+0x200>)
 800115e:	5c5b      	ldrb	r3, [r3, r1]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001164:	4413      	add	r3, r2
 8001166:	b2db      	uxtb	r3, r3
 8001168:	461a      	mov	r2, r3
 800116a:	211d      	movs	r1, #29
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fea3 	bl	8000eb8 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	7c5b      	ldrb	r3, [r3, #17]
 8001176:	461a      	mov	r2, r3
 8001178:	4b1c      	ldr	r3, [pc, #112]	; (80011ec <SX1278_config+0x1f8>)
 800117a:	5c9b      	ldrb	r3, [r3, r2]
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	7d1b      	ldrb	r3, [r3, #20]
 8001184:	4619      	mov	r1, r3
 8001186:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <SX1278_config+0x204>)
 8001188:	5c5b      	ldrb	r3, [r3, r1]
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800118e:	4413      	add	r3, r2
 8001190:	b2db      	uxtb	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	211e      	movs	r1, #30
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff fe8e 	bl	8000eb8 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 800119c:	2204      	movs	r2, #4
 800119e:	2126      	movs	r1, #38	; 0x26
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff fe89 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 80011a6:	2208      	movs	r2, #8
 80011a8:	211f      	movs	r1, #31
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff fe84 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 80011b0:	2200      	movs	r2, #0
 80011b2:	2120      	movs	r1, #32
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fe7f 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 80011ba:	2208      	movs	r2, #8
 80011bc:	2121      	movs	r1, #33	; 0x21
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff fe7a 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 80011c4:	2201      	movs	r2, #1
 80011c6:	2141      	movs	r1, #65	; 0x41
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff fe75 	bl	8000eb8 <SX1278_SPIWrite>
	module->readBytes = 0;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f000 f810 	bl	80011fc <SX1278_standby>
}
 80011dc:	bf00      	nop
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	01e84800 	.word	0x01e84800
 80011e8:	08004544 	.word	0x08004544
 80011ec:	08004548 	.word	0x08004548
 80011f0:	08004550 	.word	0x08004550
 80011f4:	0800455c 	.word	0x0800455c
 80011f8:	08004560 	.word	0x08004560

080011fc <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8001204:	2209      	movs	r2, #9
 8001206:	2101      	movs	r1, #1
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff fe55 	bl	8000eb8 <SX1278_SPIWrite>
	module->status = STANDBY;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2201      	movs	r2, #1
 8001212:	759a      	strb	r2, [r3, #22]
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8001224:	2208      	movs	r2, #8
 8001226:	2101      	movs	r1, #1
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff fe45 	bl	8000eb8 <SX1278_SPIWrite>
	module->status = SLEEP;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2200      	movs	r2, #0
 8001232:	759a      	strb	r2, [r3, #22]
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001244:	2288      	movs	r2, #136	; 0x88
 8001246:	2101      	movs	r1, #1
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff fe35 	bl	8000eb8 <SX1278_SPIWrite>
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800125e:	22ff      	movs	r2, #255	; 0xff
 8001260:	2112      	movs	r1, #18
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fe28 	bl	8000eb8 <SX1278_SPIWrite>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	460b      	mov	r3, r1
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	7afa      	ldrb	r2, [r7, #11]
 8001282:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8001284:	68f8      	ldr	r0, [r7, #12]
 8001286:	f7ff feb5 	bl	8000ff4 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 800128a:	2284      	movs	r2, #132	; 0x84
 800128c:	214d      	movs	r1, #77	; 0x4d
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f7ff fe12 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8001294:	22ff      	movs	r2, #255	; 0xff
 8001296:	2124      	movs	r1, #36	; 0x24
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7ff fe0d 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 800129e:	2201      	movs	r2, #1
 80012a0:	2140      	movs	r1, #64	; 0x40
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f7ff fe08 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 80012a8:	223f      	movs	r2, #63	; 0x3f
 80012aa:	2111      	movs	r1, #17
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff fe03 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff ffcf 	bl	8001256 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 80012b8:	7afb      	ldrb	r3, [r7, #11]
 80012ba:	461a      	mov	r2, r3
 80012bc:	2122      	movs	r1, #34	; 0x22
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f7ff fdfa 	bl	8000eb8 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 80012c4:	210f      	movs	r1, #15
 80012c6:	68f8      	ldr	r0, [r7, #12]
 80012c8:	f7ff fdd7 	bl	8000e7a <SX1278_SPIRead>
 80012cc:	4603      	mov	r3, r0
 80012ce:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 80012d0:	7dfb      	ldrb	r3, [r7, #23]
 80012d2:	461a      	mov	r2, r3
 80012d4:	210d      	movs	r1, #13
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff fdee 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80012dc:	228d      	movs	r2, #141	; 0x8d
 80012de:	2101      	movs	r1, #1
 80012e0:	68f8      	ldr	r0, [r7, #12]
 80012e2:	f7ff fde9 	bl	8000eb8 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80012ee:	2118      	movs	r1, #24
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	f7ff fdc2 	bl	8000e7a <SX1278_SPIRead>
 80012f6:	4603      	mov	r3, r0
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	2b04      	cmp	r3, #4
 80012fe:	d104      	bne.n	800130a <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2203      	movs	r2, #3
 8001304:	759a      	strb	r2, [r3, #22]
			return 1;
 8001306:	2301      	movs	r3, #1
 8001308:	e013      	b.n	8001332 <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3b01      	subs	r3, #1
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d109      	bne.n	800132a <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f000 f967 	bl	80015ee <SX1278_hw_Reset>
			SX1278_config(module);
 8001320:	68f8      	ldr	r0, [r7, #12]
 8001322:	f7ff fe67 	bl	8000ff4 <SX1278_config>
			return 0;
 8001326:	2300      	movs	r3, #0
 8001328:	e003      	b.n	8001332 <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 800132a:	2001      	movs	r0, #1
 800132c:	f000 f9c9 	bl	80016c2 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8001330:	e7dd      	b.n	80012ee <SX1278_LoRaEntryRx+0x7e>
	}
}
 8001332:	4618      	mov	r0, r3
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 800133a:	b580      	push	{r7, lr}
 800133c:	b084      	sub	sp, #16
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f9c6 	bl	80016d8 <SX1278_hw_GetDIO0>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d030      	beq.n	80013b4 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3317      	adds	r3, #23
 8001356:	f44f 7280 	mov.w	r2, #256	; 0x100
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f002 fc31 	bl	8003bc4 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8001362:	2110      	movs	r1, #16
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fd88 	bl	8000e7a <SX1278_SPIRead>
 800136a:	4603      	mov	r3, r0
 800136c:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	461a      	mov	r2, r3
 8001372:	210d      	movs	r1, #13
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f7ff fd9f 	bl	8000eb8 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	7c5b      	ldrb	r3, [r3, #17]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d103      	bne.n	800138a <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	7d5b      	ldrb	r3, [r3, #21]
 8001386:	73fb      	strb	r3, [r7, #15]
 8001388:	e005      	b.n	8001396 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 800138a:	2113      	movs	r1, #19
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff fd74 	bl	8000e7a <SX1278_SPIRead>
 8001392:	4603      	mov	r3, r0
 8001394:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f103 0217 	add.w	r2, r3, #23
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2100      	movs	r1, #0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fdb2 	bl	8000f0a <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	7bfa      	ldrb	r2, [r7, #15]
 80013aa:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff ff51 	bl	8001256 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b086      	sub	sp, #24
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	60f8      	str	r0, [r7, #12]
 80013ca:	460b      	mov	r3, r1
 80013cc:	607a      	str	r2, [r7, #4]
 80013ce:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	7afa      	ldrb	r2, [r7, #11]
 80013d4:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f7ff fe0c 	bl	8000ff4 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 80013dc:	2287      	movs	r2, #135	; 0x87
 80013de:	214d      	movs	r1, #77	; 0x4d
 80013e0:	68f8      	ldr	r0, [r7, #12]
 80013e2:	f7ff fd69 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 80013e6:	2200      	movs	r2, #0
 80013e8:	2124      	movs	r1, #36	; 0x24
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f7ff fd64 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 80013f0:	2241      	movs	r2, #65	; 0x41
 80013f2:	2140      	movs	r1, #64	; 0x40
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f7ff fd5f 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	f7ff ff2b 	bl	8001256 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 8001400:	22f7      	movs	r2, #247	; 0xf7
 8001402:	2111      	movs	r1, #17
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f7ff fd57 	bl	8000eb8 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 800140a:	7afb      	ldrb	r3, [r7, #11]
 800140c:	461a      	mov	r2, r3
 800140e:	2122      	movs	r1, #34	; 0x22
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f7ff fd51 	bl	8000eb8 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8001416:	210e      	movs	r1, #14
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f7ff fd2e 	bl	8000e7a <SX1278_SPIRead>
 800141e:	4603      	mov	r3, r0
 8001420:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	461a      	mov	r2, r3
 8001426:	210d      	movs	r1, #13
 8001428:	68f8      	ldr	r0, [r7, #12]
 800142a:	f7ff fd45 	bl	8000eb8 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 800142e:	2122      	movs	r1, #34	; 0x22
 8001430:	68f8      	ldr	r0, [r7, #12]
 8001432:	f7ff fd22 	bl	8000e7a <SX1278_SPIRead>
 8001436:	4603      	mov	r3, r0
 8001438:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 800143a:	7dba      	ldrb	r2, [r7, #22]
 800143c:	7afb      	ldrb	r3, [r7, #11]
 800143e:	429a      	cmp	r2, r3
 8001440:	d104      	bne.n	800144c <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2202      	movs	r2, #2
 8001446:	759a      	strb	r2, [r3, #22]
			return 1;
 8001448:	2301      	movs	r3, #1
 800144a:	e00e      	b.n	800146a <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3b01      	subs	r3, #1
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d1ea      	bne.n	800142e <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f000 f8c6 	bl	80015ee <SX1278_hw_Reset>
			SX1278_config(module);
 8001462:	68f8      	ldr	r0, [r7, #12]
 8001464:	f7ff fdc6 	bl	8000ff4 <SX1278_config>
			return 0;
 8001468:	2300      	movs	r3, #0
		}
	}
}
 800146a:	4618      	mov	r0, r3
 800146c:	3718      	adds	r7, #24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	60f8      	str	r0, [r7, #12]
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	4613      	mov	r3, r2
 8001480:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	2100      	movs	r1, #0
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff fd77 	bl	8000f7c <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 800148e:	228b      	movs	r2, #139	; 0x8b
 8001490:	2101      	movs	r1, #1
 8001492:	68f8      	ldr	r0, [r7, #12]
 8001494:	f7ff fd10 	bl	8000eb8 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f000 f91b 	bl	80016d8 <SX1278_hw_GetDIO0>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d00b      	beq.n	80014c0 <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 80014a8:	2112      	movs	r1, #18
 80014aa:	68f8      	ldr	r0, [r7, #12]
 80014ac:	f7ff fce5 	bl	8000e7a <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 80014b0:	68f8      	ldr	r0, [r7, #12]
 80014b2:	f7ff fed0 	bl	8001256 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 80014b6:	68f8      	ldr	r0, [r7, #12]
 80014b8:	f7ff fea0 	bl	80011fc <SX1278_standby>
			return 1;
 80014bc:	2301      	movs	r3, #1
 80014be:	e013      	b.n	80014e8 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d109      	bne.n	80014e0 <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 f88c 	bl	80015ee <SX1278_hw_Reset>
			SX1278_config(module);
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f7ff fd8c 	bl	8000ff4 <SX1278_config>
			return 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	e003      	b.n	80014e8 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 80014e0:	2001      	movs	r0, #1
 80014e2:	f000 f8ee 	bl	80016c2 <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80014e6:	e7d7      	b.n	8001498 <SX1278_LoRaTxPacket+0x26>
	}
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f000 f848 	bl	8001596 <SX1278_hw_init>
	module->frequency = frequency;
 8001506:	68f9      	ldr	r1, [r7, #12]
 8001508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800150c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	7e3a      	ldrb	r2, [r7, #24]
 8001514:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	7f3a      	ldrb	r2, [r7, #28]
 800151a:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001522:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800152a:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001532:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800153a:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f7ff fd59 	bl	8000ff4 <SX1278_config>
}
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 800154a:	b580      	push	{r7, lr}
 800154c:	b084      	sub	sp, #16
 800154e:	af00      	add	r7, sp, #0
 8001550:	60f8      	str	r0, [r7, #12]
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	4613      	mov	r3, r2
 8001556:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800155e:	79fa      	ldrb	r2, [r7, #7]
 8001560:	429a      	cmp	r2, r3
 8001562:	d003      	beq.n	800156c <SX1278_read+0x22>
		length = module->readBytes;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800156a:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3317      	adds	r3, #23
 8001570:	79fa      	ldrb	r2, [r7, #7]
 8001572:	4619      	mov	r1, r3
 8001574:	68b8      	ldr	r0, [r7, #8]
 8001576:	f002 fb17 	bl	8003ba8 <memcpy>
	rxBuf[length] = '\0';
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	68ba      	ldr	r2, [r7, #8]
 800157e:	4413      	add	r3, r2
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 800158c:	79fb      	ldrb	r3, [r7, #7]
}
 800158e:	4618      	mov	r0, r3
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <SX1278_hw_init>:
#include <string.h>

#include "gpio.h"
#include "spi.h"

__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 800159e:	2101      	movs	r1, #1
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f000 f80d 	bl	80015c0 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6858      	ldr	r0, [r3, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	2201      	movs	r2, #1
 80015b2:	4619      	mov	r1, r3
 80015b4:	f000 fde3 	bl	800217e <HAL_GPIO_WritePin>
}
 80015b8:	bf00      	nop
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6958      	ldr	r0, [r3, #20]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	b299      	uxth	r1, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	bf0c      	ite	eq
 80015da:	2301      	moveq	r3, #1
 80015dc:	2300      	movne	r3, #0
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	461a      	mov	r2, r3
 80015e2:	f000 fdcc 	bl	800217e <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80015f6:	2101      	movs	r1, #1
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff ffe1 	bl	80015c0 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6858      	ldr	r0, [r3, #4]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	b29b      	uxth	r3, r3
 8001608:	2200      	movs	r2, #0
 800160a:	4619      	mov	r1, r3
 800160c:	f000 fdb7 	bl	800217e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8001610:	2001      	movs	r0, #1
 8001612:	f000 f856 	bl	80016c2 <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6858      	ldr	r0, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	b29b      	uxth	r3, r3
 8001620:	2201      	movs	r2, #1
 8001622:	4619      	mov	r1, r3
 8001624:	f000 fdab 	bl	800217e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001628:	2064      	movs	r0, #100	; 0x64
 800162a:	f000 f84a 	bl	80016c2 <SX1278_hw_DelayMs>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8001642:	2100      	movs	r1, #0
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffbb 	bl	80015c0 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6998      	ldr	r0, [r3, #24]
 800164e:	1cf9      	adds	r1, r7, #3
 8001650:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001654:	2201      	movs	r2, #1
 8001656:	f001 fed7 	bl	8003408 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800165a:	bf00      	nop
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4618      	mov	r0, r3
 8001662:	f002 f9c4 	bl	80039ee <HAL_SPI_GetState>
 8001666:	4603      	mov	r3, r0
 8001668:	2b01      	cmp	r3, #1
 800166a:	d1f7      	bne.n	800165c <SX1278_hw_SPICommand+0x26>
		;
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}

08001676 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8001676:	b580      	push	{r7, lr}
 8001678:	b086      	sub	sp, #24
 800167a:	af02      	add	r7, sp, #8
 800167c:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 800167e:	2300      	movs	r3, #0
 8001680:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001682:	2300      	movs	r3, #0
 8001684:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001686:	2100      	movs	r1, #0
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff99 	bl	80015c0 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6998      	ldr	r0, [r3, #24]
 8001692:	f107 020e 	add.w	r2, r7, #14
 8001696:	f107 010f 	add.w	r1, r7, #15
 800169a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2301      	movs	r3, #1
 80016a2:	f001 fff4 	bl	800368e <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80016a6:	bf00      	nop
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f002 f99e 	bl	80039ee <HAL_SPI_GetState>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d1f7      	bne.n	80016a8 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 80016b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f000 fab4 	bl	8001c38 <HAL_Delay>
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4619      	mov	r1, r3
 80016ec:	4610      	mov	r0, r2
 80016ee:	f000 fd2f 	bl	8002150 <HAL_GPIO_ReadPin>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	bf0c      	ite	eq
 80016f8:	2301      	moveq	r3, #1
 80016fa:	2300      	movne	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001706:	b480      	push	{r7}
 8001708:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800170a:	bf00      	nop
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
	...

08001714 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af04      	add	r7, sp, #16
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	9302      	str	r3, [sp, #8]
 8001724:	2301      	movs	r3, #1
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	1dfb      	adds	r3, r7, #7
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	2301      	movs	r3, #1
 800172e:	2200      	movs	r2, #0
 8001730:	2178      	movs	r1, #120	; 0x78
 8001732:	4803      	ldr	r0, [pc, #12]	; (8001740 <ssd1306_WriteCommand+0x2c>)
 8001734:	f000 fe80 	bl	8002438 <HAL_I2C_Mem_Write>
}
 8001738:	bf00      	nop
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	2000008c 	.word	0x2000008c

08001744 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af04      	add	r7, sp, #16
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	b29b      	uxth	r3, r3
 8001752:	f04f 32ff 	mov.w	r2, #4294967295
 8001756:	9202      	str	r2, [sp, #8]
 8001758:	9301      	str	r3, [sp, #4]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	2301      	movs	r3, #1
 8001760:	2240      	movs	r2, #64	; 0x40
 8001762:	2178      	movs	r1, #120	; 0x78
 8001764:	4803      	ldr	r0, [pc, #12]	; (8001774 <ssd1306_WriteData+0x30>)
 8001766:	f000 fe67 	bl	8002438 <HAL_I2C_Mem_Write>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	2000008c 	.word	0x2000008c

08001778 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800177c:	f7ff ffc3 	bl	8001706 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001780:	2064      	movs	r0, #100	; 0x64
 8001782:	f000 fa59 	bl	8001c38 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001786:	2000      	movs	r0, #0
 8001788:	f000 f9d6 	bl	8001b38 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800178c:	2020      	movs	r0, #32
 800178e:	f7ff ffc1 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001792:	2000      	movs	r0, #0
 8001794:	f7ff ffbe 	bl	8001714 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001798:	20b0      	movs	r0, #176	; 0xb0
 800179a:	f7ff ffbb 	bl	8001714 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800179e:	20c8      	movs	r0, #200	; 0xc8
 80017a0:	f7ff ffb8 	bl	8001714 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80017a4:	2000      	movs	r0, #0
 80017a6:	f7ff ffb5 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80017aa:	2010      	movs	r0, #16
 80017ac:	f7ff ffb2 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80017b0:	2040      	movs	r0, #64	; 0x40
 80017b2:	f7ff ffaf 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80017b6:	20ff      	movs	r0, #255	; 0xff
 80017b8:	f000 f9aa 	bl	8001b10 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80017bc:	20a1      	movs	r0, #161	; 0xa1
 80017be:	f7ff ffa9 	bl	8001714 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80017c2:	20a6      	movs	r0, #166	; 0xa6
 80017c4:	f7ff ffa6 	bl	8001714 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80017c8:	20a8      	movs	r0, #168	; 0xa8
 80017ca:	f7ff ffa3 	bl	8001714 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80017ce:	203f      	movs	r0, #63	; 0x3f
 80017d0:	f7ff ffa0 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80017d4:	20a4      	movs	r0, #164	; 0xa4
 80017d6:	f7ff ff9d 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80017da:	20d3      	movs	r0, #211	; 0xd3
 80017dc:	f7ff ff9a 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80017e0:	2000      	movs	r0, #0
 80017e2:	f7ff ff97 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80017e6:	20d5      	movs	r0, #213	; 0xd5
 80017e8:	f7ff ff94 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80017ec:	20f0      	movs	r0, #240	; 0xf0
 80017ee:	f7ff ff91 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80017f2:	20d9      	movs	r0, #217	; 0xd9
 80017f4:	f7ff ff8e 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80017f8:	2022      	movs	r0, #34	; 0x22
 80017fa:	f7ff ff8b 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80017fe:	20da      	movs	r0, #218	; 0xda
 8001800:	f7ff ff88 	bl	8001714 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001804:	2012      	movs	r0, #18
 8001806:	f7ff ff85 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800180a:	20db      	movs	r0, #219	; 0xdb
 800180c:	f7ff ff82 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001810:	2020      	movs	r0, #32
 8001812:	f7ff ff7f 	bl	8001714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001816:	208d      	movs	r0, #141	; 0x8d
 8001818:	f7ff ff7c 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800181c:	2014      	movs	r0, #20
 800181e:	f7ff ff79 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001822:	2001      	movs	r0, #1
 8001824:	f000 f988 	bl	8001b38 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001828:	2000      	movs	r0, #0
 800182a:	f000 f80f 	bl	800184c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800182e:	f000 f825 	bl	800187c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <ssd1306_Init+0xd0>)
 8001834:	2200      	movs	r2, #0
 8001836:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001838:	4b03      	ldr	r3, [pc, #12]	; (8001848 <ssd1306_Init+0xd0>)
 800183a:	2200      	movs	r2, #0
 800183c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800183e:	4b02      	ldr	r3, [pc, #8]	; (8001848 <ssd1306_Init+0xd0>)
 8001840:	2201      	movs	r2, #1
 8001842:	711a      	strb	r2, [r3, #4]
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000880 	.word	0x20000880

0800184c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <ssd1306_Fill+0x14>
 800185c:	2300      	movs	r3, #0
 800185e:	e000      	b.n	8001862 <ssd1306_Fill+0x16>
 8001860:	23ff      	movs	r3, #255	; 0xff
 8001862:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001866:	4619      	mov	r1, r3
 8001868:	4803      	ldr	r0, [pc, #12]	; (8001878 <ssd1306_Fill+0x2c>)
 800186a:	f002 f9ab 	bl	8003bc4 <memset>
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000480 	.word	0x20000480

0800187c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
 8001886:	e016      	b.n	80018b6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	3b50      	subs	r3, #80	; 0x50
 800188c:	b2db      	uxtb	r3, r3
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff ff40 	bl	8001714 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001894:	2000      	movs	r0, #0
 8001896:	f7ff ff3d 	bl	8001714 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800189a:	2010      	movs	r0, #16
 800189c:	f7ff ff3a 	bl	8001714 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	01db      	lsls	r3, r3, #7
 80018a4:	4a08      	ldr	r2, [pc, #32]	; (80018c8 <ssd1306_UpdateScreen+0x4c>)
 80018a6:	4413      	add	r3, r2
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff4a 	bl	8001744 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	3301      	adds	r3, #1
 80018b4:	71fb      	strb	r3, [r7, #7]
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	2b07      	cmp	r3, #7
 80018ba:	d9e5      	bls.n	8001888 <ssd1306_UpdateScreen+0xc>
    }
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000480 	.word	0x20000480

080018cc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	460b      	mov	r3, r1
 80018d8:	71bb      	strb	r3, [r7, #6]
 80018da:	4613      	mov	r3, r2
 80018dc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	db3d      	blt.n	8001962 <ssd1306_DrawPixel+0x96>
 80018e6:	79bb      	ldrb	r3, [r7, #6]
 80018e8:	2b3f      	cmp	r3, #63	; 0x3f
 80018ea:	d83a      	bhi.n	8001962 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80018ec:	797b      	ldrb	r3, [r7, #5]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d11a      	bne.n	8001928 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018f2:	79fa      	ldrb	r2, [r7, #7]
 80018f4:	79bb      	ldrb	r3, [r7, #6]
 80018f6:	08db      	lsrs	r3, r3, #3
 80018f8:	b2d8      	uxtb	r0, r3
 80018fa:	4603      	mov	r3, r0
 80018fc:	01db      	lsls	r3, r3, #7
 80018fe:	4413      	add	r3, r2
 8001900:	4a1a      	ldr	r2, [pc, #104]	; (800196c <ssd1306_DrawPixel+0xa0>)
 8001902:	5cd3      	ldrb	r3, [r2, r3]
 8001904:	b25a      	sxtb	r2, r3
 8001906:	79bb      	ldrb	r3, [r7, #6]
 8001908:	f003 0307 	and.w	r3, r3, #7
 800190c:	2101      	movs	r1, #1
 800190e:	fa01 f303 	lsl.w	r3, r1, r3
 8001912:	b25b      	sxtb	r3, r3
 8001914:	4313      	orrs	r3, r2
 8001916:	b259      	sxtb	r1, r3
 8001918:	79fa      	ldrb	r2, [r7, #7]
 800191a:	4603      	mov	r3, r0
 800191c:	01db      	lsls	r3, r3, #7
 800191e:	4413      	add	r3, r2
 8001920:	b2c9      	uxtb	r1, r1
 8001922:	4a12      	ldr	r2, [pc, #72]	; (800196c <ssd1306_DrawPixel+0xa0>)
 8001924:	54d1      	strb	r1, [r2, r3]
 8001926:	e01d      	b.n	8001964 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001928:	79fa      	ldrb	r2, [r7, #7]
 800192a:	79bb      	ldrb	r3, [r7, #6]
 800192c:	08db      	lsrs	r3, r3, #3
 800192e:	b2d8      	uxtb	r0, r3
 8001930:	4603      	mov	r3, r0
 8001932:	01db      	lsls	r3, r3, #7
 8001934:	4413      	add	r3, r2
 8001936:	4a0d      	ldr	r2, [pc, #52]	; (800196c <ssd1306_DrawPixel+0xa0>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	b25a      	sxtb	r2, r3
 800193c:	79bb      	ldrb	r3, [r7, #6]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	2101      	movs	r1, #1
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	b25b      	sxtb	r3, r3
 800194a:	43db      	mvns	r3, r3
 800194c:	b25b      	sxtb	r3, r3
 800194e:	4013      	ands	r3, r2
 8001950:	b259      	sxtb	r1, r3
 8001952:	79fa      	ldrb	r2, [r7, #7]
 8001954:	4603      	mov	r3, r0
 8001956:	01db      	lsls	r3, r3, #7
 8001958:	4413      	add	r3, r2
 800195a:	b2c9      	uxtb	r1, r1
 800195c:	4a03      	ldr	r2, [pc, #12]	; (800196c <ssd1306_DrawPixel+0xa0>)
 800195e:	54d1      	strb	r1, [r2, r3]
 8001960:	e000      	b.n	8001964 <ssd1306_DrawPixel+0x98>
        return;
 8001962:	bf00      	nop
    }
}
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	20000480 	.word	0x20000480

08001970 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b089      	sub	sp, #36	; 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	4604      	mov	r4, r0
 8001978:	4638      	mov	r0, r7
 800197a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800197e:	4623      	mov	r3, r4
 8001980:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001982:	7bfb      	ldrb	r3, [r7, #15]
 8001984:	2b1f      	cmp	r3, #31
 8001986:	d902      	bls.n	800198e <ssd1306_WriteChar+0x1e>
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	2b7e      	cmp	r3, #126	; 0x7e
 800198c:	d901      	bls.n	8001992 <ssd1306_WriteChar+0x22>
        return 0;
 800198e:	2300      	movs	r3, #0
 8001990:	e079      	b.n	8001a86 <ssd1306_WriteChar+0x116>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001992:	4b3f      	ldr	r3, [pc, #252]	; (8001a90 <ssd1306_WriteChar+0x120>)
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	461a      	mov	r2, r3
 8001998:	783b      	ldrb	r3, [r7, #0]
 800199a:	4413      	add	r3, r2
 800199c:	2b80      	cmp	r3, #128	; 0x80
 800199e:	dc06      	bgt.n	80019ae <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80019a0:	4b3b      	ldr	r3, [pc, #236]	; (8001a90 <ssd1306_WriteChar+0x120>)
 80019a2:	885b      	ldrh	r3, [r3, #2]
 80019a4:	461a      	mov	r2, r3
 80019a6:	787b      	ldrb	r3, [r7, #1]
 80019a8:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80019aa:	2b40      	cmp	r3, #64	; 0x40
 80019ac:	dd01      	ble.n	80019b2 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	e069      	b.n	8001a86 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
 80019b6:	e04e      	b.n	8001a56 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	3b20      	subs	r3, #32
 80019be:	7879      	ldrb	r1, [r7, #1]
 80019c0:	fb01 f303 	mul.w	r3, r1, r3
 80019c4:	4619      	mov	r1, r3
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	440b      	add	r3, r1
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4413      	add	r3, r2
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 80019d2:	2300      	movs	r3, #0
 80019d4:	61bb      	str	r3, [r7, #24]
 80019d6:	e036      	b.n	8001a46 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d013      	beq.n	8001a10 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80019e8:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <ssd1306_WriteChar+0x120>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	b2d8      	uxtb	r0, r3
 80019f6:	4b26      	ldr	r3, [pc, #152]	; (8001a90 <ssd1306_WriteChar+0x120>)
 80019f8:	885b      	ldrh	r3, [r3, #2]
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff ff5f 	bl	80018cc <ssd1306_DrawPixel>
 8001a0e:	e017      	b.n	8001a40 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a10:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <ssd1306_WriteChar+0x120>)
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	b2d8      	uxtb	r0, r3
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	; (8001a90 <ssd1306_WriteChar+0x120>)
 8001a20:	885b      	ldrh	r3, [r3, #2]
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	4413      	add	r3, r2
 8001a2a:	b2d9      	uxtb	r1, r3
 8001a2c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	bf0c      	ite	eq
 8001a34:	2301      	moveq	r3, #1
 8001a36:	2300      	movne	r3, #0
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	f7ff ff46 	bl	80018cc <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	3301      	adds	r3, #1
 8001a44:	61bb      	str	r3, [r7, #24]
 8001a46:	783b      	ldrb	r3, [r7, #0]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d3c3      	bcc.n	80019d8 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	3301      	adds	r3, #1
 8001a54:	61fb      	str	r3, [r7, #28]
 8001a56:	787b      	ldrb	r3, [r7, #1]
 8001a58:	461a      	mov	r2, r3
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d3ab      	bcc.n	80019b8 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <ssd1306_WriteChar+0x120>)
 8001a62:	881a      	ldrh	r2, [r3, #0]
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d006      	beq.n	8001a78 <ssd1306_WriteChar+0x108>
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	3b20      	subs	r3, #32
 8001a70:	440b      	add	r3, r1
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	e001      	b.n	8001a7c <ssd1306_WriteChar+0x10c>
 8001a78:	783b      	ldrb	r3, [r7, #0]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <ssd1306_WriteChar+0x120>)
 8001a82:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3724      	adds	r7, #36	; 0x24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd90      	pop	{r4, r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000880 	.word	0x20000880

08001a94 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af02      	add	r7, sp, #8
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	4638      	mov	r0, r7
 8001a9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001aa2:	e013      	b.n	8001acc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	7818      	ldrb	r0, [r3, #0]
 8001aa8:	7e3b      	ldrb	r3, [r7, #24]
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	463b      	mov	r3, r7
 8001aae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ab0:	f7ff ff5e 	bl	8001970 <ssd1306_WriteChar>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d002      	beq.n	8001ac6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	e008      	b.n	8001ad8 <ssd1306_WriteString+0x44>
        }
        str++;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1e7      	bne.n	8001aa4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	781b      	ldrb	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	460a      	mov	r2, r1
 8001aea:	71fb      	strb	r3, [r7, #7]
 8001aec:	4613      	mov	r3, r2
 8001aee:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <ssd1306_SetCursor+0x2c>)
 8001af6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001af8:	79bb      	ldrb	r3, [r7, #6]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <ssd1306_SetCursor+0x2c>)
 8001afe:	805a      	strh	r2, [r3, #2]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000880 	.word	0x20000880

08001b10 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001b1a:	2381      	movs	r3, #129	; 0x81
 8001b1c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff fdf7 	bl	8001714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fdf3 	bl	8001714 <ssd1306_WriteCommand>
}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001b48:	23af      	movs	r3, #175	; 0xaf
 8001b4a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001b4c:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <ssd1306_SetDisplayOn+0x38>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	715a      	strb	r2, [r3, #5]
 8001b52:	e004      	b.n	8001b5e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001b54:	23ae      	movs	r3, #174	; 0xae
 8001b56:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001b58:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <ssd1306_SetDisplayOn+0x38>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fdd7 	bl	8001714 <ssd1306_WriteCommand>
}
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000880 	.word	0x20000880

08001b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b78:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <HAL_Init+0x28>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a07      	ldr	r2, [pc, #28]	; (8001b9c <HAL_Init+0x28>)
 8001b7e:	f043 0310 	orr.w	r3, r3, #16
 8001b82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b84:	2003      	movs	r0, #3
 8001b86:	f000 f92b 	bl	8001de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b8a:	200f      	movs	r0, #15
 8001b8c:	f000 f808 	bl	8001ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b90:	f7ff f8c8 	bl	8000d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40022000 	.word	0x40022000

08001ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_InitTick+0x54>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <HAL_InitTick+0x58>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 f935 	bl	8001e2e <HAL_SYSTICK_Config>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e00e      	b.n	8001bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b0f      	cmp	r3, #15
 8001bd2:	d80a      	bhi.n	8001bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bdc:	f000 f90b 	bl	8001df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be0:	4a06      	ldr	r2, [pc, #24]	; (8001bfc <HAL_InitTick+0x5c>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e000      	b.n	8001bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	20000008 	.word	0x20000008
 8001bfc:	20000004 	.word	0x20000004

08001c00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c04:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_IncTick+0x1c>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_IncTick+0x20>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	4a03      	ldr	r2, [pc, #12]	; (8001c20 <HAL_IncTick+0x20>)
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr
 8001c1c:	20000008 	.word	0x20000008
 8001c20:	20000888 	.word	0x20000888

08001c24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b02      	ldr	r3, [pc, #8]	; (8001c34 <HAL_GetTick+0x10>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	20000888 	.word	0x20000888

08001c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c40:	f7ff fff0 	bl	8001c24 <HAL_GetTick>
 8001c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c50:	d005      	beq.n	8001c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c52:	4b0a      	ldr	r3, [pc, #40]	; (8001c7c <HAL_Delay+0x44>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c5e:	bf00      	nop
 8001c60:	f7ff ffe0 	bl	8001c24 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d8f7      	bhi.n	8001c60 <HAL_Delay+0x28>
  {
  }
}
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000008 	.word	0x20000008

08001c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c90:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c96:	68ba      	ldr	r2, [r7, #8]
 8001c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb2:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	60d3      	str	r3, [r2, #12]
}
 8001cb8:	bf00      	nop
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ccc:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	0a1b      	lsrs	r3, r3, #8
 8001cd2:	f003 0307 	and.w	r3, r3, #7
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	db0a      	blt.n	8001d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	490c      	ldr	r1, [pc, #48]	; (8001d30 <__NVIC_SetPriority+0x4c>)
 8001cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d02:	0112      	lsls	r2, r2, #4
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	440b      	add	r3, r1
 8001d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d0c:	e00a      	b.n	8001d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	4908      	ldr	r1, [pc, #32]	; (8001d34 <__NVIC_SetPriority+0x50>)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	3b04      	subs	r3, #4
 8001d1c:	0112      	lsls	r2, r2, #4
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	440b      	add	r3, r1
 8001d22:	761a      	strb	r2, [r3, #24]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000e100 	.word	0xe000e100
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b089      	sub	sp, #36	; 0x24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f1c3 0307 	rsb	r3, r3, #7
 8001d52:	2b04      	cmp	r3, #4
 8001d54:	bf28      	it	cs
 8001d56:	2304      	movcs	r3, #4
 8001d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	2b06      	cmp	r3, #6
 8001d60:	d902      	bls.n	8001d68 <NVIC_EncodePriority+0x30>
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3b03      	subs	r3, #3
 8001d66:	e000      	b.n	8001d6a <NVIC_EncodePriority+0x32>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43da      	mvns	r2, r3
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d80:	f04f 31ff 	mov.w	r1, #4294967295
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8a:	43d9      	mvns	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d90:	4313      	orrs	r3, r2
         );
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3724      	adds	r7, #36	; 0x24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dac:	d301      	bcc.n	8001db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00f      	b.n	8001dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db2:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <SysTick_Config+0x40>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dba:	210f      	movs	r1, #15
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f7ff ff90 	bl	8001ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <SysTick_Config+0x40>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dca:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <SysTick_Config+0x40>)
 8001dcc:	2207      	movs	r2, #7
 8001dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	e000e010 	.word	0xe000e010

08001de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff49 	bl	8001c80 <__NVIC_SetPriorityGrouping>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
 8001e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e08:	f7ff ff5e 	bl	8001cc8 <__NVIC_GetPriorityGrouping>
 8001e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	6978      	ldr	r0, [r7, #20]
 8001e14:	f7ff ff90 	bl	8001d38 <NVIC_EncodePriority>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff5f 	bl	8001ce4 <__NVIC_SetPriority>
}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff ffb0 	bl	8001d9c <SysTick_Config>
 8001e3c:	4603      	mov	r3, r0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b08b      	sub	sp, #44	; 0x2c
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e52:	2300      	movs	r3, #0
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e56:	2300      	movs	r3, #0
 8001e58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e5a:	e169      	b.n	8002130 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	69fa      	ldr	r2, [r7, #28]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	f040 8158 	bne.w	800212a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	4a9a      	ldr	r2, [pc, #616]	; (80020e8 <HAL_GPIO_Init+0x2a0>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d05e      	beq.n	8001f42 <HAL_GPIO_Init+0xfa>
 8001e84:	4a98      	ldr	r2, [pc, #608]	; (80020e8 <HAL_GPIO_Init+0x2a0>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d875      	bhi.n	8001f76 <HAL_GPIO_Init+0x12e>
 8001e8a:	4a98      	ldr	r2, [pc, #608]	; (80020ec <HAL_GPIO_Init+0x2a4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d058      	beq.n	8001f42 <HAL_GPIO_Init+0xfa>
 8001e90:	4a96      	ldr	r2, [pc, #600]	; (80020ec <HAL_GPIO_Init+0x2a4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d86f      	bhi.n	8001f76 <HAL_GPIO_Init+0x12e>
 8001e96:	4a96      	ldr	r2, [pc, #600]	; (80020f0 <HAL_GPIO_Init+0x2a8>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d052      	beq.n	8001f42 <HAL_GPIO_Init+0xfa>
 8001e9c:	4a94      	ldr	r2, [pc, #592]	; (80020f0 <HAL_GPIO_Init+0x2a8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d869      	bhi.n	8001f76 <HAL_GPIO_Init+0x12e>
 8001ea2:	4a94      	ldr	r2, [pc, #592]	; (80020f4 <HAL_GPIO_Init+0x2ac>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d04c      	beq.n	8001f42 <HAL_GPIO_Init+0xfa>
 8001ea8:	4a92      	ldr	r2, [pc, #584]	; (80020f4 <HAL_GPIO_Init+0x2ac>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d863      	bhi.n	8001f76 <HAL_GPIO_Init+0x12e>
 8001eae:	4a92      	ldr	r2, [pc, #584]	; (80020f8 <HAL_GPIO_Init+0x2b0>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d046      	beq.n	8001f42 <HAL_GPIO_Init+0xfa>
 8001eb4:	4a90      	ldr	r2, [pc, #576]	; (80020f8 <HAL_GPIO_Init+0x2b0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d85d      	bhi.n	8001f76 <HAL_GPIO_Init+0x12e>
 8001eba:	2b12      	cmp	r3, #18
 8001ebc:	d82a      	bhi.n	8001f14 <HAL_GPIO_Init+0xcc>
 8001ebe:	2b12      	cmp	r3, #18
 8001ec0:	d859      	bhi.n	8001f76 <HAL_GPIO_Init+0x12e>
 8001ec2:	a201      	add	r2, pc, #4	; (adr r2, 8001ec8 <HAL_GPIO_Init+0x80>)
 8001ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec8:	08001f43 	.word	0x08001f43
 8001ecc:	08001f1d 	.word	0x08001f1d
 8001ed0:	08001f2f 	.word	0x08001f2f
 8001ed4:	08001f71 	.word	0x08001f71
 8001ed8:	08001f77 	.word	0x08001f77
 8001edc:	08001f77 	.word	0x08001f77
 8001ee0:	08001f77 	.word	0x08001f77
 8001ee4:	08001f77 	.word	0x08001f77
 8001ee8:	08001f77 	.word	0x08001f77
 8001eec:	08001f77 	.word	0x08001f77
 8001ef0:	08001f77 	.word	0x08001f77
 8001ef4:	08001f77 	.word	0x08001f77
 8001ef8:	08001f77 	.word	0x08001f77
 8001efc:	08001f77 	.word	0x08001f77
 8001f00:	08001f77 	.word	0x08001f77
 8001f04:	08001f77 	.word	0x08001f77
 8001f08:	08001f77 	.word	0x08001f77
 8001f0c:	08001f25 	.word	0x08001f25
 8001f10:	08001f39 	.word	0x08001f39
 8001f14:	4a79      	ldr	r2, [pc, #484]	; (80020fc <HAL_GPIO_Init+0x2b4>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d013      	beq.n	8001f42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f1a:	e02c      	b.n	8001f76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	623b      	str	r3, [r7, #32]
          break;
 8001f22:	e029      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	3304      	adds	r3, #4
 8001f2a:	623b      	str	r3, [r7, #32]
          break;
 8001f2c:	e024      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	3308      	adds	r3, #8
 8001f34:	623b      	str	r3, [r7, #32]
          break;
 8001f36:	e01f      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	330c      	adds	r3, #12
 8001f3e:	623b      	str	r3, [r7, #32]
          break;
 8001f40:	e01a      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d102      	bne.n	8001f50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	623b      	str	r3, [r7, #32]
          break;
 8001f4e:	e013      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d105      	bne.n	8001f64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f58:	2308      	movs	r3, #8
 8001f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	69fa      	ldr	r2, [r7, #28]
 8001f60:	611a      	str	r2, [r3, #16]
          break;
 8001f62:	e009      	b.n	8001f78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f64:	2308      	movs	r3, #8
 8001f66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69fa      	ldr	r2, [r7, #28]
 8001f6c:	615a      	str	r2, [r3, #20]
          break;
 8001f6e:	e003      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f70:	2300      	movs	r3, #0
 8001f72:	623b      	str	r3, [r7, #32]
          break;
 8001f74:	e000      	b.n	8001f78 <HAL_GPIO_Init+0x130>
          break;
 8001f76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	2bff      	cmp	r3, #255	; 0xff
 8001f7c:	d801      	bhi.n	8001f82 <HAL_GPIO_Init+0x13a>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	e001      	b.n	8001f86 <HAL_GPIO_Init+0x13e>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3304      	adds	r3, #4
 8001f86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2bff      	cmp	r3, #255	; 0xff
 8001f8c:	d802      	bhi.n	8001f94 <HAL_GPIO_Init+0x14c>
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	e002      	b.n	8001f9a <HAL_GPIO_Init+0x152>
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	3b08      	subs	r3, #8
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	210f      	movs	r1, #15
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	401a      	ands	r2, r3
 8001fac:	6a39      	ldr	r1, [r7, #32]
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 80b1 	beq.w	800212a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fc8:	4b4d      	ldr	r3, [pc, #308]	; (8002100 <HAL_GPIO_Init+0x2b8>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	4a4c      	ldr	r2, [pc, #304]	; (8002100 <HAL_GPIO_Init+0x2b8>)
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	6193      	str	r3, [r2, #24]
 8001fd4:	4b4a      	ldr	r3, [pc, #296]	; (8002100 <HAL_GPIO_Init+0x2b8>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fe0:	4a48      	ldr	r2, [pc, #288]	; (8002104 <HAL_GPIO_Init+0x2bc>)
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	089b      	lsrs	r3, r3, #2
 8001fe6:	3302      	adds	r3, #2
 8001fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	f003 0303 	and.w	r3, r3, #3
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	220f      	movs	r2, #15
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	4013      	ands	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a40      	ldr	r2, [pc, #256]	; (8002108 <HAL_GPIO_Init+0x2c0>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d013      	beq.n	8002034 <HAL_GPIO_Init+0x1ec>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a3f      	ldr	r2, [pc, #252]	; (800210c <HAL_GPIO_Init+0x2c4>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d00d      	beq.n	8002030 <HAL_GPIO_Init+0x1e8>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a3e      	ldr	r2, [pc, #248]	; (8002110 <HAL_GPIO_Init+0x2c8>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d007      	beq.n	800202c <HAL_GPIO_Init+0x1e4>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a3d      	ldr	r2, [pc, #244]	; (8002114 <HAL_GPIO_Init+0x2cc>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d101      	bne.n	8002028 <HAL_GPIO_Init+0x1e0>
 8002024:	2303      	movs	r3, #3
 8002026:	e006      	b.n	8002036 <HAL_GPIO_Init+0x1ee>
 8002028:	2304      	movs	r3, #4
 800202a:	e004      	b.n	8002036 <HAL_GPIO_Init+0x1ee>
 800202c:	2302      	movs	r3, #2
 800202e:	e002      	b.n	8002036 <HAL_GPIO_Init+0x1ee>
 8002030:	2301      	movs	r3, #1
 8002032:	e000      	b.n	8002036 <HAL_GPIO_Init+0x1ee>
 8002034:	2300      	movs	r3, #0
 8002036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002038:	f002 0203 	and.w	r2, r2, #3
 800203c:	0092      	lsls	r2, r2, #2
 800203e:	4093      	lsls	r3, r2
 8002040:	68fa      	ldr	r2, [r7, #12]
 8002042:	4313      	orrs	r3, r2
 8002044:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002046:	492f      	ldr	r1, [pc, #188]	; (8002104 <HAL_GPIO_Init+0x2bc>)
 8002048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204a:	089b      	lsrs	r3, r3, #2
 800204c:	3302      	adds	r3, #2
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d006      	beq.n	800206e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002060:	4b2d      	ldr	r3, [pc, #180]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	492c      	ldr	r1, [pc, #176]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	608b      	str	r3, [r1, #8]
 800206c:	e006      	b.n	800207c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800206e:	4b2a      	ldr	r3, [pc, #168]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	43db      	mvns	r3, r3
 8002076:	4928      	ldr	r1, [pc, #160]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 8002078:	4013      	ands	r3, r2
 800207a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d006      	beq.n	8002096 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002088:	4b23      	ldr	r3, [pc, #140]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 800208a:	68da      	ldr	r2, [r3, #12]
 800208c:	4922      	ldr	r1, [pc, #136]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	4313      	orrs	r3, r2
 8002092:	60cb      	str	r3, [r1, #12]
 8002094:	e006      	b.n	80020a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002096:	4b20      	ldr	r3, [pc, #128]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 8002098:	68da      	ldr	r2, [r3, #12]
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	43db      	mvns	r3, r3
 800209e:	491e      	ldr	r1, [pc, #120]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020a0:	4013      	ands	r3, r2
 80020a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d006      	beq.n	80020be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020b0:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	4918      	ldr	r1, [pc, #96]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]
 80020bc:	e006      	b.n	80020cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020be:	4b16      	ldr	r3, [pc, #88]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	4914      	ldr	r1, [pc, #80]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d021      	beq.n	800211c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	490e      	ldr	r1, [pc, #56]	; (8002118 <HAL_GPIO_Init+0x2d0>)
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	600b      	str	r3, [r1, #0]
 80020e4:	e021      	b.n	800212a <HAL_GPIO_Init+0x2e2>
 80020e6:	bf00      	nop
 80020e8:	10320000 	.word	0x10320000
 80020ec:	10310000 	.word	0x10310000
 80020f0:	10220000 	.word	0x10220000
 80020f4:	10210000 	.word	0x10210000
 80020f8:	10120000 	.word	0x10120000
 80020fc:	10110000 	.word	0x10110000
 8002100:	40021000 	.word	0x40021000
 8002104:	40010000 	.word	0x40010000
 8002108:	40010800 	.word	0x40010800
 800210c:	40010c00 	.word	0x40010c00
 8002110:	40011000 	.word	0x40011000
 8002114:	40011400 	.word	0x40011400
 8002118:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800211c:	4b0b      	ldr	r3, [pc, #44]	; (800214c <HAL_GPIO_Init+0x304>)
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	43db      	mvns	r3, r3
 8002124:	4909      	ldr	r1, [pc, #36]	; (800214c <HAL_GPIO_Init+0x304>)
 8002126:	4013      	ands	r3, r2
 8002128:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	3301      	adds	r3, #1
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	fa22 f303 	lsr.w	r3, r2, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	f47f ae8e 	bne.w	8001e5c <HAL_GPIO_Init+0x14>
  }
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	372c      	adds	r7, #44	; 0x2c
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr
 800214c:	40010400 	.word	0x40010400

08002150 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	887b      	ldrh	r3, [r7, #2]
 8002162:	4013      	ands	r3, r2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002168:	2301      	movs	r3, #1
 800216a:	73fb      	strb	r3, [r7, #15]
 800216c:	e001      	b.n	8002172 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800216e:	2300      	movs	r3, #0
 8002170:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002172:	7bfb      	ldrb	r3, [r7, #15]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr

0800217e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
 8002186:	460b      	mov	r3, r1
 8002188:	807b      	strh	r3, [r7, #2]
 800218a:	4613      	mov	r3, r2
 800218c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800218e:	787b      	ldrb	r3, [r7, #1]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002194:	887a      	ldrh	r2, [r7, #2]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800219a:	e003      	b.n	80021a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800219c:	887b      	ldrh	r3, [r7, #2]
 800219e:	041a      	lsls	r2, r3, #16
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	611a      	str	r2, [r3, #16]
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
	...

080021b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e12b      	b.n	800241a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d106      	bne.n	80021dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7fe fa00 	bl	80005dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2224      	movs	r2, #36	; 0x24
 80021e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 0201 	bic.w	r2, r2, #1
 80021f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002202:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002212:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002214:	f001 f842 	bl	800329c <HAL_RCC_GetPCLK1Freq>
 8002218:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4a81      	ldr	r2, [pc, #516]	; (8002424 <HAL_I2C_Init+0x274>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d807      	bhi.n	8002234 <HAL_I2C_Init+0x84>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4a80      	ldr	r2, [pc, #512]	; (8002428 <HAL_I2C_Init+0x278>)
 8002228:	4293      	cmp	r3, r2
 800222a:	bf94      	ite	ls
 800222c:	2301      	movls	r3, #1
 800222e:	2300      	movhi	r3, #0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	e006      	b.n	8002242 <HAL_I2C_Init+0x92>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4a7d      	ldr	r2, [pc, #500]	; (800242c <HAL_I2C_Init+0x27c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	bf94      	ite	ls
 800223c:	2301      	movls	r3, #1
 800223e:	2300      	movhi	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e0e7      	b.n	800241a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4a78      	ldr	r2, [pc, #480]	; (8002430 <HAL_I2C_Init+0x280>)
 800224e:	fba2 2303 	umull	r2, r3, r2, r3
 8002252:	0c9b      	lsrs	r3, r3, #18
 8002254:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68ba      	ldr	r2, [r7, #8]
 8002266:	430a      	orrs	r2, r1
 8002268:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	4a6a      	ldr	r2, [pc, #424]	; (8002424 <HAL_I2C_Init+0x274>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d802      	bhi.n	8002284 <HAL_I2C_Init+0xd4>
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	3301      	adds	r3, #1
 8002282:	e009      	b.n	8002298 <HAL_I2C_Init+0xe8>
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800228a:	fb02 f303 	mul.w	r3, r2, r3
 800228e:	4a69      	ldr	r2, [pc, #420]	; (8002434 <HAL_I2C_Init+0x284>)
 8002290:	fba2 2303 	umull	r2, r3, r2, r3
 8002294:	099b      	lsrs	r3, r3, #6
 8002296:	3301      	adds	r3, #1
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	430b      	orrs	r3, r1
 800229e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80022aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	495c      	ldr	r1, [pc, #368]	; (8002424 <HAL_I2C_Init+0x274>)
 80022b4:	428b      	cmp	r3, r1
 80022b6:	d819      	bhi.n	80022ec <HAL_I2C_Init+0x13c>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	1e59      	subs	r1, r3, #1
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80022c6:	1c59      	adds	r1, r3, #1
 80022c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80022cc:	400b      	ands	r3, r1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00a      	beq.n	80022e8 <HAL_I2C_Init+0x138>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	1e59      	subs	r1, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80022e0:	3301      	adds	r3, #1
 80022e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e6:	e051      	b.n	800238c <HAL_I2C_Init+0x1dc>
 80022e8:	2304      	movs	r3, #4
 80022ea:	e04f      	b.n	800238c <HAL_I2C_Init+0x1dc>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d111      	bne.n	8002318 <HAL_I2C_Init+0x168>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	1e58      	subs	r0, r3, #1
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6859      	ldr	r1, [r3, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	440b      	add	r3, r1
 8002302:	fbb0 f3f3 	udiv	r3, r0, r3
 8002306:	3301      	adds	r3, #1
 8002308:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800230c:	2b00      	cmp	r3, #0
 800230e:	bf0c      	ite	eq
 8002310:	2301      	moveq	r3, #1
 8002312:	2300      	movne	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	e012      	b.n	800233e <HAL_I2C_Init+0x18e>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	1e58      	subs	r0, r3, #1
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6859      	ldr	r1, [r3, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	0099      	lsls	r1, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	fbb0 f3f3 	udiv	r3, r0, r3
 800232e:	3301      	adds	r3, #1
 8002330:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002334:	2b00      	cmp	r3, #0
 8002336:	bf0c      	ite	eq
 8002338:	2301      	moveq	r3, #1
 800233a:	2300      	movne	r3, #0
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_Init+0x196>
 8002342:	2301      	movs	r3, #1
 8002344:	e022      	b.n	800238c <HAL_I2C_Init+0x1dc>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10e      	bne.n	800236c <HAL_I2C_Init+0x1bc>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	1e58      	subs	r0, r3, #1
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6859      	ldr	r1, [r3, #4]
 8002356:	460b      	mov	r3, r1
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	440b      	add	r3, r1
 800235c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002360:	3301      	adds	r3, #1
 8002362:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800236a:	e00f      	b.n	800238c <HAL_I2C_Init+0x1dc>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1e58      	subs	r0, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6859      	ldr	r1, [r3, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	0099      	lsls	r1, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002382:	3301      	adds	r3, #1
 8002384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002388:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	6809      	ldr	r1, [r1, #0]
 8002390:	4313      	orrs	r3, r2
 8002392:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69da      	ldr	r2, [r3, #28]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	431a      	orrs	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80023ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6911      	ldr	r1, [r2, #16]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68d2      	ldr	r2, [r2, #12]
 80023c6:	4311      	orrs	r1, r2
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	6812      	ldr	r2, [r2, #0]
 80023cc:	430b      	orrs	r3, r1
 80023ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695a      	ldr	r2, [r3, #20]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 0201 	orr.w	r2, r2, #1
 80023fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2220      	movs	r2, #32
 8002406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	000186a0 	.word	0x000186a0
 8002428:	001e847f 	.word	0x001e847f
 800242c:	003d08ff 	.word	0x003d08ff
 8002430:	431bde83 	.word	0x431bde83
 8002434:	10624dd3 	.word	0x10624dd3

08002438 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af02      	add	r7, sp, #8
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	4608      	mov	r0, r1
 8002442:	4611      	mov	r1, r2
 8002444:	461a      	mov	r2, r3
 8002446:	4603      	mov	r3, r0
 8002448:	817b      	strh	r3, [r7, #10]
 800244a:	460b      	mov	r3, r1
 800244c:	813b      	strh	r3, [r7, #8]
 800244e:	4613      	mov	r3, r2
 8002450:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002452:	f7ff fbe7 	bl	8001c24 <HAL_GetTick>
 8002456:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b20      	cmp	r3, #32
 8002462:	f040 80d9 	bne.w	8002618 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2319      	movs	r3, #25
 800246c:	2201      	movs	r2, #1
 800246e:	496d      	ldr	r1, [pc, #436]	; (8002624 <HAL_I2C_Mem_Write+0x1ec>)
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f971 	bl	8002758 <I2C_WaitOnFlagUntilTimeout>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800247c:	2302      	movs	r3, #2
 800247e:	e0cc      	b.n	800261a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002486:	2b01      	cmp	r3, #1
 8002488:	d101      	bne.n	800248e <HAL_I2C_Mem_Write+0x56>
 800248a:	2302      	movs	r3, #2
 800248c:	e0c5      	b.n	800261a <HAL_I2C_Mem_Write+0x1e2>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d007      	beq.n	80024b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0201 	orr.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2221      	movs	r2, #33	; 0x21
 80024c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2240      	movs	r2, #64	; 0x40
 80024d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a3a      	ldr	r2, [r7, #32]
 80024de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4a4d      	ldr	r2, [pc, #308]	; (8002628 <HAL_I2C_Mem_Write+0x1f0>)
 80024f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024f6:	88f8      	ldrh	r0, [r7, #6]
 80024f8:	893a      	ldrh	r2, [r7, #8]
 80024fa:	8979      	ldrh	r1, [r7, #10]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	4603      	mov	r3, r0
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 f890 	bl	800262c <I2C_RequestMemoryWrite>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d052      	beq.n	80025b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e081      	b.n	800261a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fa36 	bl	800298c <I2C_WaitOnTXEFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00d      	beq.n	8002542 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	2b04      	cmp	r3, #4
 800252c:	d107      	bne.n	800253e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800253c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e06b      	b.n	800261a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002546:	781a      	ldrb	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255c:	3b01      	subs	r3, #1
 800255e:	b29a      	uxth	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002568:	b29b      	uxth	r3, r3
 800256a:	3b01      	subs	r3, #1
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	f003 0304 	and.w	r3, r3, #4
 800257c:	2b04      	cmp	r3, #4
 800257e:	d11b      	bne.n	80025b8 <HAL_I2C_Mem_Write+0x180>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002584:	2b00      	cmp	r3, #0
 8002586:	d017      	beq.n	80025b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	781a      	ldrb	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002598:	1c5a      	adds	r2, r3, #1
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a2:	3b01      	subs	r3, #1
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	3b01      	subs	r3, #1
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1aa      	bne.n	8002516 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 fa29 	bl	8002a1c <I2C_WaitOnBTFFlagUntilTimeout>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00d      	beq.n	80025ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d107      	bne.n	80025e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e016      	b.n	800261a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002614:	2300      	movs	r3, #0
 8002616:	e000      	b.n	800261a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002618:	2302      	movs	r3, #2
  }
}
 800261a:	4618      	mov	r0, r3
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	00100002 	.word	0x00100002
 8002628:	ffff0000 	.word	0xffff0000

0800262c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af02      	add	r7, sp, #8
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	4608      	mov	r0, r1
 8002636:	4611      	mov	r1, r2
 8002638:	461a      	mov	r2, r3
 800263a:	4603      	mov	r3, r0
 800263c:	817b      	strh	r3, [r7, #10]
 800263e:	460b      	mov	r3, r1
 8002640:	813b      	strh	r3, [r7, #8]
 8002642:	4613      	mov	r3, r2
 8002644:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002654:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	2200      	movs	r2, #0
 800265e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f878 	bl	8002758 <I2C_WaitOnFlagUntilTimeout>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00d      	beq.n	800268a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002678:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800267c:	d103      	bne.n	8002686 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002684:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e05f      	b.n	800274a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800268a:	897b      	ldrh	r3, [r7, #10]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002698:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	6a3a      	ldr	r2, [r7, #32]
 800269e:	492d      	ldr	r1, [pc, #180]	; (8002754 <I2C_RequestMemoryWrite+0x128>)
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f8d3 	bl	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e04c      	b.n	800274a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c8:	6a39      	ldr	r1, [r7, #32]
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 f95e 	bl	800298c <I2C_WaitOnTXEFlagUntilTimeout>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00d      	beq.n	80026f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	2b04      	cmp	r3, #4
 80026dc:	d107      	bne.n	80026ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e02b      	b.n	800274a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026f2:	88fb      	ldrh	r3, [r7, #6]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d105      	bne.n	8002704 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80026f8:	893b      	ldrh	r3, [r7, #8]
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	611a      	str	r2, [r3, #16]
 8002702:	e021      	b.n	8002748 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002704:	893b      	ldrh	r3, [r7, #8]
 8002706:	0a1b      	lsrs	r3, r3, #8
 8002708:	b29b      	uxth	r3, r3
 800270a:	b2da      	uxtb	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002714:	6a39      	ldr	r1, [r7, #32]
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 f938 	bl	800298c <I2C_WaitOnTXEFlagUntilTimeout>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00d      	beq.n	800273e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	2b04      	cmp	r3, #4
 8002728:	d107      	bne.n	800273a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002738:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e005      	b.n	800274a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800273e:	893b      	ldrh	r3, [r7, #8]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	00010002 	.word	0x00010002

08002758 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	4613      	mov	r3, r2
 8002766:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002768:	e048      	b.n	80027fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002770:	d044      	beq.n	80027fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002772:	f7ff fa57 	bl	8001c24 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d302      	bcc.n	8002788 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d139      	bne.n	80027fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	0c1b      	lsrs	r3, r3, #16
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b01      	cmp	r3, #1
 8002790:	d10d      	bne.n	80027ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	43da      	mvns	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	4013      	ands	r3, r2
 800279e:	b29b      	uxth	r3, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	bf0c      	ite	eq
 80027a4:	2301      	moveq	r3, #1
 80027a6:	2300      	movne	r3, #0
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	461a      	mov	r2, r3
 80027ac:	e00c      	b.n	80027c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	43da      	mvns	r2, r3
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	4013      	ands	r3, r2
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bf0c      	ite	eq
 80027c0:	2301      	moveq	r3, #1
 80027c2:	2300      	movne	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	461a      	mov	r2, r3
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d116      	bne.n	80027fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e023      	b.n	8002844 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	0c1b      	lsrs	r3, r3, #16
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d10d      	bne.n	8002822 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	43da      	mvns	r2, r3
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	4013      	ands	r3, r2
 8002812:	b29b      	uxth	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	bf0c      	ite	eq
 8002818:	2301      	moveq	r3, #1
 800281a:	2300      	movne	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	461a      	mov	r2, r3
 8002820:	e00c      	b.n	800283c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	43da      	mvns	r2, r3
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	4013      	ands	r3, r2
 800282e:	b29b      	uxth	r3, r3
 8002830:	2b00      	cmp	r3, #0
 8002832:	bf0c      	ite	eq
 8002834:	2301      	moveq	r3, #1
 8002836:	2300      	movne	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	429a      	cmp	r2, r3
 8002840:	d093      	beq.n	800276a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
 8002858:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800285a:	e071      	b.n	8002940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800286a:	d123      	bne.n	80028b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800287a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002884:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a0:	f043 0204 	orr.w	r2, r3, #4
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e067      	b.n	8002984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ba:	d041      	beq.n	8002940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028bc:	f7ff f9b2 	bl	8001c24 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d302      	bcc.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d136      	bne.n	8002940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	0c1b      	lsrs	r3, r3, #16
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d10c      	bne.n	80028f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	43da      	mvns	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	4013      	ands	r3, r2
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	e00b      	b.n	800290e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	43da      	mvns	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4013      	ands	r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d016      	beq.n	8002940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2220      	movs	r2, #32
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292c:	f043 0220 	orr.w	r2, r3, #32
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e021      	b.n	8002984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	0c1b      	lsrs	r3, r3, #16
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d10c      	bne.n	8002964 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	43da      	mvns	r2, r3
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	4013      	ands	r3, r2
 8002956:	b29b      	uxth	r3, r3
 8002958:	2b00      	cmp	r3, #0
 800295a:	bf14      	ite	ne
 800295c:	2301      	movne	r3, #1
 800295e:	2300      	moveq	r3, #0
 8002960:	b2db      	uxtb	r3, r3
 8002962:	e00b      	b.n	800297c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	43da      	mvns	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	4013      	ands	r3, r2
 8002970:	b29b      	uxth	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	bf14      	ite	ne
 8002976:	2301      	movne	r3, #1
 8002978:	2300      	moveq	r3, #0
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	f47f af6d 	bne.w	800285c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002998:	e034      	b.n	8002a04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f886 	bl	8002aac <I2C_IsAcknowledgeFailed>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e034      	b.n	8002a14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b0:	d028      	beq.n	8002a04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b2:	f7ff f937 	bl	8001c24 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	68ba      	ldr	r2, [r7, #8]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d302      	bcc.n	80029c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d11d      	bne.n	8002a04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d2:	2b80      	cmp	r3, #128	; 0x80
 80029d4:	d016      	beq.n	8002a04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2220      	movs	r2, #32
 80029e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e007      	b.n	8002a14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a0e:	2b80      	cmp	r3, #128	; 0x80
 8002a10:	d1c3      	bne.n	800299a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a28:	e034      	b.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f83e 	bl	8002aac <I2C_IsAcknowledgeFailed>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e034      	b.n	8002aa4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a40:	d028      	beq.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a42:	f7ff f8ef 	bl	8001c24 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d302      	bcc.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d11d      	bne.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d016      	beq.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	f043 0220 	orr.w	r2, r3, #32
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e007      	b.n	8002aa4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d1c3      	bne.n	8002a2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ac2:	d11b      	bne.n	8002afc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002acc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f043 0204 	orr.w	r2, r3, #4
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr

08002b08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e272      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f000 8087 	beq.w	8002c36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b28:	4b92      	ldr	r3, [pc, #584]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 030c 	and.w	r3, r3, #12
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d00c      	beq.n	8002b4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b34:	4b8f      	ldr	r3, [pc, #572]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 030c 	and.w	r3, r3, #12
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d112      	bne.n	8002b66 <HAL_RCC_OscConfig+0x5e>
 8002b40:	4b8c      	ldr	r3, [pc, #560]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b4c:	d10b      	bne.n	8002b66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b4e:	4b89      	ldr	r3, [pc, #548]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d06c      	beq.n	8002c34 <HAL_RCC_OscConfig+0x12c>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d168      	bne.n	8002c34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e24c      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b6e:	d106      	bne.n	8002b7e <HAL_RCC_OscConfig+0x76>
 8002b70:	4b80      	ldr	r3, [pc, #512]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a7f      	ldr	r2, [pc, #508]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	e02e      	b.n	8002bdc <HAL_RCC_OscConfig+0xd4>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10c      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x98>
 8002b86:	4b7b      	ldr	r3, [pc, #492]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a7a      	ldr	r2, [pc, #488]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	4b78      	ldr	r3, [pc, #480]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a77      	ldr	r2, [pc, #476]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002b98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e01d      	b.n	8002bdc <HAL_RCC_OscConfig+0xd4>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ba8:	d10c      	bne.n	8002bc4 <HAL_RCC_OscConfig+0xbc>
 8002baa:	4b72      	ldr	r3, [pc, #456]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a71      	ldr	r2, [pc, #452]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	4b6f      	ldr	r3, [pc, #444]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a6e      	ldr	r2, [pc, #440]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	e00b      	b.n	8002bdc <HAL_RCC_OscConfig+0xd4>
 8002bc4:	4b6b      	ldr	r3, [pc, #428]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a6a      	ldr	r2, [pc, #424]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bce:	6013      	str	r3, [r2, #0]
 8002bd0:	4b68      	ldr	r3, [pc, #416]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a67      	ldr	r2, [pc, #412]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d013      	beq.n	8002c0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be4:	f7ff f81e 	bl	8001c24 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bec:	f7ff f81a 	bl	8001c24 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b64      	cmp	r3, #100	; 0x64
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e200      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfe:	4b5d      	ldr	r3, [pc, #372]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f0      	beq.n	8002bec <HAL_RCC_OscConfig+0xe4>
 8002c0a:	e014      	b.n	8002c36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7ff f80a 	bl	8001c24 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c14:	f7ff f806 	bl	8001c24 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b64      	cmp	r3, #100	; 0x64
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e1ec      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c26:	4b53      	ldr	r3, [pc, #332]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x10c>
 8002c32:	e000      	b.n	8002c36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d063      	beq.n	8002d0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c42:	4b4c      	ldr	r3, [pc, #304]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f003 030c 	and.w	r3, r3, #12
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00b      	beq.n	8002c66 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c4e:	4b49      	ldr	r3, [pc, #292]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 030c 	and.w	r3, r3, #12
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d11c      	bne.n	8002c94 <HAL_RCC_OscConfig+0x18c>
 8002c5a:	4b46      	ldr	r3, [pc, #280]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d116      	bne.n	8002c94 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c66:	4b43      	ldr	r3, [pc, #268]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d005      	beq.n	8002c7e <HAL_RCC_OscConfig+0x176>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d001      	beq.n	8002c7e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e1c0      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7e:	4b3d      	ldr	r3, [pc, #244]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4939      	ldr	r1, [pc, #228]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c92:	e03a      	b.n	8002d0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d020      	beq.n	8002cde <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c9c:	4b36      	ldr	r3, [pc, #216]	; (8002d78 <HAL_RCC_OscConfig+0x270>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca2:	f7fe ffbf 	bl	8001c24 <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002caa:	f7fe ffbb 	bl	8001c24 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e1a1      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbc:	4b2d      	ldr	r3, [pc, #180]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0f0      	beq.n	8002caa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc8:	4b2a      	ldr	r3, [pc, #168]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	4927      	ldr	r1, [pc, #156]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	600b      	str	r3, [r1, #0]
 8002cdc:	e015      	b.n	8002d0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cde:	4b26      	ldr	r3, [pc, #152]	; (8002d78 <HAL_RCC_OscConfig+0x270>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce4:	f7fe ff9e 	bl	8001c24 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cec:	f7fe ff9a 	bl	8001c24 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e180      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cfe:	4b1d      	ldr	r3, [pc, #116]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d03a      	beq.n	8002d8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d019      	beq.n	8002d52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1e:	4b17      	ldr	r3, [pc, #92]	; (8002d7c <HAL_RCC_OscConfig+0x274>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d24:	f7fe ff7e 	bl	8001c24 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d2c:	f7fe ff7a 	bl	8001c24 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e160      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	; (8002d74 <HAL_RCC_OscConfig+0x26c>)
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0f0      	beq.n	8002d2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	f000 faba 	bl	80032c4 <RCC_Delay>
 8002d50:	e01c      	b.n	8002d8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d52:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <HAL_RCC_OscConfig+0x274>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d58:	f7fe ff64 	bl	8001c24 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d5e:	e00f      	b.n	8002d80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d60:	f7fe ff60 	bl	8001c24 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d908      	bls.n	8002d80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e146      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
 8002d72:	bf00      	nop
 8002d74:	40021000 	.word	0x40021000
 8002d78:	42420000 	.word	0x42420000
 8002d7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d80:	4b92      	ldr	r3, [pc, #584]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1e9      	bne.n	8002d60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 80a6 	beq.w	8002ee6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9e:	4b8b      	ldr	r3, [pc, #556]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10d      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002daa:	4b88      	ldr	r3, [pc, #544]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	4a87      	ldr	r2, [pc, #540]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db4:	61d3      	str	r3, [r2, #28]
 8002db6:	4b85      	ldr	r3, [pc, #532]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	60bb      	str	r3, [r7, #8]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc6:	4b82      	ldr	r3, [pc, #520]	; (8002fd0 <HAL_RCC_OscConfig+0x4c8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d118      	bne.n	8002e04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd2:	4b7f      	ldr	r3, [pc, #508]	; (8002fd0 <HAL_RCC_OscConfig+0x4c8>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a7e      	ldr	r2, [pc, #504]	; (8002fd0 <HAL_RCC_OscConfig+0x4c8>)
 8002dd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dde:	f7fe ff21 	bl	8001c24 <HAL_GetTick>
 8002de2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de6:	f7fe ff1d 	bl	8001c24 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b64      	cmp	r3, #100	; 0x64
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e103      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df8:	4b75      	ldr	r3, [pc, #468]	; (8002fd0 <HAL_RCC_OscConfig+0x4c8>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0f0      	beq.n	8002de6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d106      	bne.n	8002e1a <HAL_RCC_OscConfig+0x312>
 8002e0c:	4b6f      	ldr	r3, [pc, #444]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	4a6e      	ldr	r2, [pc, #440]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6213      	str	r3, [r2, #32]
 8002e18:	e02d      	b.n	8002e76 <HAL_RCC_OscConfig+0x36e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10c      	bne.n	8002e3c <HAL_RCC_OscConfig+0x334>
 8002e22:	4b6a      	ldr	r3, [pc, #424]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	4a69      	ldr	r2, [pc, #420]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	6213      	str	r3, [r2, #32]
 8002e2e:	4b67      	ldr	r3, [pc, #412]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	4a66      	ldr	r2, [pc, #408]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	f023 0304 	bic.w	r3, r3, #4
 8002e38:	6213      	str	r3, [r2, #32]
 8002e3a:	e01c      	b.n	8002e76 <HAL_RCC_OscConfig+0x36e>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	2b05      	cmp	r3, #5
 8002e42:	d10c      	bne.n	8002e5e <HAL_RCC_OscConfig+0x356>
 8002e44:	4b61      	ldr	r3, [pc, #388]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	4a60      	ldr	r2, [pc, #384]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e4a:	f043 0304 	orr.w	r3, r3, #4
 8002e4e:	6213      	str	r3, [r2, #32]
 8002e50:	4b5e      	ldr	r3, [pc, #376]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	4a5d      	ldr	r2, [pc, #372]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e56:	f043 0301 	orr.w	r3, r3, #1
 8002e5a:	6213      	str	r3, [r2, #32]
 8002e5c:	e00b      	b.n	8002e76 <HAL_RCC_OscConfig+0x36e>
 8002e5e:	4b5b      	ldr	r3, [pc, #364]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	4a5a      	ldr	r2, [pc, #360]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	f023 0301 	bic.w	r3, r3, #1
 8002e68:	6213      	str	r3, [r2, #32]
 8002e6a:	4b58      	ldr	r3, [pc, #352]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	4a57      	ldr	r2, [pc, #348]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e70:	f023 0304 	bic.w	r3, r3, #4
 8002e74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d015      	beq.n	8002eaa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7e:	f7fe fed1 	bl	8001c24 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e84:	e00a      	b.n	8002e9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e86:	f7fe fecd 	bl	8001c24 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e0b1      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e9c:	4b4b      	ldr	r3, [pc, #300]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0ee      	beq.n	8002e86 <HAL_RCC_OscConfig+0x37e>
 8002ea8:	e014      	b.n	8002ed4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eaa:	f7fe febb 	bl	8001c24 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb0:	e00a      	b.n	8002ec8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb2:	f7fe feb7 	bl	8001c24 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d901      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e09b      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec8:	4b40      	ldr	r3, [pc, #256]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1ee      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ed4:	7dfb      	ldrb	r3, [r7, #23]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d105      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eda:	4b3c      	ldr	r3, [pc, #240]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	4a3b      	ldr	r2, [pc, #236]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ee4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8087 	beq.w	8002ffe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ef0:	4b36      	ldr	r3, [pc, #216]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 030c 	and.w	r3, r3, #12
 8002ef8:	2b08      	cmp	r3, #8
 8002efa:	d061      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	69db      	ldr	r3, [r3, #28]
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d146      	bne.n	8002f92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f04:	4b33      	ldr	r3, [pc, #204]	; (8002fd4 <HAL_RCC_OscConfig+0x4cc>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0a:	f7fe fe8b 	bl	8001c24 <HAL_GetTick>
 8002f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f10:	e008      	b.n	8002f24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f12:	f7fe fe87 	bl	8001c24 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e06d      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f24:	4b29      	ldr	r3, [pc, #164]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1f0      	bne.n	8002f12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f38:	d108      	bne.n	8002f4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f3a:	4b24      	ldr	r3, [pc, #144]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	4921      	ldr	r1, [pc, #132]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f4c:	4b1f      	ldr	r3, [pc, #124]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a19      	ldr	r1, [r3, #32]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	430b      	orrs	r3, r1
 8002f5e:	491b      	ldr	r1, [pc, #108]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f64:	4b1b      	ldr	r3, [pc, #108]	; (8002fd4 <HAL_RCC_OscConfig+0x4cc>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6a:	f7fe fe5b 	bl	8001c24 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f72:	f7fe fe57 	bl	8001c24 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e03d      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f84:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d0f0      	beq.n	8002f72 <HAL_RCC_OscConfig+0x46a>
 8002f90:	e035      	b.n	8002ffe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <HAL_RCC_OscConfig+0x4cc>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f98:	f7fe fe44 	bl	8001c24 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa0:	f7fe fe40 	bl	8001c24 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e026      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_RCC_OscConfig+0x4c4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f0      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x498>
 8002fbe:	e01e      	b.n	8002ffe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d107      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e019      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40007000 	.word	0x40007000
 8002fd4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <HAL_RCC_OscConfig+0x500>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d106      	bne.n	8002ffa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40021000 	.word	0x40021000

0800300c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0d0      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003020:	4b6a      	ldr	r3, [pc, #424]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	429a      	cmp	r2, r3
 800302c:	d910      	bls.n	8003050 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302e:	4b67      	ldr	r3, [pc, #412]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f023 0207 	bic.w	r2, r3, #7
 8003036:	4965      	ldr	r1, [pc, #404]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	4313      	orrs	r3, r2
 800303c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303e:	4b63      	ldr	r3, [pc, #396]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	429a      	cmp	r2, r3
 800304a:	d001      	beq.n	8003050 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e0b8      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d020      	beq.n	800309e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003068:	4b59      	ldr	r3, [pc, #356]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4a58      	ldr	r2, [pc, #352]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 800306e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003072:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0308 	and.w	r3, r3, #8
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003080:	4b53      	ldr	r3, [pc, #332]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4a52      	ldr	r2, [pc, #328]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800308a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800308c:	4b50      	ldr	r3, [pc, #320]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	494d      	ldr	r1, [pc, #308]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 800309a:	4313      	orrs	r3, r2
 800309c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d040      	beq.n	800312c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d107      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b2:	4b47      	ldr	r3, [pc, #284]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d115      	bne.n	80030ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e07f      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d107      	bne.n	80030da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ca:	4b41      	ldr	r3, [pc, #260]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d109      	bne.n	80030ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e073      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030da:	4b3d      	ldr	r3, [pc, #244]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e06b      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ea:	4b39      	ldr	r3, [pc, #228]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f023 0203 	bic.w	r2, r3, #3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	4936      	ldr	r1, [pc, #216]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030fc:	f7fe fd92 	bl	8001c24 <HAL_GetTick>
 8003100:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003102:	e00a      	b.n	800311a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003104:	f7fe fd8e 	bl	8001c24 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003112:	4293      	cmp	r3, r2
 8003114:	d901      	bls.n	800311a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e053      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311a:	4b2d      	ldr	r3, [pc, #180]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f003 020c 	and.w	r2, r3, #12
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	429a      	cmp	r2, r3
 800312a:	d1eb      	bne.n	8003104 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800312c:	4b27      	ldr	r3, [pc, #156]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d210      	bcs.n	800315c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313a:	4b24      	ldr	r3, [pc, #144]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f023 0207 	bic.w	r2, r3, #7
 8003142:	4922      	ldr	r1, [pc, #136]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	4313      	orrs	r3, r2
 8003148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800314a:	4b20      	ldr	r3, [pc, #128]	; (80031cc <HAL_RCC_ClockConfig+0x1c0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	d001      	beq.n	800315c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e032      	b.n	80031c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	d008      	beq.n	800317a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003168:	4b19      	ldr	r3, [pc, #100]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	4916      	ldr	r1, [pc, #88]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003176:	4313      	orrs	r3, r2
 8003178:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d009      	beq.n	800319a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003186:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	490e      	ldr	r1, [pc, #56]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003196:	4313      	orrs	r3, r2
 8003198:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800319a:	f000 f821 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 800319e:	4602      	mov	r2, r0
 80031a0:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <HAL_RCC_ClockConfig+0x1c4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	091b      	lsrs	r3, r3, #4
 80031a6:	f003 030f 	and.w	r3, r3, #15
 80031aa:	490a      	ldr	r1, [pc, #40]	; (80031d4 <HAL_RCC_ClockConfig+0x1c8>)
 80031ac:	5ccb      	ldrb	r3, [r1, r3]
 80031ae:	fa22 f303 	lsr.w	r3, r2, r3
 80031b2:	4a09      	ldr	r2, [pc, #36]	; (80031d8 <HAL_RCC_ClockConfig+0x1cc>)
 80031b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <HAL_RCC_ClockConfig+0x1d0>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe fcf0 	bl	8001ba0 <HAL_InitTick>

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40022000 	.word	0x40022000
 80031d0:	40021000 	.word	0x40021000
 80031d4:	0800452c 	.word	0x0800452c
 80031d8:	20000000 	.word	0x20000000
 80031dc:	20000004 	.word	0x20000004

080031e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	2300      	movs	r3, #0
 80031ec:	60bb      	str	r3, [r7, #8]
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	2300      	movs	r3, #0
 80031f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031fa:	4b1e      	ldr	r3, [pc, #120]	; (8003274 <HAL_RCC_GetSysClockFreq+0x94>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b04      	cmp	r3, #4
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x30>
 800320a:	2b08      	cmp	r3, #8
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x36>
 800320e:	e027      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003210:	4b19      	ldr	r3, [pc, #100]	; (8003278 <HAL_RCC_GetSysClockFreq+0x98>)
 8003212:	613b      	str	r3, [r7, #16]
      break;
 8003214:	e027      	b.n	8003266 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	0c9b      	lsrs	r3, r3, #18
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	4a17      	ldr	r2, [pc, #92]	; (800327c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003220:	5cd3      	ldrb	r3, [r2, r3]
 8003222:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d010      	beq.n	8003250 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800322e:	4b11      	ldr	r3, [pc, #68]	; (8003274 <HAL_RCC_GetSysClockFreq+0x94>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	0c5b      	lsrs	r3, r3, #17
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	4a11      	ldr	r2, [pc, #68]	; (8003280 <HAL_RCC_GetSysClockFreq+0xa0>)
 800323a:	5cd3      	ldrb	r3, [r2, r3]
 800323c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a0d      	ldr	r2, [pc, #52]	; (8003278 <HAL_RCC_GetSysClockFreq+0x98>)
 8003242:	fb03 f202 	mul.w	r2, r3, r2
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	fbb2 f3f3 	udiv	r3, r2, r3
 800324c:	617b      	str	r3, [r7, #20]
 800324e:	e004      	b.n	800325a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a0c      	ldr	r2, [pc, #48]	; (8003284 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003254:	fb02 f303 	mul.w	r3, r2, r3
 8003258:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	613b      	str	r3, [r7, #16]
      break;
 800325e:	e002      	b.n	8003266 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003260:	4b05      	ldr	r3, [pc, #20]	; (8003278 <HAL_RCC_GetSysClockFreq+0x98>)
 8003262:	613b      	str	r3, [r7, #16]
      break;
 8003264:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003266:	693b      	ldr	r3, [r7, #16]
}
 8003268:	4618      	mov	r0, r3
 800326a:	371c      	adds	r7, #28
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000
 8003278:	007a1200 	.word	0x007a1200
 800327c:	08004cdc 	.word	0x08004cdc
 8003280:	08004cec 	.word	0x08004cec
 8003284:	003d0900 	.word	0x003d0900

08003288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800328c:	4b02      	ldr	r3, [pc, #8]	; (8003298 <HAL_RCC_GetHCLKFreq+0x10>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr
 8003298:	20000000 	.word	0x20000000

0800329c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032a0:	f7ff fff2 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032a4:	4602      	mov	r2, r0
 80032a6:	4b05      	ldr	r3, [pc, #20]	; (80032bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	0a1b      	lsrs	r3, r3, #8
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	4903      	ldr	r1, [pc, #12]	; (80032c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b2:	5ccb      	ldrb	r3, [r1, r3]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40021000 	.word	0x40021000
 80032c0:	0800453c 	.word	0x0800453c

080032c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032cc:	4b0a      	ldr	r3, [pc, #40]	; (80032f8 <RCC_Delay+0x34>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a0a      	ldr	r2, [pc, #40]	; (80032fc <RCC_Delay+0x38>)
 80032d2:	fba2 2303 	umull	r2, r3, r2, r3
 80032d6:	0a5b      	lsrs	r3, r3, #9
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	fb02 f303 	mul.w	r3, r2, r3
 80032de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032e0:	bf00      	nop
  }
  while (Delay --);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1e5a      	subs	r2, r3, #1
 80032e6:	60fa      	str	r2, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f9      	bne.n	80032e0 <RCC_Delay+0x1c>
}
 80032ec:	bf00      	nop
 80032ee:	bf00      	nop
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr
 80032f8:	20000000 	.word	0x20000000
 80032fc:	10624dd3 	.word	0x10624dd3

08003300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e076      	b.n	8003400 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	2b00      	cmp	r3, #0
 8003318:	d108      	bne.n	800332c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003322:	d009      	beq.n	8003338 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	61da      	str	r2, [r3, #28]
 800332a:	e005      	b.n	8003338 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d106      	bne.n	8003358 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7fd fc9c 	bl	8000c90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2202      	movs	r2, #2
 800335c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033bc:	ea42 0103 	orr.w	r1, r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	0c1a      	lsrs	r2, r3, #16
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f002 0204 	and.w	r2, r2, #4
 80033de:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	69da      	ldr	r2, [r3, #28]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033ee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	4613      	mov	r3, r2
 8003416:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003418:	2300      	movs	r3, #0
 800341a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003422:	2b01      	cmp	r3, #1
 8003424:	d101      	bne.n	800342a <HAL_SPI_Transmit+0x22>
 8003426:	2302      	movs	r3, #2
 8003428:	e12d      	b.n	8003686 <HAL_SPI_Transmit+0x27e>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003432:	f7fe fbf7 	bl	8001c24 <HAL_GetTick>
 8003436:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003438:	88fb      	ldrh	r3, [r7, #6]
 800343a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b01      	cmp	r3, #1
 8003446:	d002      	beq.n	800344e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003448:	2302      	movs	r3, #2
 800344a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800344c:	e116      	b.n	800367c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <HAL_SPI_Transmit+0x52>
 8003454:	88fb      	ldrh	r3, [r7, #6]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d102      	bne.n	8003460 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800345e:	e10d      	b.n	800367c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2203      	movs	r2, #3
 8003464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	88fa      	ldrh	r2, [r7, #6]
 8003478:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	88fa      	ldrh	r2, [r7, #6]
 800347e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034a6:	d10f      	bne.n	80034c8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d2:	2b40      	cmp	r3, #64	; 0x40
 80034d4:	d007      	beq.n	80034e6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034ee:	d14f      	bne.n	8003590 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <HAL_SPI_Transmit+0xf6>
 80034f8:	8afb      	ldrh	r3, [r7, #22]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d142      	bne.n	8003584 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	881a      	ldrh	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	1c9a      	adds	r2, r3, #2
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003522:	e02f      	b.n	8003584 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b02      	cmp	r3, #2
 8003530:	d112      	bne.n	8003558 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003536:	881a      	ldrh	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	1c9a      	adds	r2, r3, #2
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800354c:	b29b      	uxth	r3, r3
 800354e:	3b01      	subs	r3, #1
 8003550:	b29a      	uxth	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	86da      	strh	r2, [r3, #54]	; 0x36
 8003556:	e015      	b.n	8003584 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003558:	f7fe fb64 	bl	8001c24 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d803      	bhi.n	8003570 <HAL_SPI_Transmit+0x168>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356e:	d102      	bne.n	8003576 <HAL_SPI_Transmit+0x16e>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d106      	bne.n	8003584 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003582:	e07b      	b.n	800367c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003588:	b29b      	uxth	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1ca      	bne.n	8003524 <HAL_SPI_Transmit+0x11c>
 800358e:	e050      	b.n	8003632 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <HAL_SPI_Transmit+0x196>
 8003598:	8afb      	ldrh	r3, [r7, #22]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d144      	bne.n	8003628 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	330c      	adds	r3, #12
 80035a8:	7812      	ldrb	r2, [r2, #0]
 80035aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	3b01      	subs	r3, #1
 80035be:	b29a      	uxth	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80035c4:	e030      	b.n	8003628 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d113      	bne.n	80035fc <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	330c      	adds	r3, #12
 80035de:	7812      	ldrb	r2, [r2, #0]
 80035e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	1c5a      	adds	r2, r3, #1
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	3b01      	subs	r3, #1
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	86da      	strh	r2, [r3, #54]	; 0x36
 80035fa:	e015      	b.n	8003628 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035fc:	f7fe fb12 	bl	8001c24 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	429a      	cmp	r2, r3
 800360a:	d803      	bhi.n	8003614 <HAL_SPI_Transmit+0x20c>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003612:	d102      	bne.n	800361a <HAL_SPI_Transmit+0x212>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d106      	bne.n	8003628 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003626:	e029      	b.n	800367c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1c9      	bne.n	80035c6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	6839      	ldr	r1, [r7, #0]
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 fa6e 	bl	8003b18 <SPI_EndRxTxTransaction>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d002      	beq.n	8003648 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2220      	movs	r2, #32
 8003646:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10a      	bne.n	8003666 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003650:	2300      	movs	r3, #0
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	613b      	str	r3, [r7, #16]
 8003664:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	77fb      	strb	r3, [r7, #31]
 8003672:	e003      	b.n	800367c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003684:	7ffb      	ldrb	r3, [r7, #31]
}
 8003686:	4618      	mov	r0, r3
 8003688:	3720      	adds	r7, #32
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b08c      	sub	sp, #48	; 0x30
 8003692:	af00      	add	r7, sp, #0
 8003694:	60f8      	str	r0, [r7, #12]
 8003696:	60b9      	str	r1, [r7, #8]
 8003698:	607a      	str	r2, [r7, #4]
 800369a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800369c:	2301      	movs	r3, #1
 800369e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80036a0:	2300      	movs	r3, #0
 80036a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d101      	bne.n	80036b4 <HAL_SPI_TransmitReceive+0x26>
 80036b0:	2302      	movs	r3, #2
 80036b2:	e198      	b.n	80039e6 <HAL_SPI_TransmitReceive+0x358>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036bc:	f7fe fab2 	bl	8001c24 <HAL_GetTick>
 80036c0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80036d2:	887b      	ldrh	r3, [r7, #2]
 80036d4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80036d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d00f      	beq.n	80036fe <HAL_SPI_TransmitReceive+0x70>
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036e4:	d107      	bne.n	80036f6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d103      	bne.n	80036f6 <HAL_SPI_TransmitReceive+0x68>
 80036ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d003      	beq.n	80036fe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80036f6:	2302      	movs	r3, #2
 80036f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80036fc:	e16d      	b.n	80039da <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d005      	beq.n	8003710 <HAL_SPI_TransmitReceive+0x82>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d002      	beq.n	8003710 <HAL_SPI_TransmitReceive+0x82>
 800370a:	887b      	ldrh	r3, [r7, #2]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d103      	bne.n	8003718 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003716:	e160      	b.n	80039da <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b04      	cmp	r3, #4
 8003722:	d003      	beq.n	800372c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2205      	movs	r2, #5
 8003728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	887a      	ldrh	r2, [r7, #2]
 8003742:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	887a      	ldrh	r2, [r7, #2]
 800374e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	887a      	ldrh	r2, [r7, #2]
 8003754:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376c:	2b40      	cmp	r3, #64	; 0x40
 800376e:	d007      	beq.n	8003780 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800377e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003788:	d17c      	bne.n	8003884 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d002      	beq.n	8003798 <HAL_SPI_TransmitReceive+0x10a>
 8003792:	8b7b      	ldrh	r3, [r7, #26]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d16a      	bne.n	800386e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379c:	881a      	ldrh	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a8:	1c9a      	adds	r2, r3, #2
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037bc:	e057      	b.n	800386e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d11b      	bne.n	8003804 <HAL_SPI_TransmitReceive+0x176>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d016      	beq.n	8003804 <HAL_SPI_TransmitReceive+0x176>
 80037d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d113      	bne.n	8003804 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e0:	881a      	ldrh	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ec:	1c9a      	adds	r2, r3, #2
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b01      	cmp	r3, #1
 8003810:	d119      	bne.n	8003846 <HAL_SPI_TransmitReceive+0x1b8>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d014      	beq.n	8003846 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68da      	ldr	r2, [r3, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003826:	b292      	uxth	r2, r2
 8003828:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382e:	1c9a      	adds	r2, r3, #2
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003838:	b29b      	uxth	r3, r3
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003842:	2301      	movs	r3, #1
 8003844:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003846:	f7fe f9ed 	bl	8001c24 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003852:	429a      	cmp	r2, r3
 8003854:	d80b      	bhi.n	800386e <HAL_SPI_TransmitReceive+0x1e0>
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385c:	d007      	beq.n	800386e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800386c:	e0b5      	b.n	80039da <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1a2      	bne.n	80037be <HAL_SPI_TransmitReceive+0x130>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d19d      	bne.n	80037be <HAL_SPI_TransmitReceive+0x130>
 8003882:	e080      	b.n	8003986 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d002      	beq.n	8003892 <HAL_SPI_TransmitReceive+0x204>
 800388c:	8b7b      	ldrh	r3, [r7, #26]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d16f      	bne.n	8003972 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	330c      	adds	r3, #12
 800389c:	7812      	ldrb	r2, [r2, #0]
 800389e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	3b01      	subs	r3, #1
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038b8:	e05b      	b.n	8003972 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d11c      	bne.n	8003902 <HAL_SPI_TransmitReceive+0x274>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d017      	beq.n	8003902 <HAL_SPI_TransmitReceive+0x274>
 80038d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d114      	bne.n	8003902 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	330c      	adds	r3, #12
 80038e2:	7812      	ldrb	r2, [r2, #0]
 80038e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b01      	cmp	r3, #1
 800390e:	d119      	bne.n	8003944 <HAL_SPI_TransmitReceive+0x2b6>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003914:	b29b      	uxth	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d014      	beq.n	8003944 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003940:	2301      	movs	r3, #1
 8003942:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003944:	f7fe f96e 	bl	8001c24 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003950:	429a      	cmp	r2, r3
 8003952:	d803      	bhi.n	800395c <HAL_SPI_TransmitReceive+0x2ce>
 8003954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395a:	d102      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x2d4>
 800395c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800395e:	2b00      	cmp	r3, #0
 8003960:	d107      	bne.n	8003972 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003970:	e033      	b.n	80039da <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	d19e      	bne.n	80038ba <HAL_SPI_TransmitReceive+0x22c>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d199      	bne.n	80038ba <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003988:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 f8c4 	bl	8003b18 <SPI_EndRxTxTransaction>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d006      	beq.n	80039a4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80039a2:	e01a      	b.n	80039da <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10a      	bne.n	80039c2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039ac:	2300      	movs	r3, #0
 80039ae:	617b      	str	r3, [r7, #20]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	617b      	str	r3, [r7, #20]
 80039c0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039d0:	e003      	b.n	80039da <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80039e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3730      	adds	r7, #48	; 0x30
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b083      	sub	sp, #12
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039fc:	b2db      	uxtb	r3, r3
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr

08003a08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	603b      	str	r3, [r7, #0]
 8003a14:	4613      	mov	r3, r2
 8003a16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a18:	f7fe f904 	bl	8001c24 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a20:	1a9b      	subs	r3, r3, r2
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	4413      	add	r3, r2
 8003a26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a28:	f7fe f8fc 	bl	8001c24 <HAL_GetTick>
 8003a2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a2e:	4b39      	ldr	r3, [pc, #228]	; (8003b14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	015b      	lsls	r3, r3, #5
 8003a34:	0d1b      	lsrs	r3, r3, #20
 8003a36:	69fa      	ldr	r2, [r7, #28]
 8003a38:	fb02 f303 	mul.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a3e:	e054      	b.n	8003aea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a46:	d050      	beq.n	8003aea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a48:	f7fe f8ec 	bl	8001c24 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d902      	bls.n	8003a5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d13d      	bne.n	8003ada <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a76:	d111      	bne.n	8003a9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a80:	d004      	beq.n	8003a8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8a:	d107      	bne.n	8003a9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aa4:	d10f      	bne.n	8003ac6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ac4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e017      	b.n	8003b0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	4013      	ands	r3, r2
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	bf0c      	ite	eq
 8003afa:	2301      	moveq	r3, #1
 8003afc:	2300      	movne	r3, #0
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	461a      	mov	r2, r3
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d19b      	bne.n	8003a40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3720      	adds	r7, #32
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20000000 	.word	0x20000000

08003b18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af02      	add	r7, sp, #8
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	2180      	movs	r1, #128	; 0x80
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f7ff ff6a 	bl	8003a08 <SPI_WaitFlagStateUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d007      	beq.n	8003b4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3e:	f043 0220 	orr.w	r2, r3, #32
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e000      	b.n	8003b4c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <__errno>:
 8003b54:	4b01      	ldr	r3, [pc, #4]	; (8003b5c <__errno+0x8>)
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	2000000c 	.word	0x2000000c

08003b60 <__libc_init_array>:
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	2600      	movs	r6, #0
 8003b64:	4d0c      	ldr	r5, [pc, #48]	; (8003b98 <__libc_init_array+0x38>)
 8003b66:	4c0d      	ldr	r4, [pc, #52]	; (8003b9c <__libc_init_array+0x3c>)
 8003b68:	1b64      	subs	r4, r4, r5
 8003b6a:	10a4      	asrs	r4, r4, #2
 8003b6c:	42a6      	cmp	r6, r4
 8003b6e:	d109      	bne.n	8003b84 <__libc_init_array+0x24>
 8003b70:	f000 fc9c 	bl	80044ac <_init>
 8003b74:	2600      	movs	r6, #0
 8003b76:	4d0a      	ldr	r5, [pc, #40]	; (8003ba0 <__libc_init_array+0x40>)
 8003b78:	4c0a      	ldr	r4, [pc, #40]	; (8003ba4 <__libc_init_array+0x44>)
 8003b7a:	1b64      	subs	r4, r4, r5
 8003b7c:	10a4      	asrs	r4, r4, #2
 8003b7e:	42a6      	cmp	r6, r4
 8003b80:	d105      	bne.n	8003b8e <__libc_init_array+0x2e>
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
 8003b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b88:	4798      	blx	r3
 8003b8a:	3601      	adds	r6, #1
 8003b8c:	e7ee      	b.n	8003b6c <__libc_init_array+0xc>
 8003b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b92:	4798      	blx	r3
 8003b94:	3601      	adds	r6, #1
 8003b96:	e7f2      	b.n	8003b7e <__libc_init_array+0x1e>
 8003b98:	08004d2c 	.word	0x08004d2c
 8003b9c:	08004d2c 	.word	0x08004d2c
 8003ba0:	08004d2c 	.word	0x08004d2c
 8003ba4:	08004d30 	.word	0x08004d30

08003ba8 <memcpy>:
 8003ba8:	440a      	add	r2, r1
 8003baa:	4291      	cmp	r1, r2
 8003bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bb0:	d100      	bne.n	8003bb4 <memcpy+0xc>
 8003bb2:	4770      	bx	lr
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bba:	4291      	cmp	r1, r2
 8003bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bc0:	d1f9      	bne.n	8003bb6 <memcpy+0xe>
 8003bc2:	bd10      	pop	{r4, pc}

08003bc4 <memset>:
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	4402      	add	r2, r0
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d100      	bne.n	8003bce <memset+0xa>
 8003bcc:	4770      	bx	lr
 8003bce:	f803 1b01 	strb.w	r1, [r3], #1
 8003bd2:	e7f9      	b.n	8003bc8 <memset+0x4>

08003bd4 <siprintf>:
 8003bd4:	b40e      	push	{r1, r2, r3}
 8003bd6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003bda:	b500      	push	{lr}
 8003bdc:	b09c      	sub	sp, #112	; 0x70
 8003bde:	ab1d      	add	r3, sp, #116	; 0x74
 8003be0:	9002      	str	r0, [sp, #8]
 8003be2:	9006      	str	r0, [sp, #24]
 8003be4:	9107      	str	r1, [sp, #28]
 8003be6:	9104      	str	r1, [sp, #16]
 8003be8:	4808      	ldr	r0, [pc, #32]	; (8003c0c <siprintf+0x38>)
 8003bea:	4909      	ldr	r1, [pc, #36]	; (8003c10 <siprintf+0x3c>)
 8003bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bf0:	9105      	str	r1, [sp, #20]
 8003bf2:	6800      	ldr	r0, [r0, #0]
 8003bf4:	a902      	add	r1, sp, #8
 8003bf6:	9301      	str	r3, [sp, #4]
 8003bf8:	f000 f868 	bl	8003ccc <_svfiprintf_r>
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	9b02      	ldr	r3, [sp, #8]
 8003c00:	701a      	strb	r2, [r3, #0]
 8003c02:	b01c      	add	sp, #112	; 0x70
 8003c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c08:	b003      	add	sp, #12
 8003c0a:	4770      	bx	lr
 8003c0c:	2000000c 	.word	0x2000000c
 8003c10:	ffff0208 	.word	0xffff0208

08003c14 <__ssputs_r>:
 8003c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c18:	688e      	ldr	r6, [r1, #8]
 8003c1a:	4682      	mov	sl, r0
 8003c1c:	429e      	cmp	r6, r3
 8003c1e:	460c      	mov	r4, r1
 8003c20:	4690      	mov	r8, r2
 8003c22:	461f      	mov	r7, r3
 8003c24:	d838      	bhi.n	8003c98 <__ssputs_r+0x84>
 8003c26:	898a      	ldrh	r2, [r1, #12]
 8003c28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003c2c:	d032      	beq.n	8003c94 <__ssputs_r+0x80>
 8003c2e:	6825      	ldr	r5, [r4, #0]
 8003c30:	6909      	ldr	r1, [r1, #16]
 8003c32:	3301      	adds	r3, #1
 8003c34:	eba5 0901 	sub.w	r9, r5, r1
 8003c38:	6965      	ldr	r5, [r4, #20]
 8003c3a:	444b      	add	r3, r9
 8003c3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c44:	106d      	asrs	r5, r5, #1
 8003c46:	429d      	cmp	r5, r3
 8003c48:	bf38      	it	cc
 8003c4a:	461d      	movcc	r5, r3
 8003c4c:	0553      	lsls	r3, r2, #21
 8003c4e:	d531      	bpl.n	8003cb4 <__ssputs_r+0xa0>
 8003c50:	4629      	mov	r1, r5
 8003c52:	f000 fb61 	bl	8004318 <_malloc_r>
 8003c56:	4606      	mov	r6, r0
 8003c58:	b950      	cbnz	r0, 8003c70 <__ssputs_r+0x5c>
 8003c5a:	230c      	movs	r3, #12
 8003c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c60:	f8ca 3000 	str.w	r3, [sl]
 8003c64:	89a3      	ldrh	r3, [r4, #12]
 8003c66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c6a:	81a3      	strh	r3, [r4, #12]
 8003c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c70:	464a      	mov	r2, r9
 8003c72:	6921      	ldr	r1, [r4, #16]
 8003c74:	f7ff ff98 	bl	8003ba8 <memcpy>
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c82:	81a3      	strh	r3, [r4, #12]
 8003c84:	6126      	str	r6, [r4, #16]
 8003c86:	444e      	add	r6, r9
 8003c88:	6026      	str	r6, [r4, #0]
 8003c8a:	463e      	mov	r6, r7
 8003c8c:	6165      	str	r5, [r4, #20]
 8003c8e:	eba5 0509 	sub.w	r5, r5, r9
 8003c92:	60a5      	str	r5, [r4, #8]
 8003c94:	42be      	cmp	r6, r7
 8003c96:	d900      	bls.n	8003c9a <__ssputs_r+0x86>
 8003c98:	463e      	mov	r6, r7
 8003c9a:	4632      	mov	r2, r6
 8003c9c:	4641      	mov	r1, r8
 8003c9e:	6820      	ldr	r0, [r4, #0]
 8003ca0:	f000 fab8 	bl	8004214 <memmove>
 8003ca4:	68a3      	ldr	r3, [r4, #8]
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	1b9b      	subs	r3, r3, r6
 8003caa:	60a3      	str	r3, [r4, #8]
 8003cac:	6823      	ldr	r3, [r4, #0]
 8003cae:	4433      	add	r3, r6
 8003cb0:	6023      	str	r3, [r4, #0]
 8003cb2:	e7db      	b.n	8003c6c <__ssputs_r+0x58>
 8003cb4:	462a      	mov	r2, r5
 8003cb6:	f000 fba3 	bl	8004400 <_realloc_r>
 8003cba:	4606      	mov	r6, r0
 8003cbc:	2800      	cmp	r0, #0
 8003cbe:	d1e1      	bne.n	8003c84 <__ssputs_r+0x70>
 8003cc0:	4650      	mov	r0, sl
 8003cc2:	6921      	ldr	r1, [r4, #16]
 8003cc4:	f000 fac0 	bl	8004248 <_free_r>
 8003cc8:	e7c7      	b.n	8003c5a <__ssputs_r+0x46>
	...

08003ccc <_svfiprintf_r>:
 8003ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cd0:	4698      	mov	r8, r3
 8003cd2:	898b      	ldrh	r3, [r1, #12]
 8003cd4:	4607      	mov	r7, r0
 8003cd6:	061b      	lsls	r3, r3, #24
 8003cd8:	460d      	mov	r5, r1
 8003cda:	4614      	mov	r4, r2
 8003cdc:	b09d      	sub	sp, #116	; 0x74
 8003cde:	d50e      	bpl.n	8003cfe <_svfiprintf_r+0x32>
 8003ce0:	690b      	ldr	r3, [r1, #16]
 8003ce2:	b963      	cbnz	r3, 8003cfe <_svfiprintf_r+0x32>
 8003ce4:	2140      	movs	r1, #64	; 0x40
 8003ce6:	f000 fb17 	bl	8004318 <_malloc_r>
 8003cea:	6028      	str	r0, [r5, #0]
 8003cec:	6128      	str	r0, [r5, #16]
 8003cee:	b920      	cbnz	r0, 8003cfa <_svfiprintf_r+0x2e>
 8003cf0:	230c      	movs	r3, #12
 8003cf2:	603b      	str	r3, [r7, #0]
 8003cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf8:	e0d1      	b.n	8003e9e <_svfiprintf_r+0x1d2>
 8003cfa:	2340      	movs	r3, #64	; 0x40
 8003cfc:	616b      	str	r3, [r5, #20]
 8003cfe:	2300      	movs	r3, #0
 8003d00:	9309      	str	r3, [sp, #36]	; 0x24
 8003d02:	2320      	movs	r3, #32
 8003d04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d08:	2330      	movs	r3, #48	; 0x30
 8003d0a:	f04f 0901 	mov.w	r9, #1
 8003d0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d12:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003eb8 <_svfiprintf_r+0x1ec>
 8003d16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d1a:	4623      	mov	r3, r4
 8003d1c:	469a      	mov	sl, r3
 8003d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d22:	b10a      	cbz	r2, 8003d28 <_svfiprintf_r+0x5c>
 8003d24:	2a25      	cmp	r2, #37	; 0x25
 8003d26:	d1f9      	bne.n	8003d1c <_svfiprintf_r+0x50>
 8003d28:	ebba 0b04 	subs.w	fp, sl, r4
 8003d2c:	d00b      	beq.n	8003d46 <_svfiprintf_r+0x7a>
 8003d2e:	465b      	mov	r3, fp
 8003d30:	4622      	mov	r2, r4
 8003d32:	4629      	mov	r1, r5
 8003d34:	4638      	mov	r0, r7
 8003d36:	f7ff ff6d 	bl	8003c14 <__ssputs_r>
 8003d3a:	3001      	adds	r0, #1
 8003d3c:	f000 80aa 	beq.w	8003e94 <_svfiprintf_r+0x1c8>
 8003d40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d42:	445a      	add	r2, fp
 8003d44:	9209      	str	r2, [sp, #36]	; 0x24
 8003d46:	f89a 3000 	ldrb.w	r3, [sl]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80a2 	beq.w	8003e94 <_svfiprintf_r+0x1c8>
 8003d50:	2300      	movs	r3, #0
 8003d52:	f04f 32ff 	mov.w	r2, #4294967295
 8003d56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d5a:	f10a 0a01 	add.w	sl, sl, #1
 8003d5e:	9304      	str	r3, [sp, #16]
 8003d60:	9307      	str	r3, [sp, #28]
 8003d62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d66:	931a      	str	r3, [sp, #104]	; 0x68
 8003d68:	4654      	mov	r4, sl
 8003d6a:	2205      	movs	r2, #5
 8003d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d70:	4851      	ldr	r0, [pc, #324]	; (8003eb8 <_svfiprintf_r+0x1ec>)
 8003d72:	f000 fa41 	bl	80041f8 <memchr>
 8003d76:	9a04      	ldr	r2, [sp, #16]
 8003d78:	b9d8      	cbnz	r0, 8003db2 <_svfiprintf_r+0xe6>
 8003d7a:	06d0      	lsls	r0, r2, #27
 8003d7c:	bf44      	itt	mi
 8003d7e:	2320      	movmi	r3, #32
 8003d80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d84:	0711      	lsls	r1, r2, #28
 8003d86:	bf44      	itt	mi
 8003d88:	232b      	movmi	r3, #43	; 0x2b
 8003d8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d8e:	f89a 3000 	ldrb.w	r3, [sl]
 8003d92:	2b2a      	cmp	r3, #42	; 0x2a
 8003d94:	d015      	beq.n	8003dc2 <_svfiprintf_r+0xf6>
 8003d96:	4654      	mov	r4, sl
 8003d98:	2000      	movs	r0, #0
 8003d9a:	f04f 0c0a 	mov.w	ip, #10
 8003d9e:	9a07      	ldr	r2, [sp, #28]
 8003da0:	4621      	mov	r1, r4
 8003da2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003da6:	3b30      	subs	r3, #48	; 0x30
 8003da8:	2b09      	cmp	r3, #9
 8003daa:	d94e      	bls.n	8003e4a <_svfiprintf_r+0x17e>
 8003dac:	b1b0      	cbz	r0, 8003ddc <_svfiprintf_r+0x110>
 8003dae:	9207      	str	r2, [sp, #28]
 8003db0:	e014      	b.n	8003ddc <_svfiprintf_r+0x110>
 8003db2:	eba0 0308 	sub.w	r3, r0, r8
 8003db6:	fa09 f303 	lsl.w	r3, r9, r3
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	46a2      	mov	sl, r4
 8003dbe:	9304      	str	r3, [sp, #16]
 8003dc0:	e7d2      	b.n	8003d68 <_svfiprintf_r+0x9c>
 8003dc2:	9b03      	ldr	r3, [sp, #12]
 8003dc4:	1d19      	adds	r1, r3, #4
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	9103      	str	r1, [sp, #12]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	bfbb      	ittet	lt
 8003dce:	425b      	neglt	r3, r3
 8003dd0:	f042 0202 	orrlt.w	r2, r2, #2
 8003dd4:	9307      	strge	r3, [sp, #28]
 8003dd6:	9307      	strlt	r3, [sp, #28]
 8003dd8:	bfb8      	it	lt
 8003dda:	9204      	strlt	r2, [sp, #16]
 8003ddc:	7823      	ldrb	r3, [r4, #0]
 8003dde:	2b2e      	cmp	r3, #46	; 0x2e
 8003de0:	d10c      	bne.n	8003dfc <_svfiprintf_r+0x130>
 8003de2:	7863      	ldrb	r3, [r4, #1]
 8003de4:	2b2a      	cmp	r3, #42	; 0x2a
 8003de6:	d135      	bne.n	8003e54 <_svfiprintf_r+0x188>
 8003de8:	9b03      	ldr	r3, [sp, #12]
 8003dea:	3402      	adds	r4, #2
 8003dec:	1d1a      	adds	r2, r3, #4
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	9203      	str	r2, [sp, #12]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	bfb8      	it	lt
 8003df6:	f04f 33ff 	movlt.w	r3, #4294967295
 8003dfa:	9305      	str	r3, [sp, #20]
 8003dfc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003ebc <_svfiprintf_r+0x1f0>
 8003e00:	2203      	movs	r2, #3
 8003e02:	4650      	mov	r0, sl
 8003e04:	7821      	ldrb	r1, [r4, #0]
 8003e06:	f000 f9f7 	bl	80041f8 <memchr>
 8003e0a:	b140      	cbz	r0, 8003e1e <_svfiprintf_r+0x152>
 8003e0c:	2340      	movs	r3, #64	; 0x40
 8003e0e:	eba0 000a 	sub.w	r0, r0, sl
 8003e12:	fa03 f000 	lsl.w	r0, r3, r0
 8003e16:	9b04      	ldr	r3, [sp, #16]
 8003e18:	3401      	adds	r4, #1
 8003e1a:	4303      	orrs	r3, r0
 8003e1c:	9304      	str	r3, [sp, #16]
 8003e1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e22:	2206      	movs	r2, #6
 8003e24:	4826      	ldr	r0, [pc, #152]	; (8003ec0 <_svfiprintf_r+0x1f4>)
 8003e26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e2a:	f000 f9e5 	bl	80041f8 <memchr>
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	d038      	beq.n	8003ea4 <_svfiprintf_r+0x1d8>
 8003e32:	4b24      	ldr	r3, [pc, #144]	; (8003ec4 <_svfiprintf_r+0x1f8>)
 8003e34:	bb1b      	cbnz	r3, 8003e7e <_svfiprintf_r+0x1b2>
 8003e36:	9b03      	ldr	r3, [sp, #12]
 8003e38:	3307      	adds	r3, #7
 8003e3a:	f023 0307 	bic.w	r3, r3, #7
 8003e3e:	3308      	adds	r3, #8
 8003e40:	9303      	str	r3, [sp, #12]
 8003e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e44:	4433      	add	r3, r6
 8003e46:	9309      	str	r3, [sp, #36]	; 0x24
 8003e48:	e767      	b.n	8003d1a <_svfiprintf_r+0x4e>
 8003e4a:	460c      	mov	r4, r1
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e52:	e7a5      	b.n	8003da0 <_svfiprintf_r+0xd4>
 8003e54:	2300      	movs	r3, #0
 8003e56:	f04f 0c0a 	mov.w	ip, #10
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	3401      	adds	r4, #1
 8003e5e:	9305      	str	r3, [sp, #20]
 8003e60:	4620      	mov	r0, r4
 8003e62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e66:	3a30      	subs	r2, #48	; 0x30
 8003e68:	2a09      	cmp	r2, #9
 8003e6a:	d903      	bls.n	8003e74 <_svfiprintf_r+0x1a8>
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0c5      	beq.n	8003dfc <_svfiprintf_r+0x130>
 8003e70:	9105      	str	r1, [sp, #20]
 8003e72:	e7c3      	b.n	8003dfc <_svfiprintf_r+0x130>
 8003e74:	4604      	mov	r4, r0
 8003e76:	2301      	movs	r3, #1
 8003e78:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e7c:	e7f0      	b.n	8003e60 <_svfiprintf_r+0x194>
 8003e7e:	ab03      	add	r3, sp, #12
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	462a      	mov	r2, r5
 8003e84:	4638      	mov	r0, r7
 8003e86:	4b10      	ldr	r3, [pc, #64]	; (8003ec8 <_svfiprintf_r+0x1fc>)
 8003e88:	a904      	add	r1, sp, #16
 8003e8a:	f3af 8000 	nop.w
 8003e8e:	1c42      	adds	r2, r0, #1
 8003e90:	4606      	mov	r6, r0
 8003e92:	d1d6      	bne.n	8003e42 <_svfiprintf_r+0x176>
 8003e94:	89ab      	ldrh	r3, [r5, #12]
 8003e96:	065b      	lsls	r3, r3, #25
 8003e98:	f53f af2c 	bmi.w	8003cf4 <_svfiprintf_r+0x28>
 8003e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e9e:	b01d      	add	sp, #116	; 0x74
 8003ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ea4:	ab03      	add	r3, sp, #12
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	462a      	mov	r2, r5
 8003eaa:	4638      	mov	r0, r7
 8003eac:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <_svfiprintf_r+0x1fc>)
 8003eae:	a904      	add	r1, sp, #16
 8003eb0:	f000 f87c 	bl	8003fac <_printf_i>
 8003eb4:	e7eb      	b.n	8003e8e <_svfiprintf_r+0x1c2>
 8003eb6:	bf00      	nop
 8003eb8:	08004cee 	.word	0x08004cee
 8003ebc:	08004cf4 	.word	0x08004cf4
 8003ec0:	08004cf8 	.word	0x08004cf8
 8003ec4:	00000000 	.word	0x00000000
 8003ec8:	08003c15 	.word	0x08003c15

08003ecc <_printf_common>:
 8003ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ed0:	4616      	mov	r6, r2
 8003ed2:	4699      	mov	r9, r3
 8003ed4:	688a      	ldr	r2, [r1, #8]
 8003ed6:	690b      	ldr	r3, [r1, #16]
 8003ed8:	4607      	mov	r7, r0
 8003eda:	4293      	cmp	r3, r2
 8003edc:	bfb8      	it	lt
 8003ede:	4613      	movlt	r3, r2
 8003ee0:	6033      	str	r3, [r6, #0]
 8003ee2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ee6:	460c      	mov	r4, r1
 8003ee8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003eec:	b10a      	cbz	r2, 8003ef2 <_printf_common+0x26>
 8003eee:	3301      	adds	r3, #1
 8003ef0:	6033      	str	r3, [r6, #0]
 8003ef2:	6823      	ldr	r3, [r4, #0]
 8003ef4:	0699      	lsls	r1, r3, #26
 8003ef6:	bf42      	ittt	mi
 8003ef8:	6833      	ldrmi	r3, [r6, #0]
 8003efa:	3302      	addmi	r3, #2
 8003efc:	6033      	strmi	r3, [r6, #0]
 8003efe:	6825      	ldr	r5, [r4, #0]
 8003f00:	f015 0506 	ands.w	r5, r5, #6
 8003f04:	d106      	bne.n	8003f14 <_printf_common+0x48>
 8003f06:	f104 0a19 	add.w	sl, r4, #25
 8003f0a:	68e3      	ldr	r3, [r4, #12]
 8003f0c:	6832      	ldr	r2, [r6, #0]
 8003f0e:	1a9b      	subs	r3, r3, r2
 8003f10:	42ab      	cmp	r3, r5
 8003f12:	dc28      	bgt.n	8003f66 <_printf_common+0x9a>
 8003f14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f18:	1e13      	subs	r3, r2, #0
 8003f1a:	6822      	ldr	r2, [r4, #0]
 8003f1c:	bf18      	it	ne
 8003f1e:	2301      	movne	r3, #1
 8003f20:	0692      	lsls	r2, r2, #26
 8003f22:	d42d      	bmi.n	8003f80 <_printf_common+0xb4>
 8003f24:	4649      	mov	r1, r9
 8003f26:	4638      	mov	r0, r7
 8003f28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f2c:	47c0      	blx	r8
 8003f2e:	3001      	adds	r0, #1
 8003f30:	d020      	beq.n	8003f74 <_printf_common+0xa8>
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	68e5      	ldr	r5, [r4, #12]
 8003f36:	f003 0306 	and.w	r3, r3, #6
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	bf18      	it	ne
 8003f3e:	2500      	movne	r5, #0
 8003f40:	6832      	ldr	r2, [r6, #0]
 8003f42:	f04f 0600 	mov.w	r6, #0
 8003f46:	68a3      	ldr	r3, [r4, #8]
 8003f48:	bf08      	it	eq
 8003f4a:	1aad      	subeq	r5, r5, r2
 8003f4c:	6922      	ldr	r2, [r4, #16]
 8003f4e:	bf08      	it	eq
 8003f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f54:	4293      	cmp	r3, r2
 8003f56:	bfc4      	itt	gt
 8003f58:	1a9b      	subgt	r3, r3, r2
 8003f5a:	18ed      	addgt	r5, r5, r3
 8003f5c:	341a      	adds	r4, #26
 8003f5e:	42b5      	cmp	r5, r6
 8003f60:	d11a      	bne.n	8003f98 <_printf_common+0xcc>
 8003f62:	2000      	movs	r0, #0
 8003f64:	e008      	b.n	8003f78 <_printf_common+0xac>
 8003f66:	2301      	movs	r3, #1
 8003f68:	4652      	mov	r2, sl
 8003f6a:	4649      	mov	r1, r9
 8003f6c:	4638      	mov	r0, r7
 8003f6e:	47c0      	blx	r8
 8003f70:	3001      	adds	r0, #1
 8003f72:	d103      	bne.n	8003f7c <_printf_common+0xb0>
 8003f74:	f04f 30ff 	mov.w	r0, #4294967295
 8003f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f7c:	3501      	adds	r5, #1
 8003f7e:	e7c4      	b.n	8003f0a <_printf_common+0x3e>
 8003f80:	2030      	movs	r0, #48	; 0x30
 8003f82:	18e1      	adds	r1, r4, r3
 8003f84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f88:	1c5a      	adds	r2, r3, #1
 8003f8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f8e:	4422      	add	r2, r4
 8003f90:	3302      	adds	r3, #2
 8003f92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f96:	e7c5      	b.n	8003f24 <_printf_common+0x58>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	4622      	mov	r2, r4
 8003f9c:	4649      	mov	r1, r9
 8003f9e:	4638      	mov	r0, r7
 8003fa0:	47c0      	blx	r8
 8003fa2:	3001      	adds	r0, #1
 8003fa4:	d0e6      	beq.n	8003f74 <_printf_common+0xa8>
 8003fa6:	3601      	adds	r6, #1
 8003fa8:	e7d9      	b.n	8003f5e <_printf_common+0x92>
	...

08003fac <_printf_i>:
 8003fac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fb0:	7e0f      	ldrb	r7, [r1, #24]
 8003fb2:	4691      	mov	r9, r2
 8003fb4:	2f78      	cmp	r7, #120	; 0x78
 8003fb6:	4680      	mov	r8, r0
 8003fb8:	460c      	mov	r4, r1
 8003fba:	469a      	mov	sl, r3
 8003fbc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003fbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003fc2:	d807      	bhi.n	8003fd4 <_printf_i+0x28>
 8003fc4:	2f62      	cmp	r7, #98	; 0x62
 8003fc6:	d80a      	bhi.n	8003fde <_printf_i+0x32>
 8003fc8:	2f00      	cmp	r7, #0
 8003fca:	f000 80d9 	beq.w	8004180 <_printf_i+0x1d4>
 8003fce:	2f58      	cmp	r7, #88	; 0x58
 8003fd0:	f000 80a4 	beq.w	800411c <_printf_i+0x170>
 8003fd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003fdc:	e03a      	b.n	8004054 <_printf_i+0xa8>
 8003fde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003fe2:	2b15      	cmp	r3, #21
 8003fe4:	d8f6      	bhi.n	8003fd4 <_printf_i+0x28>
 8003fe6:	a101      	add	r1, pc, #4	; (adr r1, 8003fec <_printf_i+0x40>)
 8003fe8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fec:	08004045 	.word	0x08004045
 8003ff0:	08004059 	.word	0x08004059
 8003ff4:	08003fd5 	.word	0x08003fd5
 8003ff8:	08003fd5 	.word	0x08003fd5
 8003ffc:	08003fd5 	.word	0x08003fd5
 8004000:	08003fd5 	.word	0x08003fd5
 8004004:	08004059 	.word	0x08004059
 8004008:	08003fd5 	.word	0x08003fd5
 800400c:	08003fd5 	.word	0x08003fd5
 8004010:	08003fd5 	.word	0x08003fd5
 8004014:	08003fd5 	.word	0x08003fd5
 8004018:	08004167 	.word	0x08004167
 800401c:	08004089 	.word	0x08004089
 8004020:	08004149 	.word	0x08004149
 8004024:	08003fd5 	.word	0x08003fd5
 8004028:	08003fd5 	.word	0x08003fd5
 800402c:	08004189 	.word	0x08004189
 8004030:	08003fd5 	.word	0x08003fd5
 8004034:	08004089 	.word	0x08004089
 8004038:	08003fd5 	.word	0x08003fd5
 800403c:	08003fd5 	.word	0x08003fd5
 8004040:	08004151 	.word	0x08004151
 8004044:	682b      	ldr	r3, [r5, #0]
 8004046:	1d1a      	adds	r2, r3, #4
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	602a      	str	r2, [r5, #0]
 800404c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004050:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004054:	2301      	movs	r3, #1
 8004056:	e0a4      	b.n	80041a2 <_printf_i+0x1f6>
 8004058:	6820      	ldr	r0, [r4, #0]
 800405a:	6829      	ldr	r1, [r5, #0]
 800405c:	0606      	lsls	r6, r0, #24
 800405e:	f101 0304 	add.w	r3, r1, #4
 8004062:	d50a      	bpl.n	800407a <_printf_i+0xce>
 8004064:	680e      	ldr	r6, [r1, #0]
 8004066:	602b      	str	r3, [r5, #0]
 8004068:	2e00      	cmp	r6, #0
 800406a:	da03      	bge.n	8004074 <_printf_i+0xc8>
 800406c:	232d      	movs	r3, #45	; 0x2d
 800406e:	4276      	negs	r6, r6
 8004070:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004074:	230a      	movs	r3, #10
 8004076:	485e      	ldr	r0, [pc, #376]	; (80041f0 <_printf_i+0x244>)
 8004078:	e019      	b.n	80040ae <_printf_i+0x102>
 800407a:	680e      	ldr	r6, [r1, #0]
 800407c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004080:	602b      	str	r3, [r5, #0]
 8004082:	bf18      	it	ne
 8004084:	b236      	sxthne	r6, r6
 8004086:	e7ef      	b.n	8004068 <_printf_i+0xbc>
 8004088:	682b      	ldr	r3, [r5, #0]
 800408a:	6820      	ldr	r0, [r4, #0]
 800408c:	1d19      	adds	r1, r3, #4
 800408e:	6029      	str	r1, [r5, #0]
 8004090:	0601      	lsls	r1, r0, #24
 8004092:	d501      	bpl.n	8004098 <_printf_i+0xec>
 8004094:	681e      	ldr	r6, [r3, #0]
 8004096:	e002      	b.n	800409e <_printf_i+0xf2>
 8004098:	0646      	lsls	r6, r0, #25
 800409a:	d5fb      	bpl.n	8004094 <_printf_i+0xe8>
 800409c:	881e      	ldrh	r6, [r3, #0]
 800409e:	2f6f      	cmp	r7, #111	; 0x6f
 80040a0:	bf0c      	ite	eq
 80040a2:	2308      	moveq	r3, #8
 80040a4:	230a      	movne	r3, #10
 80040a6:	4852      	ldr	r0, [pc, #328]	; (80041f0 <_printf_i+0x244>)
 80040a8:	2100      	movs	r1, #0
 80040aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040ae:	6865      	ldr	r5, [r4, #4]
 80040b0:	2d00      	cmp	r5, #0
 80040b2:	bfa8      	it	ge
 80040b4:	6821      	ldrge	r1, [r4, #0]
 80040b6:	60a5      	str	r5, [r4, #8]
 80040b8:	bfa4      	itt	ge
 80040ba:	f021 0104 	bicge.w	r1, r1, #4
 80040be:	6021      	strge	r1, [r4, #0]
 80040c0:	b90e      	cbnz	r6, 80040c6 <_printf_i+0x11a>
 80040c2:	2d00      	cmp	r5, #0
 80040c4:	d04d      	beq.n	8004162 <_printf_i+0x1b6>
 80040c6:	4615      	mov	r5, r2
 80040c8:	fbb6 f1f3 	udiv	r1, r6, r3
 80040cc:	fb03 6711 	mls	r7, r3, r1, r6
 80040d0:	5dc7      	ldrb	r7, [r0, r7]
 80040d2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80040d6:	4637      	mov	r7, r6
 80040d8:	42bb      	cmp	r3, r7
 80040da:	460e      	mov	r6, r1
 80040dc:	d9f4      	bls.n	80040c8 <_printf_i+0x11c>
 80040de:	2b08      	cmp	r3, #8
 80040e0:	d10b      	bne.n	80040fa <_printf_i+0x14e>
 80040e2:	6823      	ldr	r3, [r4, #0]
 80040e4:	07de      	lsls	r6, r3, #31
 80040e6:	d508      	bpl.n	80040fa <_printf_i+0x14e>
 80040e8:	6923      	ldr	r3, [r4, #16]
 80040ea:	6861      	ldr	r1, [r4, #4]
 80040ec:	4299      	cmp	r1, r3
 80040ee:	bfde      	ittt	le
 80040f0:	2330      	movle	r3, #48	; 0x30
 80040f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80040f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80040fa:	1b52      	subs	r2, r2, r5
 80040fc:	6122      	str	r2, [r4, #16]
 80040fe:	464b      	mov	r3, r9
 8004100:	4621      	mov	r1, r4
 8004102:	4640      	mov	r0, r8
 8004104:	f8cd a000 	str.w	sl, [sp]
 8004108:	aa03      	add	r2, sp, #12
 800410a:	f7ff fedf 	bl	8003ecc <_printf_common>
 800410e:	3001      	adds	r0, #1
 8004110:	d14c      	bne.n	80041ac <_printf_i+0x200>
 8004112:	f04f 30ff 	mov.w	r0, #4294967295
 8004116:	b004      	add	sp, #16
 8004118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800411c:	4834      	ldr	r0, [pc, #208]	; (80041f0 <_printf_i+0x244>)
 800411e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004122:	6829      	ldr	r1, [r5, #0]
 8004124:	6823      	ldr	r3, [r4, #0]
 8004126:	f851 6b04 	ldr.w	r6, [r1], #4
 800412a:	6029      	str	r1, [r5, #0]
 800412c:	061d      	lsls	r5, r3, #24
 800412e:	d514      	bpl.n	800415a <_printf_i+0x1ae>
 8004130:	07df      	lsls	r7, r3, #31
 8004132:	bf44      	itt	mi
 8004134:	f043 0320 	orrmi.w	r3, r3, #32
 8004138:	6023      	strmi	r3, [r4, #0]
 800413a:	b91e      	cbnz	r6, 8004144 <_printf_i+0x198>
 800413c:	6823      	ldr	r3, [r4, #0]
 800413e:	f023 0320 	bic.w	r3, r3, #32
 8004142:	6023      	str	r3, [r4, #0]
 8004144:	2310      	movs	r3, #16
 8004146:	e7af      	b.n	80040a8 <_printf_i+0xfc>
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	f043 0320 	orr.w	r3, r3, #32
 800414e:	6023      	str	r3, [r4, #0]
 8004150:	2378      	movs	r3, #120	; 0x78
 8004152:	4828      	ldr	r0, [pc, #160]	; (80041f4 <_printf_i+0x248>)
 8004154:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004158:	e7e3      	b.n	8004122 <_printf_i+0x176>
 800415a:	0659      	lsls	r1, r3, #25
 800415c:	bf48      	it	mi
 800415e:	b2b6      	uxthmi	r6, r6
 8004160:	e7e6      	b.n	8004130 <_printf_i+0x184>
 8004162:	4615      	mov	r5, r2
 8004164:	e7bb      	b.n	80040de <_printf_i+0x132>
 8004166:	682b      	ldr	r3, [r5, #0]
 8004168:	6826      	ldr	r6, [r4, #0]
 800416a:	1d18      	adds	r0, r3, #4
 800416c:	6961      	ldr	r1, [r4, #20]
 800416e:	6028      	str	r0, [r5, #0]
 8004170:	0635      	lsls	r5, r6, #24
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	d501      	bpl.n	800417a <_printf_i+0x1ce>
 8004176:	6019      	str	r1, [r3, #0]
 8004178:	e002      	b.n	8004180 <_printf_i+0x1d4>
 800417a:	0670      	lsls	r0, r6, #25
 800417c:	d5fb      	bpl.n	8004176 <_printf_i+0x1ca>
 800417e:	8019      	strh	r1, [r3, #0]
 8004180:	2300      	movs	r3, #0
 8004182:	4615      	mov	r5, r2
 8004184:	6123      	str	r3, [r4, #16]
 8004186:	e7ba      	b.n	80040fe <_printf_i+0x152>
 8004188:	682b      	ldr	r3, [r5, #0]
 800418a:	2100      	movs	r1, #0
 800418c:	1d1a      	adds	r2, r3, #4
 800418e:	602a      	str	r2, [r5, #0]
 8004190:	681d      	ldr	r5, [r3, #0]
 8004192:	6862      	ldr	r2, [r4, #4]
 8004194:	4628      	mov	r0, r5
 8004196:	f000 f82f 	bl	80041f8 <memchr>
 800419a:	b108      	cbz	r0, 80041a0 <_printf_i+0x1f4>
 800419c:	1b40      	subs	r0, r0, r5
 800419e:	6060      	str	r0, [r4, #4]
 80041a0:	6863      	ldr	r3, [r4, #4]
 80041a2:	6123      	str	r3, [r4, #16]
 80041a4:	2300      	movs	r3, #0
 80041a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041aa:	e7a8      	b.n	80040fe <_printf_i+0x152>
 80041ac:	462a      	mov	r2, r5
 80041ae:	4649      	mov	r1, r9
 80041b0:	4640      	mov	r0, r8
 80041b2:	6923      	ldr	r3, [r4, #16]
 80041b4:	47d0      	blx	sl
 80041b6:	3001      	adds	r0, #1
 80041b8:	d0ab      	beq.n	8004112 <_printf_i+0x166>
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	079b      	lsls	r3, r3, #30
 80041be:	d413      	bmi.n	80041e8 <_printf_i+0x23c>
 80041c0:	68e0      	ldr	r0, [r4, #12]
 80041c2:	9b03      	ldr	r3, [sp, #12]
 80041c4:	4298      	cmp	r0, r3
 80041c6:	bfb8      	it	lt
 80041c8:	4618      	movlt	r0, r3
 80041ca:	e7a4      	b.n	8004116 <_printf_i+0x16a>
 80041cc:	2301      	movs	r3, #1
 80041ce:	4632      	mov	r2, r6
 80041d0:	4649      	mov	r1, r9
 80041d2:	4640      	mov	r0, r8
 80041d4:	47d0      	blx	sl
 80041d6:	3001      	adds	r0, #1
 80041d8:	d09b      	beq.n	8004112 <_printf_i+0x166>
 80041da:	3501      	adds	r5, #1
 80041dc:	68e3      	ldr	r3, [r4, #12]
 80041de:	9903      	ldr	r1, [sp, #12]
 80041e0:	1a5b      	subs	r3, r3, r1
 80041e2:	42ab      	cmp	r3, r5
 80041e4:	dcf2      	bgt.n	80041cc <_printf_i+0x220>
 80041e6:	e7eb      	b.n	80041c0 <_printf_i+0x214>
 80041e8:	2500      	movs	r5, #0
 80041ea:	f104 0619 	add.w	r6, r4, #25
 80041ee:	e7f5      	b.n	80041dc <_printf_i+0x230>
 80041f0:	08004cff 	.word	0x08004cff
 80041f4:	08004d10 	.word	0x08004d10

080041f8 <memchr>:
 80041f8:	4603      	mov	r3, r0
 80041fa:	b510      	push	{r4, lr}
 80041fc:	b2c9      	uxtb	r1, r1
 80041fe:	4402      	add	r2, r0
 8004200:	4293      	cmp	r3, r2
 8004202:	4618      	mov	r0, r3
 8004204:	d101      	bne.n	800420a <memchr+0x12>
 8004206:	2000      	movs	r0, #0
 8004208:	e003      	b.n	8004212 <memchr+0x1a>
 800420a:	7804      	ldrb	r4, [r0, #0]
 800420c:	3301      	adds	r3, #1
 800420e:	428c      	cmp	r4, r1
 8004210:	d1f6      	bne.n	8004200 <memchr+0x8>
 8004212:	bd10      	pop	{r4, pc}

08004214 <memmove>:
 8004214:	4288      	cmp	r0, r1
 8004216:	b510      	push	{r4, lr}
 8004218:	eb01 0402 	add.w	r4, r1, r2
 800421c:	d902      	bls.n	8004224 <memmove+0x10>
 800421e:	4284      	cmp	r4, r0
 8004220:	4623      	mov	r3, r4
 8004222:	d807      	bhi.n	8004234 <memmove+0x20>
 8004224:	1e43      	subs	r3, r0, #1
 8004226:	42a1      	cmp	r1, r4
 8004228:	d008      	beq.n	800423c <memmove+0x28>
 800422a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800422e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004232:	e7f8      	b.n	8004226 <memmove+0x12>
 8004234:	4601      	mov	r1, r0
 8004236:	4402      	add	r2, r0
 8004238:	428a      	cmp	r2, r1
 800423a:	d100      	bne.n	800423e <memmove+0x2a>
 800423c:	bd10      	pop	{r4, pc}
 800423e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004242:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004246:	e7f7      	b.n	8004238 <memmove+0x24>

08004248 <_free_r>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	4605      	mov	r5, r0
 800424c:	2900      	cmp	r1, #0
 800424e:	d040      	beq.n	80042d2 <_free_r+0x8a>
 8004250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004254:	1f0c      	subs	r4, r1, #4
 8004256:	2b00      	cmp	r3, #0
 8004258:	bfb8      	it	lt
 800425a:	18e4      	addlt	r4, r4, r3
 800425c:	f000 f910 	bl	8004480 <__malloc_lock>
 8004260:	4a1c      	ldr	r2, [pc, #112]	; (80042d4 <_free_r+0x8c>)
 8004262:	6813      	ldr	r3, [r2, #0]
 8004264:	b933      	cbnz	r3, 8004274 <_free_r+0x2c>
 8004266:	6063      	str	r3, [r4, #4]
 8004268:	6014      	str	r4, [r2, #0]
 800426a:	4628      	mov	r0, r5
 800426c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004270:	f000 b90c 	b.w	800448c <__malloc_unlock>
 8004274:	42a3      	cmp	r3, r4
 8004276:	d908      	bls.n	800428a <_free_r+0x42>
 8004278:	6820      	ldr	r0, [r4, #0]
 800427a:	1821      	adds	r1, r4, r0
 800427c:	428b      	cmp	r3, r1
 800427e:	bf01      	itttt	eq
 8004280:	6819      	ldreq	r1, [r3, #0]
 8004282:	685b      	ldreq	r3, [r3, #4]
 8004284:	1809      	addeq	r1, r1, r0
 8004286:	6021      	streq	r1, [r4, #0]
 8004288:	e7ed      	b.n	8004266 <_free_r+0x1e>
 800428a:	461a      	mov	r2, r3
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	b10b      	cbz	r3, 8004294 <_free_r+0x4c>
 8004290:	42a3      	cmp	r3, r4
 8004292:	d9fa      	bls.n	800428a <_free_r+0x42>
 8004294:	6811      	ldr	r1, [r2, #0]
 8004296:	1850      	adds	r0, r2, r1
 8004298:	42a0      	cmp	r0, r4
 800429a:	d10b      	bne.n	80042b4 <_free_r+0x6c>
 800429c:	6820      	ldr	r0, [r4, #0]
 800429e:	4401      	add	r1, r0
 80042a0:	1850      	adds	r0, r2, r1
 80042a2:	4283      	cmp	r3, r0
 80042a4:	6011      	str	r1, [r2, #0]
 80042a6:	d1e0      	bne.n	800426a <_free_r+0x22>
 80042a8:	6818      	ldr	r0, [r3, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	4401      	add	r1, r0
 80042ae:	6011      	str	r1, [r2, #0]
 80042b0:	6053      	str	r3, [r2, #4]
 80042b2:	e7da      	b.n	800426a <_free_r+0x22>
 80042b4:	d902      	bls.n	80042bc <_free_r+0x74>
 80042b6:	230c      	movs	r3, #12
 80042b8:	602b      	str	r3, [r5, #0]
 80042ba:	e7d6      	b.n	800426a <_free_r+0x22>
 80042bc:	6820      	ldr	r0, [r4, #0]
 80042be:	1821      	adds	r1, r4, r0
 80042c0:	428b      	cmp	r3, r1
 80042c2:	bf01      	itttt	eq
 80042c4:	6819      	ldreq	r1, [r3, #0]
 80042c6:	685b      	ldreq	r3, [r3, #4]
 80042c8:	1809      	addeq	r1, r1, r0
 80042ca:	6021      	streq	r1, [r4, #0]
 80042cc:	6063      	str	r3, [r4, #4]
 80042ce:	6054      	str	r4, [r2, #4]
 80042d0:	e7cb      	b.n	800426a <_free_r+0x22>
 80042d2:	bd38      	pop	{r3, r4, r5, pc}
 80042d4:	2000088c 	.word	0x2000088c

080042d8 <sbrk_aligned>:
 80042d8:	b570      	push	{r4, r5, r6, lr}
 80042da:	4e0e      	ldr	r6, [pc, #56]	; (8004314 <sbrk_aligned+0x3c>)
 80042dc:	460c      	mov	r4, r1
 80042de:	6831      	ldr	r1, [r6, #0]
 80042e0:	4605      	mov	r5, r0
 80042e2:	b911      	cbnz	r1, 80042ea <sbrk_aligned+0x12>
 80042e4:	f000 f8bc 	bl	8004460 <_sbrk_r>
 80042e8:	6030      	str	r0, [r6, #0]
 80042ea:	4621      	mov	r1, r4
 80042ec:	4628      	mov	r0, r5
 80042ee:	f000 f8b7 	bl	8004460 <_sbrk_r>
 80042f2:	1c43      	adds	r3, r0, #1
 80042f4:	d00a      	beq.n	800430c <sbrk_aligned+0x34>
 80042f6:	1cc4      	adds	r4, r0, #3
 80042f8:	f024 0403 	bic.w	r4, r4, #3
 80042fc:	42a0      	cmp	r0, r4
 80042fe:	d007      	beq.n	8004310 <sbrk_aligned+0x38>
 8004300:	1a21      	subs	r1, r4, r0
 8004302:	4628      	mov	r0, r5
 8004304:	f000 f8ac 	bl	8004460 <_sbrk_r>
 8004308:	3001      	adds	r0, #1
 800430a:	d101      	bne.n	8004310 <sbrk_aligned+0x38>
 800430c:	f04f 34ff 	mov.w	r4, #4294967295
 8004310:	4620      	mov	r0, r4
 8004312:	bd70      	pop	{r4, r5, r6, pc}
 8004314:	20000890 	.word	0x20000890

08004318 <_malloc_r>:
 8004318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800431c:	1ccd      	adds	r5, r1, #3
 800431e:	f025 0503 	bic.w	r5, r5, #3
 8004322:	3508      	adds	r5, #8
 8004324:	2d0c      	cmp	r5, #12
 8004326:	bf38      	it	cc
 8004328:	250c      	movcc	r5, #12
 800432a:	2d00      	cmp	r5, #0
 800432c:	4607      	mov	r7, r0
 800432e:	db01      	blt.n	8004334 <_malloc_r+0x1c>
 8004330:	42a9      	cmp	r1, r5
 8004332:	d905      	bls.n	8004340 <_malloc_r+0x28>
 8004334:	230c      	movs	r3, #12
 8004336:	2600      	movs	r6, #0
 8004338:	603b      	str	r3, [r7, #0]
 800433a:	4630      	mov	r0, r6
 800433c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004340:	4e2e      	ldr	r6, [pc, #184]	; (80043fc <_malloc_r+0xe4>)
 8004342:	f000 f89d 	bl	8004480 <__malloc_lock>
 8004346:	6833      	ldr	r3, [r6, #0]
 8004348:	461c      	mov	r4, r3
 800434a:	bb34      	cbnz	r4, 800439a <_malloc_r+0x82>
 800434c:	4629      	mov	r1, r5
 800434e:	4638      	mov	r0, r7
 8004350:	f7ff ffc2 	bl	80042d8 <sbrk_aligned>
 8004354:	1c43      	adds	r3, r0, #1
 8004356:	4604      	mov	r4, r0
 8004358:	d14d      	bne.n	80043f6 <_malloc_r+0xde>
 800435a:	6834      	ldr	r4, [r6, #0]
 800435c:	4626      	mov	r6, r4
 800435e:	2e00      	cmp	r6, #0
 8004360:	d140      	bne.n	80043e4 <_malloc_r+0xcc>
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	4631      	mov	r1, r6
 8004366:	4638      	mov	r0, r7
 8004368:	eb04 0803 	add.w	r8, r4, r3
 800436c:	f000 f878 	bl	8004460 <_sbrk_r>
 8004370:	4580      	cmp	r8, r0
 8004372:	d13a      	bne.n	80043ea <_malloc_r+0xd2>
 8004374:	6821      	ldr	r1, [r4, #0]
 8004376:	3503      	adds	r5, #3
 8004378:	1a6d      	subs	r5, r5, r1
 800437a:	f025 0503 	bic.w	r5, r5, #3
 800437e:	3508      	adds	r5, #8
 8004380:	2d0c      	cmp	r5, #12
 8004382:	bf38      	it	cc
 8004384:	250c      	movcc	r5, #12
 8004386:	4638      	mov	r0, r7
 8004388:	4629      	mov	r1, r5
 800438a:	f7ff ffa5 	bl	80042d8 <sbrk_aligned>
 800438e:	3001      	adds	r0, #1
 8004390:	d02b      	beq.n	80043ea <_malloc_r+0xd2>
 8004392:	6823      	ldr	r3, [r4, #0]
 8004394:	442b      	add	r3, r5
 8004396:	6023      	str	r3, [r4, #0]
 8004398:	e00e      	b.n	80043b8 <_malloc_r+0xa0>
 800439a:	6822      	ldr	r2, [r4, #0]
 800439c:	1b52      	subs	r2, r2, r5
 800439e:	d41e      	bmi.n	80043de <_malloc_r+0xc6>
 80043a0:	2a0b      	cmp	r2, #11
 80043a2:	d916      	bls.n	80043d2 <_malloc_r+0xba>
 80043a4:	1961      	adds	r1, r4, r5
 80043a6:	42a3      	cmp	r3, r4
 80043a8:	6025      	str	r5, [r4, #0]
 80043aa:	bf18      	it	ne
 80043ac:	6059      	strne	r1, [r3, #4]
 80043ae:	6863      	ldr	r3, [r4, #4]
 80043b0:	bf08      	it	eq
 80043b2:	6031      	streq	r1, [r6, #0]
 80043b4:	5162      	str	r2, [r4, r5]
 80043b6:	604b      	str	r3, [r1, #4]
 80043b8:	4638      	mov	r0, r7
 80043ba:	f104 060b 	add.w	r6, r4, #11
 80043be:	f000 f865 	bl	800448c <__malloc_unlock>
 80043c2:	f026 0607 	bic.w	r6, r6, #7
 80043c6:	1d23      	adds	r3, r4, #4
 80043c8:	1af2      	subs	r2, r6, r3
 80043ca:	d0b6      	beq.n	800433a <_malloc_r+0x22>
 80043cc:	1b9b      	subs	r3, r3, r6
 80043ce:	50a3      	str	r3, [r4, r2]
 80043d0:	e7b3      	b.n	800433a <_malloc_r+0x22>
 80043d2:	6862      	ldr	r2, [r4, #4]
 80043d4:	42a3      	cmp	r3, r4
 80043d6:	bf0c      	ite	eq
 80043d8:	6032      	streq	r2, [r6, #0]
 80043da:	605a      	strne	r2, [r3, #4]
 80043dc:	e7ec      	b.n	80043b8 <_malloc_r+0xa0>
 80043de:	4623      	mov	r3, r4
 80043e0:	6864      	ldr	r4, [r4, #4]
 80043e2:	e7b2      	b.n	800434a <_malloc_r+0x32>
 80043e4:	4634      	mov	r4, r6
 80043e6:	6876      	ldr	r6, [r6, #4]
 80043e8:	e7b9      	b.n	800435e <_malloc_r+0x46>
 80043ea:	230c      	movs	r3, #12
 80043ec:	4638      	mov	r0, r7
 80043ee:	603b      	str	r3, [r7, #0]
 80043f0:	f000 f84c 	bl	800448c <__malloc_unlock>
 80043f4:	e7a1      	b.n	800433a <_malloc_r+0x22>
 80043f6:	6025      	str	r5, [r4, #0]
 80043f8:	e7de      	b.n	80043b8 <_malloc_r+0xa0>
 80043fa:	bf00      	nop
 80043fc:	2000088c 	.word	0x2000088c

08004400 <_realloc_r>:
 8004400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004404:	4680      	mov	r8, r0
 8004406:	4614      	mov	r4, r2
 8004408:	460e      	mov	r6, r1
 800440a:	b921      	cbnz	r1, 8004416 <_realloc_r+0x16>
 800440c:	4611      	mov	r1, r2
 800440e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004412:	f7ff bf81 	b.w	8004318 <_malloc_r>
 8004416:	b92a      	cbnz	r2, 8004424 <_realloc_r+0x24>
 8004418:	f7ff ff16 	bl	8004248 <_free_r>
 800441c:	4625      	mov	r5, r4
 800441e:	4628      	mov	r0, r5
 8004420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004424:	f000 f838 	bl	8004498 <_malloc_usable_size_r>
 8004428:	4284      	cmp	r4, r0
 800442a:	4607      	mov	r7, r0
 800442c:	d802      	bhi.n	8004434 <_realloc_r+0x34>
 800442e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004432:	d812      	bhi.n	800445a <_realloc_r+0x5a>
 8004434:	4621      	mov	r1, r4
 8004436:	4640      	mov	r0, r8
 8004438:	f7ff ff6e 	bl	8004318 <_malloc_r>
 800443c:	4605      	mov	r5, r0
 800443e:	2800      	cmp	r0, #0
 8004440:	d0ed      	beq.n	800441e <_realloc_r+0x1e>
 8004442:	42bc      	cmp	r4, r7
 8004444:	4622      	mov	r2, r4
 8004446:	4631      	mov	r1, r6
 8004448:	bf28      	it	cs
 800444a:	463a      	movcs	r2, r7
 800444c:	f7ff fbac 	bl	8003ba8 <memcpy>
 8004450:	4631      	mov	r1, r6
 8004452:	4640      	mov	r0, r8
 8004454:	f7ff fef8 	bl	8004248 <_free_r>
 8004458:	e7e1      	b.n	800441e <_realloc_r+0x1e>
 800445a:	4635      	mov	r5, r6
 800445c:	e7df      	b.n	800441e <_realloc_r+0x1e>
	...

08004460 <_sbrk_r>:
 8004460:	b538      	push	{r3, r4, r5, lr}
 8004462:	2300      	movs	r3, #0
 8004464:	4d05      	ldr	r5, [pc, #20]	; (800447c <_sbrk_r+0x1c>)
 8004466:	4604      	mov	r4, r0
 8004468:	4608      	mov	r0, r1
 800446a:	602b      	str	r3, [r5, #0]
 800446c:	f7fc fca4 	bl	8000db8 <_sbrk>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d102      	bne.n	800447a <_sbrk_r+0x1a>
 8004474:	682b      	ldr	r3, [r5, #0]
 8004476:	b103      	cbz	r3, 800447a <_sbrk_r+0x1a>
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	bd38      	pop	{r3, r4, r5, pc}
 800447c:	20000894 	.word	0x20000894

08004480 <__malloc_lock>:
 8004480:	4801      	ldr	r0, [pc, #4]	; (8004488 <__malloc_lock+0x8>)
 8004482:	f000 b811 	b.w	80044a8 <__retarget_lock_acquire_recursive>
 8004486:	bf00      	nop
 8004488:	20000898 	.word	0x20000898

0800448c <__malloc_unlock>:
 800448c:	4801      	ldr	r0, [pc, #4]	; (8004494 <__malloc_unlock+0x8>)
 800448e:	f000 b80c 	b.w	80044aa <__retarget_lock_release_recursive>
 8004492:	bf00      	nop
 8004494:	20000898 	.word	0x20000898

08004498 <_malloc_usable_size_r>:
 8004498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800449c:	1f18      	subs	r0, r3, #4
 800449e:	2b00      	cmp	r3, #0
 80044a0:	bfbc      	itt	lt
 80044a2:	580b      	ldrlt	r3, [r1, r0]
 80044a4:	18c0      	addlt	r0, r0, r3
 80044a6:	4770      	bx	lr

080044a8 <__retarget_lock_acquire_recursive>:
 80044a8:	4770      	bx	lr

080044aa <__retarget_lock_release_recursive>:
 80044aa:	4770      	bx	lr

080044ac <_init>:
 80044ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ae:	bf00      	nop
 80044b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044b2:	bc08      	pop	{r3}
 80044b4:	469e      	mov	lr, r3
 80044b6:	4770      	bx	lr

080044b8 <_fini>:
 80044b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ba:	bf00      	nop
 80044bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044be:	bc08      	pop	{r3}
 80044c0:	469e      	mov	lr, r3
 80044c2:	4770      	bx	lr
