 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:03:41 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.47
  Critical Path Slack:          -0.18
  Critical Path Clk Period:      1.38
  Total Negative Slack:         -7.75
  No. of Violating Paths:       57.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1573
  Buf/Inv Cell Count:             209
  Buf Cell Count:                  22
  Inv Cell Count:                 187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1378
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3076.667273
  Noncombinational Area:  1292.322281
  Buf/Inv Area:            301.414787
  Total Buffer Area:            51.08
  Total Inverter Area:         250.33
  Macro/Black Box Area:      0.000000
  Net Area:               1076.626747
  -----------------------------------
  Cell Area:              4368.989554
  Design Area:            5445.616301


  Design Rules
  -----------------------------------
  Total Number of Nets:          1740
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  3.93
  Mapping Optimization:               40.11
  -----------------------------------------
  Overall Compile Time:               75.40
  Overall Compile Wall Clock Time:    77.50

  --------------------------------------------------------------------

  Design  WNS: 0.18  TNS: 7.75  Number of Violating Paths: 57


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
