// Seed: 2392091972
module module_0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output logic id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  tri0  id_5
);
  logic [7:0] id_7;
  logic [7:0] id_8;
  assign id_7[-1] = 1;
  module_0 modCall_1 ();
  bit id_9 = id_3;
  always @(1'b0) id_9 <= id_7 * 1 - id_3;
  assign id_8 = id_4;
  assign id_8[1] = -1;
  always id_2 <= id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  assign id_7 = id_7;
endmodule
