// Seed: 1446020196
module module_0 (
    input id_0
    , id_6,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  assign id_1.id_5 = 1;
  always @(posedge id_0 or(1'b0))
    if (id_5) begin
      id_2 <= id_6;
    end
endmodule
