{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1548176636330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1548176636330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 22 18:03:56 2019 " "Processing started: Tue Jan 22 18:03:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1548176636330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1548176636330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1548176636330 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1548176636784 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" perudo_package.vhd(40) " "VHDL syntax error at perudo_package.vhd(40) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/perudo_package.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1548176637375 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "perudo_package perudo_package.vhd(6) " "Ignored construct perudo_package at perudo_package.vhd(6) due to previous errors" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/perudo_package.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1 1548176637375 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" perudo_package.vhd(112) " "VHDL syntax error at perudo_package.vhd(112) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/perudo_package.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1548176637375 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" perudo_package.vhd(115) " "VHDL syntax error at perudo_package.vhd(115) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/perudo_package.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1548176637375 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal perudo_package.vhd(132) " "VHDL syntax error at perudo_package.vhd(132) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/perudo_package.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1548176637375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 0 0 " "Found 0 design units, including 0 entities, in source file perudo_package.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1548176637375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Perudo_Datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1548176637391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Perudo_Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1548176637391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1548176637391 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Perudo_Controller.vhd(46) " "VHDL syntax error at Perudo_Controller.vhd(46) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Perudo_Controller.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Perudo_Controller.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1548176637501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file perudo_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1548176637501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1548176637639 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 22 18:03:57 2019 " "Processing ended: Tue Jan 22 18:03:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1548176637639 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1548176637639 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1548176637639 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1548176637639 ""}
