# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id: "419323243133324289"       # Set this to your actual Wokwi project ID
  title: "8-bit ALU with Prefix Adder"  # Project title
  author: "Your Name"                   # Your name
  discord: "yourusername"               # Your discord username
  description: "8-bit ALU with carry-lookahead adder supporting 8 operations" # Description
  language: "Verilog"                   # Language
  clock_hz: 0                           # No clock needed for combinational logic
  tiles: "1x1"                          # Design size

# Pinout configuration - DO NOT MODIFY STRUCTURE, ONLY ADD DESCRIPTIONS
pinout:
  # Inputs
  ui[0]: "A[0]/B[0]/OpSel[0]"  # Multiplexed input bit 0
  ui[1]: "A[1]/B[1]/OpSel[1]"  # Multiplexed input bit 1
  ui[2]: "A[2]/B[2]/OpSel[2]"  # Multiplexed input bit 2
  ui[3]: "A[3]/B[3]"           # Operand bits
  ui[4]: "A[4]/B[4]"           # Operand bits
  ui[5]: "A[5]/B[5]"           # Operand bits
  ui[6]: "A[6]/B[6]"           # Operand bits
  ui[7]: "A[7]/B[7]"           # Operand bits

  # Outputs
  uo[0]: "Result[0]"           # Output bit 0
  uo[1]: "Result[1]"           # Output bit 1
  uo[2]: "Result[2]"           # Output bit 2
  uo[3]: "Result[3]"           # Output bit 3
  uo[4]: "Result[4]"           # Output bit 4
  uo[5]: "Result[5]"           # Output bit 5
  uo[6]: "Result[6]/Carry"     # Output bit 6 / Carry flag
  uo[7]: "Result[7]/Zero"      # Output bit 7 / Zero flag

  # Bidirectional pins (unused in this design)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""
  yaml_version: 6
