0.7
2020.2
Nov 18 2020
09:47:47
C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.sim/sim_1/behav/xsim/glbl.v,1696910069,verilog,,,,glbl,,,,,,,,
C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.srcs/sources_1/new/Lab2_111060013_Ripple_Carry_Adder_t.v,1696918462,verilog,,,,Lab2_111060013_Ripple_Carry_Adder_t,,,,,,,,
C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.v,1696910069,verilog,,C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.srcs/sources_1/new/Lab2_111060013_Ripple_Carry_Adder_t.v,,And;Full_Adder;Majority;Not;Or;Ripple_Carry_Adder;Xor,,,,,,,,
