# üïπÔ∏è VGA Pong Game Processor  
### Real-time FPGA-based video game engine with custom VGA controller (640√ó480 @ 60Hz)
<p align="center">
<img src="https://github.com/user-attachments/assets/2699aab1-c573-43dd-a231-1b4ed187fef2" width="450" alt="Pong Game Screenshot"/>
</p>

> **[‚ñ∂Ô∏è Watch the demo video on YouTube](https://youtu.be/lXxjqay9rtk)**

> **A fully hardware-implemented Pong game running on an Xilinx Spartan-3E FPGA. Everything is rendered pixel-by-pixel using VHDL and custom sync timing logic.**

---

## üéØ Overview  
This project implements a **real-time, two-player Pong system** using VHDL on the Xilinx Spartan-3E FPGA, generating a **640√ó480 VGA signal at 60Hz**.  
All graphics, timing, game logic, collisions, scoring, and resets are executed in hardware through synchronous digital logic.

**üìÖ Course:** COE758 ‚Äì Digital Systems Engineering  
**üóìÔ∏è Date:** October - November 2025  

---

## ‚ú® Key Features  
- **Real-time gameplay** with physically controlled board switches  
- **Custom VGA controller** ‚Äî HSYNC / VSYNC generation + active video region  
- **Pixel-level graphics engine** using RGB output  
- **Finite State Machine gameplay logic** (Gameplay ‚Üí Scoring ‚Üí Reset)  
- **Collision physics** for boundaries + paddles  
- **Automatic scoring + visual feedback** (ball turns red on goal)  
- **Timing validation via ChipScope Analyzer**

---

## üß© Game Design & Visual Elements  
| Component | Description |
|----------|-------------|
| Field | Green grass-style background |
| Paddles | Blue (P1) & Purple (P2) |
| Ball | Yellow (normal) ‚Üí Red (goal scored) |
| Boundaries | White border + dashed center line |
| Controls | SW0/SW1 (P1), SW2/SW3 (P2) |

---

## üõ†Ô∏è Technical Breakdown  
### Hardware & Tools
- **FPGA:** Xilinx Spartan-3E  
- **IDE:** Xilinx ISE 13.4  
- **Language:** VHDL  
- **Input Clock:** 50 MHz  
- **Pixel Clock:** 25 MHz (internal divider)

### VGA Timing Specs
| Parameter | Value |
|-----------|-------|
| Resolution | 640√ó480 active |
| Full Frame | 800√ó525 cycles |
| Refresh Rate | ~59.5 Hz |
| HSYNC Pulse | 96 cycles |
| VSYNC Pulse | 2 lines |

### System Architecture  
- Clock Divider  
- Display Scan Counters  
- Sync Pulse Generator  
- Paddle Controller  
- Collision Engine  
- RGB Pixel Renderer  
- FSM Game Controller

---

## üéÆ Controls

- **SW0:** Move left paddle up
- **SW1:** Move left paddle down
- **SW2:** Move right paddle up
- **SW3:** Move right paddle down

---

## üìä Key Accomplishments

- Successfully generated VGA-compliant timing signals with proper synchronization
- Implemented parallel processing architecture with multiple VHDL processes
- Achieved real-time collision detection and trajectory calculation
- Designed a robust finite state machine for game flow control
- Validated timing accuracy using ChipScope integrated logic analyzer

---

## üéì Learning Outcomes

This project provided hands-on experience with:
- Real-time digital system design and FPGA implementation
- VGA interface timing and synchronization protocols
- Clock domain management and frequency division
- Finite state machine design for embedded systems
- Hardware-software interfacing and I/O control
- VHDL coding for complex concurrent systems

---
