Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 19:28:27 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (77)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (77)
-------------------------------
 There are 77 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.149        0.000                      0                77318        0.037        0.000                      0                77318        3.750        0.000                       0                 32398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.149        0.000                      0                77318        0.037        0.000                      0                77318        3.750        0.000                       0                 32398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 0.434ns (4.717%)  route 8.767ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[1]
                         net (fo=8, routed)           8.767    10.174    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[1]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 0.456ns (4.793%)  route 9.058ns (95.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y111        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/Q
                         net (fo=32, routed)          9.058    10.487    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[6]
    SLICE_X33Y35         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X33Y35         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)       -0.047    10.842    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep__28
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 0.518ns (5.449%)  route 8.988ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X98Y1          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y1          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep/Q
                         net (fo=97, routed)          8.988    10.479    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter4_reg_reg[0]_rep_n_20
    SLICE_X20Y24         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X20Y24         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.845    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/cmp62_reg_36413_pp0_iter9_reg_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.456ns (4.817%)  route 9.011ns (95.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y111        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[6]/Q
                         net (fo=32, routed)          9.011    10.440    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[6]
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)       -0.081    10.808    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 0.580ns (6.050%)  route 9.006ns (93.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X111Y8         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg_reg[0]/Q
                         net (fo=104, routed)         9.006    10.435    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln360_reg_35763_pp0_iter4_reg
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    10.559 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473[3]_i_1/O
                         net (fo=1, routed)           0.000    10.559    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473[3]_i_1_n_20
    SLICE_X30Y8          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X30Y8          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y8          FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_353_reg_4473_reg[3]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.456ns (4.811%)  route 9.022ns (95.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y113        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[12]/Q
                         net (fo=32, routed)          9.022    10.451    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[12]
    SLICE_X32Y91         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X32Y91         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)       -0.031    10.858    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[12]_rep__19
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 0.456ns (4.822%)  route 9.000ns (95.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X89Y110        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y110        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_reg[1]/Q
                         net (fo=32, routed)          9.000    10.429    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727[1]
    SLICE_X53Y119        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    SLICE_X53Y119        FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)       -0.047    10.842    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln314_reg_1727_pp0_iter1_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.434ns (4.864%)  route 8.489ns (95.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[10]
                         net (fo=8, routed)           8.489     9.896    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[10]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.434ns (4.868%)  route 8.482ns (95.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[0]
                         net (fo=8, routed)           8.482     9.889    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[0]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.434ns (4.873%)  route 8.473ns (95.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_144_fu_1358_p2/P[9]
                         net (fo=8, routed)           8.473     9.880    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_address1[9]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[31]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[31]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X95Y95         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y95         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[31]__0/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[31]__0_n_20
    SLICE_X96Y96         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[31]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X96Y96         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[31]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X96Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[31]_srl7
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[7]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X83Y41         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676_reg[7]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676[7]
    SLICE_X82Y41         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[7]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X82Y41         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[7]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X82Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[7]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter4_reg_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter10_reg_reg[7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X23Y9          FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter4_reg_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter4_reg_reg[7]__0/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter4_reg_reg[7]__0_n_20
    SLICE_X22Y10         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter10_reg_reg[7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X22Y10         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter10_reg_reg[7]_srl6/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X22Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_reg_36944_pp0_iter10_reg_reg[7]_srl6
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/select_ln220_3_reg_2609_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/fifo_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X39Y79         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/select_ln220_3_reg_2609_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/select_ln220_3_reg_2609_reg[1]/Q
                         net (fo=2, routed)           0.120     0.671    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/data_in[1]
    SLICE_X38Y79         SRLC32E                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/fifo_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/ap_clk
    SLICE_X38Y79         SRLC32E                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/fifo_reg[31][1]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/fifo_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[4]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X95Y89         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[4]__0/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_reg[4]__0_n_20
    SLICE_X94Y89         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[4]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X94Y89         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[4]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X94Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln137_1_reg_2245_pp0_iter19_reg_reg[4]_srl7
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[4]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X83Y41         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_56_fu_1676[4]
    SLICE_X82Y41         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[4]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X82Y41         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[4]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X82Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_cols_68_fu_1724_reg[4]_srl12___StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0_grp_xFFindStereoCorrespondenceLBMNO_fu_76_xFSADBlockMatching_U0_grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106_sad_cols_26_fu_1544_reg_r
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[15]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.064%)  route 0.100ns (37.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X94Y39         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[15]__0/Q
                         net (fo=1, routed)           0.100     0.674    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[15]__0_n_20
    SLICE_X96Y40         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[15]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X96Y40         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[15]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X96Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[15]_srl7
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[23]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[23]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.064%)  route 0.100ns (37.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X94Y41         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[23]__0/Q
                         net (fo=1, routed)           0.100     0.674    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_reg[23]__0_n_20
    SLICE_X96Y42         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[23]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/ap_clk
    SLICE_X96Y42         SRL16E                                       r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[23]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X96Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/trunc_ln136_2_reg_2240_pp0_iter19_reg_reg[23]_srl7
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter12_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter15_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X39Y28         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter12_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter12_reg_reg[7]/Q
                         net (fo=2, routed)           0.124     0.675    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter12_reg[7]
    SLICE_X38Y29         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter15_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X38Y29         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter15_reg_reg[7]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_41_reg_37877_pp0_iter15_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter12_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter15_reg_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.067%)  route 0.130ns (47.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X29Y24         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter12_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter12_reg_reg[15]/Q
                         net (fo=2, routed)           0.130     0.681    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter12_reg[15]
    SLICE_X26Y23         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter15_reg_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.432     0.432    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_clk
    SLICE_X26Y23         SRL16E                                       r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter15_reg_reg[15]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X26Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sad_46_reg_37922_pp0_iter15_reg_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/mul_ln163_reg_379_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_11ns_32_2_1_U153/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y30   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_11ns_32_2_1_U154/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_11ns_32_2_1_U155/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y28   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_11ns_32_2_1_U156/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_11ns_32_2_1_U157/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y42   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_11ns_32_2_1_U158/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y38   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y42   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U160/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y25   bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U161/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y75  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.742ns  (logic 0.608ns (22.177%)  route 2.134ns (77.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           1.161     2.590    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.152     2.742 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[2]_INST_0/O
                         net (fo=0)                   0.973     3.715    vid_out_tdata[2]
                                                                      r  vid_out_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           1.161     2.590    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.124     2.714 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[1]_INST_0/O
                         net (fo=0)                   0.973     3.687    vid_out_tdata[1]
                                                                      r  vid_out_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_user_V_U/B_V_data_1_payload_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tuser[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.578ns  (logic 0.642ns (24.902%)  route 1.936ns (75.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_user_V_U/ap_clk
    SLICE_X54Y105        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_user_V_U/B_V_data_1_payload_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_user_V_U/B_V_data_1_payload_A_reg[0]/Q
                         net (fo=2, routed)           0.963     2.454    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_user_V_U/B_V_data_1_payload_A
    SLICE_X54Y106        LUT3 (Prop_lut3_I2_O)        0.124     2.578 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_user_V_U/vid_out_TUSER[0]_INST_0/O
                         net (fo=0)                   0.973     3.551    vid_out_tuser[0]
                                                                      r  vid_out_tuser[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.537ns  (logic 0.608ns (23.963%)  route 1.929ns (76.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X61Y100        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_payload_B_reg[0]/Q
                         net (fo=1, routed)           0.956     2.385    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_payload_B_reg_n_20_[0]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.152     2.537 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[0]_INST_0/O
                         net (fo=0)                   0.973     3.510    vid_out_tdata[0]
                                                                      r  vid_out_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.608ns (24.601%)  route 1.863ns (75.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           0.890     2.319    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.152     2.471 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[4]_INST_0/O
                         net (fo=0)                   0.973     3.444    vid_out_tdata[4]
                                                                      r  vid_out_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.443ns  (logic 0.580ns (23.737%)  route 1.863ns (76.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           0.890     2.319    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.124     2.443 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[3]_INST_0/O
                         net (fo=0)                   0.973     3.416    vid_out_tdata[3]
                                                                      r  vid_out_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.439ns  (logic 0.610ns (25.006%)  route 1.829ns (74.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           0.856     2.285    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.154     2.439 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[6]_INST_0/O
                         net (fo=0)                   0.973     3.412    vid_out_tdata[6]
                                                                      r  vid_out_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.411ns  (logic 0.580ns (24.059%)  route 1.831ns (75.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           0.858     2.287    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.124     2.411 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[7]_INST_0/O
                         net (fo=0)                   0.973     3.384    vid_out_tdata[7]
                                                                      r  vid_out_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.409ns  (logic 0.580ns (24.072%)  route 1.829ns (75.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/ap_clk
    SLICE_X60Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=9, routed)           0.856     2.285    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_sel
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.124     2.409 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/vid_out_TDATA[5]_INST_0/O
                         net (fo=0)                   0.973     3.382    vid_out_tdata[5]
                                                                      r  vid_out_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_last_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_out_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.642ns (27.947%)  route 1.655ns (72.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_last_V_U/ap_clk
    SLICE_X58Y101        FDRE                                         r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_last_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_last_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=2, routed)           0.682     2.173    bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_last_V_U/B_V_data_1_sel
    SLICE_X59Y101        LUT3 (Prop_lut3_I1_O)        0.124     2.297 r  bd_0_i/hls_inst/inst/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_last_V_U/vid_out_TLAST[0]_INST_0/O
                         net (fo=0)                   0.973     3.270    vid_out_tlast[0]
                                                                      r  vid_out_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X67Y88         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_Ctrl_rvalid
                                                                      r  s_axi_Ctrl_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/AXIvideo2xfMat_8_0_600_800_1_2_U0/regslice_both_vid_inR_V_data_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid_inR_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/AXIvideo2xfMat_8_0_600_800_1_2_U0/regslice_both_vid_inR_V_data_V_U/ap_clk
    SLICE_X63Y107        FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2xfMat_8_0_600_800_1_2_U0/regslice_both_vid_inR_V_data_V_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/AXIvideo2xfMat_8_0_600_800_1_2_U0/regslice_both_vid_inR_V_data_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.948    vid_inR_tready
                                                                      r  vid_inR_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X67Y88         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=6, unset)            0.410     0.961    s_axi_Ctrl_arready
                                                                      r  s_axi_Ctrl_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X56Y89         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.410     0.961    s_axi_Ctrl_awready
                                                                      r  s_axi_Ctrl_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X56Y89         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.410     0.961    s_axi_Ctrl_bvalid
                                                                      r  s_axi_Ctrl_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X67Y87         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    s_axi_Ctrl_rdata[0]
                                                                      r  s_axi_Ctrl_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X63Y82         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_Ctrl_rdata[10]
                                                                      r  s_axi_Ctrl_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X60Y82         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_Ctrl_rdata[11]
                                                                      r  s_axi_Ctrl_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X80Y83         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_Ctrl_rdata[12]
                                                                      r  s_axi_Ctrl_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_Ctrl_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Ctrl_s_axi_U/ap_clk
    SLICE_X63Y82         FDRE                                         r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Ctrl_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.410     0.961    s_axi_Ctrl_rdata[14]
                                                                      r  s_axi_Ctrl_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          2775 Endpoints
Min Delay          2775 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 0.124ns (1.068%)  route 11.489ns (98.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)       10.516    11.613    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_rst_n_inv
    SLICE_X92Y67         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_clk
    SLICE_X92Y67         FDRE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/empty_n_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/full_n_reg/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 0.124ns (1.068%)  route 11.489ns (98.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)       10.516    11.613    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_rst_n_inv
    SLICE_X93Y67         FDSE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/full_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_clk
    SLICE_X93Y67         FDSE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/full_n_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/mOutPtr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 0.124ns (1.068%)  route 11.489ns (98.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)       10.516    11.613    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_rst_n_inv
    SLICE_X93Y67         FDSE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/mOutPtr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_clk
    SLICE_X93Y67         FDSE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/mOutPtr_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/mOutPtr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 0.124ns (1.068%)  route 11.489ns (98.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)       10.516    11.613    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_rst_n_inv
    SLICE_X92Y67         FDSE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/mOutPtr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/ap_clk
    SLICE_X92Y67         FDSE                                         r  bd_0_i/hls_inst/inst/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/in_sobel_x_data_U/mOutPtr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_enable_reg_pp0_iter1_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.405ns  (logic 0.124ns (1.087%)  route 11.281ns (98.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)       10.308    11.405    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_rst_n_inv
    SLICE_X91Y72         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_enable_reg_pp0_iter1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_clk
    SLICE_X91Y72         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)        9.741    10.838    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X94Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X94Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)        9.741    10.838    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/ap_rst_n_inv
    SLICE_X94Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/ap_clk
    SLICE_X94Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)        9.741    10.838    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X95Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X95Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)        9.741    10.838    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/ap_rst_n_inv
    SLICE_X95Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/ap_clk
    SLICE_X95Y76         FDRE                                         r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_return_13_preg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.396ns  (logic 0.124ns (1.193%)  route 10.272ns (98.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=135, unset)          0.973     0.973    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1514, routed)        9.299    10.396    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_rst_n_inv
    SLICE_X94Y86         FDRE                                         r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_return_13_preg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.924     0.924    bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_clk
    SLICE_X94Y86         FDRE                                         r  bd_0_i/hls_inst/inst/Block_for_end72_proc_U0/ap_return_13_preg_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_73
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_63
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_62
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_61
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_60
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_59
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_58
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_57
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_56
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/tmp_product__0_n_55
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32427, unset)        0.973     0.973    bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_32s_32s_52_2_1_U159/buff0_reg__0/CLK





