-- VHDL for IBM SMS ALD page 16.12.01.1
-- Title: B CH INPUT TRANSLATOR FOR ADD-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/28/2020 7:31:11 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_12_01_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_TRUE_ADD_B:	 in STD_LOGIC;
		PB_B_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_COMP_ADD_B:	 in STD_LOGIC;
		PB_B_CH_1_BIT:	 in STD_LOGIC;
		MS_B_CH_INSERT_PLUS_ZERO:	 in STD_LOGIC;
		PB_TRUE_ADD_B:	 out STD_LOGIC;
		PB_COMP_ADD_B:	 out STD_LOGIC;
		MB_ADD_BB0:	 out STD_LOGIC;
		PB_B_CH_INSERT_PLUS_ZERO:	 out STD_LOGIC;
		MB_ADD_BB1:	 out STD_LOGIC);
end ALD_16_12_01_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC;

architecture behavioral of ALD_16_12_01_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC is 

	signal OUT_5A_P: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_2B_Q: STD_LOGIC;
	signal OUT_1B_A: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4D_K: STD_LOGIC;
	signal OUT_4E_M: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_5A_P <= NOT MS_TRUE_ADD_B;
	OUT_4B_B <= NOT(OUT_5A_P AND PB_B_CH_NOT_1_BIT );
	OUT_2B_Q <= NOT PS_COMP_ADD_B;
	OUT_1B_A <= NOT OUT_2B_Q;
	OUT_4C_C <= NOT(OUT_1B_A AND PB_B_CH_1_BIT );
	OUT_4D_K <= NOT OUT_4E_M;
	OUT_4E_M <= NOT MS_B_CH_INSERT_PLUS_ZERO;
	OUT_4F_D <= NOT(OUT_5A_P AND PB_B_CH_1_BIT );
	OUT_4G_D <= NOT(OUT_1B_A AND PB_B_CH_NOT_1_BIT );
	OUT_DOT_4B <= OUT_4B_B AND OUT_4C_C AND OUT_4D_K;
	OUT_DOT_1F <= OUT_4F_D AND OUT_4G_D;

	PB_TRUE_ADD_B <= OUT_5A_P;
	PB_COMP_ADD_B <= OUT_1B_A;
	PB_B_CH_INSERT_PLUS_ZERO <= OUT_4E_M;
	MB_ADD_BB0 <= OUT_DOT_4B;
	MB_ADD_BB1 <= OUT_DOT_1F;


end;
