
---------- Begin Simulation Statistics ----------
simSeconds                                   3.194858                       # Number of seconds simulated (Second)
simTicks                                 3194858395000                       # Number of ticks simulated (Tick)
finalTick                                3194858395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4571.10                       # Real time elapsed on the host (Second)
hostTickRate                                698925275                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405224944                       # Number of bytes of host memory used (Byte)
simInsts                                   1272113711                       # Number of instructions simulated (Count)
simOps                                     1272113711                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   278295                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     278295                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3194858395                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.511457                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.398175                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          390      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          3413      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3247      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           70      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     70018822     95.88%     95.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3002846      4.11%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           78      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       73028866                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          667     11.75%     11.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          541      9.53%     21.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           28      0.49%     21.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3695     65.10%     86.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          737     12.98%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            5      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          5676                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          386     13.04%     13.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%     13.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          229      7.74%     20.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.95%     21.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2118     71.58%     93.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          172      5.81%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           26      0.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         2959                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          386      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2746      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2705      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     70015126     95.88%     95.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002107      4.11%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     73023185                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          386     13.04%     13.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%     13.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          229      7.74%     20.78% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.95%     21.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2118     71.58%     93.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          172      5.81%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           26      0.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2959                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1498     99.93%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            1      0.07%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1499                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          386     26.44%     26.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%     26.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          229     15.68%     42.12% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.92%     44.04% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          620     42.47%     86.51% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          172     11.78%     98.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.71%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1460                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        14063      0.02%      0.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     73011342     99.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         3413      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           48      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     73028866                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2065     80.26%     80.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          506     19.67%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2573                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          70019212                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     70008026                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              2959                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            755                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             73028866                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2013                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                73015946                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999823                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1021                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             148                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              100                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          390      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         3413      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3247      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           70      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     70018822     95.88%     95.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3002846      4.11%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           78      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     73028866                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          390      3.02%      3.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         3413     26.42%     29.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          589      4.56%     33.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           70      0.54%     34.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7743     59.93%     94.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          637      4.93%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           78      0.60%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         12920                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          229     11.38%     11.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1612     80.08%     91.46% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          172      8.54%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2013                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          229     11.38%     11.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1612     80.08%     91.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          172      8.54%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2013                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          148                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           48                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          100                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          202                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3984                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3982                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1236                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2746                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2746                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1272113711                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1272113711                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.511457                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.398175                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          597      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    783076249     61.56%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          546      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           80      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30000736      2.36%     63.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000369      0.24%     64.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3000921      0.24%     64.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000400      1.57%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          430      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197017922     15.49%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     92013075      7.23%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98001776      7.70%     96.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000549      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1272113711                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      227971555                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         227971555                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     227971555                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        227971555                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    119000426                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       119000426                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    119000426                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      119000426                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2660584026000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2660584026000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2660584026000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2660584026000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    346971981                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     346971981                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    346971981                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    346971981                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.342968                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.342968                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.342968                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.342968                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 22357.768921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 22357.768921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 22357.768921                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 22357.768921                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     49999730                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          49999730                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6000115                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6000115                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6000115                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6000115                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2421439191000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2421439191000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2421439191000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2421439191000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.325676                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.325676                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.325676                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.325676                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 21428.606431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 21428.606431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 21428.606431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 21428.606431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              112999287                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    144958205                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       144958205                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1390156204000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1390156204000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    208958358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    208958358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.306282                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.306282                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 21721.138760                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 21721.138760                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1326155903000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1326155903000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.306282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.306282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20721.137095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20721.137095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     83013350                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       83013350                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     55000273                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     55000273                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1270427822000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1270427822000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    138013623                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    138013623                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.398513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.398513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 23098.573020                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 23098.573020                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6000113                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6000113                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1095283288000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1095283288000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 22352.647175                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 22352.647175                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.992329                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            340971866                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          113000311                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.017442                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              787000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.992329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          503                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          510                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        11216103703                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       11216103703                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         7744                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           780095125                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56003403                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295024943                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions         138016224                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      238340281                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         238340281                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     238340281                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        238340281                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          441                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             441                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          441                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            441                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     28485000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     28485000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     28485000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     28485000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    238340722                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     238340722                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    238340722                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    238340722                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64591.836735                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64591.836735                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64591.836735                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64591.836735                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          441                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          441                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          441                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          441                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     28044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     28044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     28044000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     28044000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 63591.836735                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 63591.836735                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 63591.836735                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 63591.836735                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     15                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    238340281                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       238340281                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          441                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           441                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     28485000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     28485000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    238340722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    238340722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64591.836735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64591.836735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          441                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          441                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     28044000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     28044000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 63591.836735                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 63591.836735                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           337.667591                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            238340722                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                441                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           540455.151927                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              138000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   337.667591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.659507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.659507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          426                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          380                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.832031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1906726217                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1906726217                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1272113711                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1272113711                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   387                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             64000592                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty      149994598                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          202985721                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq           118585932                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              441                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        64000151                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          897                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    338999909                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                339000806                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        28224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port  10432002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total               10432030848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                         358566949                       # Total snoops (Count)
system.l2bus.snoopTraffic                  6399671552                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           471567701                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000001                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.000936                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 471567288    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       413      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             471567701                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         325999514000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1323000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        339000933000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       226000054                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    112999304                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               407                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               222                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data         102686264                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total            102686486                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              222                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data        102686264                       # number of overall hits (Count)
system.l2cache.overallHits::total           102686486                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             219                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data        10314047                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total           10314266                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            219                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data       10314047                       # number of overall misses (Count)
system.l2cache.overallMisses::total          10314266                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     24502000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 1239264684000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  1239289186000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     24502000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 1239264684000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 1239289186000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           441                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data     113000311                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        113000752                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          441                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data    113000311                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       113000752                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.496599                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.091275                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.091276                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.496599                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.091275                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.091276                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 111881.278539                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 120153.096452                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 120152.920819                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 111881.278539                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 120153.096452                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 120152.920819                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks        49998458                       # number of writebacks (Count)
system.l2cache.writebacks::total             49998458                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst           101                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data       3438683                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total          3438784                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst          101                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data      3438683                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total         3438784                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          118                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      6875364                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        6875482                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          118                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      6875364                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher    106125490                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total     113000972                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     15539000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 979790240000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 979805779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     15539000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 979790240000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 14133630565757                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 15113436344757                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.267574                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.060844                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.060845                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.267574                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.060844                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.000002                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 131686.440678                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 142507.398881                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 142507.213167                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 131686.440678                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 142507.398881                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 133178.471692                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 133746.073837                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                 112996872                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            6                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher    106125490                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total    106125490                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 14133630565757                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 14133630565757                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 133178.471692                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 133178.471692                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          222                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           222                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          219                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          219                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     24502000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     24502000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          441                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          441                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.496599                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.496599                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 111881.278539                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 111881.278539                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst          101                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total          101                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          118                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          118                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     15539000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     15539000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.267574                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.267574                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 131686.440678                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 131686.440678                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data      43732193                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total         43732193                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      5267967                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        5267967                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 586867541000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 586867541000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.107509                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.107509                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 111403.040490                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 111403.040490                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data      2392800                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total      2392800                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data      2875167                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      2875167                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 410348727000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 410348727000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.058677                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.058677                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 142721.701731                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 142721.701731                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data     58954071                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     58954071                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      5046080                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      5046080                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data 652397143000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 652397143000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.078845                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.078845                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 129287.911210                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 129287.911210                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data      1045883                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total      1045883                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      4000197                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      4000197                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 569441513000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 569441513000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.062503                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.062503                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 142353.367347                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 142353.367347                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     49999730                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     49999730                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     49999730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     49999730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      6875482                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued          496250489                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                161                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful          102686482                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.206925                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.937246                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache      223242019                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR       166882980                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate            390124999                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified      496250489                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage         51562076                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage     50379462                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.883935                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               328686745                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs             113000968                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.908707                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 135000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.000026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    41.243101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   207.737444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  3846.903365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.010069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.050717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.939185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3797                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          299                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              19                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1            1281                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             604                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::4            1893                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              13                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             116                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              39                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             131                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.927002                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.072998                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            1921001368                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           1921001368                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp            110125800                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       99994868                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict          139985955                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq             2875167                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp            2875167                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq       110125800                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port      4499464                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port    164999820                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port      4499476                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port    164999851                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::total    338998611                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port    191955200                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port   5024026048                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port    191955648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port   5024026304                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::total  10431963200                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                         126984146                       # Total snoops (Count)
system.l3bus.snoopTraffic                  3199770240                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples           352981791                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.359747                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.479926                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                 225997645     64.03%     64.03% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                 126984146     35.97%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total             352981791                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           5890777543                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer1.occupancy         174935883042                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer1.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.reqLayer2.occupancy           5802530750                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer3.occupancy         179276230775                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer3.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy        226001934000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l3cache0.demandMisses::cpu.inst             30                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::cpu.data          93768                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::l2cache.prefetcher      1406365                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::total           1500163                       # number of demand (read+write) misses (Count)
system.l3cache0.overallMisses::cpu.inst            30                       # number of overall misses (Count)
system.l3cache0.overallMisses::cpu.data         93768                       # number of overall misses (Count)
system.l3cache0.overallMisses::l2cache.prefetcher      1406365                       # number of overall misses (Count)
system.l3cache0.overallMisses::total          1500163                       # number of overall misses (Count)
system.l3cache0.demandMissLatency::cpu.inst      3687000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::cpu.data  11493887000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::l2cache.prefetcher 185233351544                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::total 196730925544                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.inst      3687000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.data  11493887000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::l2cache.prefetcher 185233351544                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::total 196730925544                       # number of overall miss ticks (Tick)
system.l3cache0.demandAccesses::cpu.inst           30                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::cpu.data        93768                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::l2cache.prefetcher      1406365                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::total         1500163                       # number of demand (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.inst           30                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.data        93768                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::l2cache.prefetcher      1406365                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::total        1500163                       # number of overall (read+write) accesses (Count)
system.l3cache0.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache0.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache0.demandAvgMissLatency::cpu.inst       122900                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::cpu.data 122577.926371                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::l2cache.prefetcher 131710.723421                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::total 131139.699849                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.inst       122900                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.data 122577.926371                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::l2cache.prefetcher 131710.723421                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::total 131139.699849                       # average overall miss latency ((Tick/Count))
system.l3cache0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.writebacks::writebacks        1498113                       # number of writebacks (Count)
system.l3cache0.writebacks::total             1498113                       # number of writebacks (Count)
system.l3cache0.demandMshrMisses::cpu.inst           30                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::cpu.data        93768                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::l2cache.prefetcher      1406365                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::total       1500163                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.inst           30                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.data        93768                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::l2cache.prefetcher      1406365                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::total      1500163                       # number of overall MSHR misses (Count)
system.l3cache0.demandMshrMissLatency::cpu.inst      3087000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::cpu.data   9618527000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::l2cache.prefetcher 157106051544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::total 166727665544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.inst      3087000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.data   9618527000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::l2cache.prefetcher 157106051544                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::total 166727665544                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.demandAvgMshrMissLatency::cpu.inst       102900                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::cpu.data 102577.926371                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::l2cache.prefetcher 111710.723421                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::total 111139.699849                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.inst       102900                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.data 102577.926371                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::l2cache.prefetcher 111710.723421                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::total 111139.699849                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.replacements                  2996229                       # number of replacements (Count)
system.l3cache0.ReadExReq.misses::cpu.data        93760                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.misses::total         93760                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.missLatency::cpu.data  11492452000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.missLatency::total  11492452000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.accesses::cpu.data        93760                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.accesses::total        93760                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMissLatency::cpu.data 122573.080205                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMissLatency::total 122573.080205                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.mshrMisses::cpu.data        93760                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMisses::total        93760                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMissLatency::cpu.data   9617252000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissLatency::total   9617252000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMshrMissLatency::cpu.data 102573.080205                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMshrMissLatency::total 102573.080205                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.misses::cpu.inst           30                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::cpu.data            8                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::l2cache.prefetcher      1406365                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::total      1406403                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.missLatency::cpu.inst      3687000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::cpu.data      1435000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::l2cache.prefetcher 185233351544                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::total 185238473544                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.accesses::cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::cpu.data            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::l2cache.prefetcher      1406365                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::total      1406403                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.inst       122900                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.data       179375                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::l2cache.prefetcher 131710.723421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::total 131710.806607                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.mshrMisses::cpu.inst           30                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::cpu.data            8                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::l2cache.prefetcher      1406365                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::total      1406403                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.inst      3087000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.data      1275000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 157106051544                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::total 157110413544                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.inst       102900                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.data       159375                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 111710.723421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::total 111710.806607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.WritebackDirty.hits::writebacks      1499137                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.hits::total      1499137                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.accesses::writebacks      1499137                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.WritebackDirty.accesses::total      1499137                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache0.tags.tagsInUse            2047.884667                       # Average ticks per tags in use ((Tick/Count))
system.l3cache0.tags.totalRefs                2999301                       # Total number of references to valid blocks. (Count)
system.l3cache0.tags.sampledRefs              2998277                       # Sample count of references to valid blocks. (Count)
system.l3cache0.tags.avgRefs                 1.000342                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache0.tags.warmupTick                613000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache0.tags.occupancies::writebacks  1023.855821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.inst    22.943219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.data    73.171047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::l2cache.prefetcher   927.914579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.avgOccs::writebacks     0.124982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.inst       0.002801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.data       0.008932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::l2cache.prefetcher     0.113271                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.occupanciesTaskId::1022         1881                       # Occupied blocks per task id (Count)
system.l3cache0.tags.occupanciesTaskId::1024          167                       # Occupied blocks per task id (Count)
system.l3cache0.tags.ageTaskId_1022::0             13                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::1              6                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::4           1862                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::0              1                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::1              6                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::4            160                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ratioOccsTaskId::1022     0.229614                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.ratioOccsTaskId::1024     0.020386                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.tagAccesses             50987093                       # Number of tag accesses (Count)
system.l3cache0.tags.dataAccesses            50987093                       # Number of data accesses (Count)
system.l3cache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.demandMisses::cpu.inst             31                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::cpu.data        3437676                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::l2cache.prefetcher     51562607                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::total          55000314                       # number of demand (read+write) misses (Count)
system.l3cache1.overallMisses::cpu.inst            31                       # number of overall misses (Count)
system.l3cache1.overallMisses::cpu.data       3437676                       # number of overall misses (Count)
system.l3cache1.overallMisses::l2cache.prefetcher     51562607                       # number of overall misses (Count)
system.l3cache1.overallMisses::total         55000314                       # number of overall misses (Count)
system.l3cache1.demandMissLatency::cpu.inst      4005000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::cpu.data 434395940000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::l2cache.prefetcher 6789879493778                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::total 7224279438778                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.inst      4005000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.data 434395940000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::l2cache.prefetcher 6789879493778                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::total 7224279438778                       # number of overall miss ticks (Tick)
system.l3cache1.demandAccesses::cpu.inst           31                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::cpu.data      3437676                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::l2cache.prefetcher     51562607                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::total        55000314                       # number of demand (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.inst           31                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.data      3437676                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::l2cache.prefetcher     51562607                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::total       55000314                       # number of overall (read+write) accesses (Count)
system.l3cache1.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache1.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache1.demandAvgMissLatency::cpu.inst 129193.548387                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::cpu.data 126363.258201                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::l2cache.prefetcher 131682.238134                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::total 131349.785363                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.inst 129193.548387                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.data 126363.258201                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::l2cache.prefetcher 131682.238134                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::total 131349.785363                       # average overall miss latency ((Tick/Count))
system.l3cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.writebacks::writebacks       23500093                       # number of writebacks (Count)
system.l3cache1.writebacks::total            23500093                       # number of writebacks (Count)
system.l3cache1.demandMshrMisses::cpu.inst           31                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::cpu.data      3437676                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::l2cache.prefetcher     51562607                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::total      55000314                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.inst           31                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.data      3437676                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::l2cache.prefetcher     51562607                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::total     55000314                       # number of overall MSHR misses (Count)
system.l3cache1.demandMshrMissLatency::cpu.inst      3385000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::cpu.data 365642420000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::l2cache.prefetcher 5758627353778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::total 6124273158778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.inst      3385000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.data 365642420000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::l2cache.prefetcher 5758627353778                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::total 6124273158778                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.demandAvgMshrMissLatency::cpu.inst 109193.548387                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::cpu.data 106363.258201                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::l2cache.prefetcher 111682.238134                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::total 111349.785363                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.inst 109193.548387                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.data 106363.258201                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::l2cache.prefetcher 111682.238134                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::total 111349.785363                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.replacements                 60495826                       # number of replacements (Count)
system.l3cache1.CleanEvict.mshrMisses::writebacks      5500119                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMisses::total      5500119                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.ReadExReq.misses::cpu.data      1437606                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.misses::total       1437606                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.missLatency::cpu.data 184149833000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.missLatency::total 184149833000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.accesses::cpu.data      1437606                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.accesses::total      1437606                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMissLatency::cpu.data 128094.786054                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMissLatency::total 128094.786054                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.mshrMisses::cpu.data      1437606                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMisses::total      1437606                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMissLatency::cpu.data 155397713000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissLatency::total 155397713000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMshrMissLatency::cpu.data 108094.786054                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMshrMissLatency::total 108094.786054                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.misses::cpu.inst           31                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::cpu.data      2000070                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::l2cache.prefetcher     51562607                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::total     53562708                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.missLatency::cpu.inst      4005000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::cpu.data 250246107000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::l2cache.prefetcher 6789879493778                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::total 7040129605778                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.accesses::cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::cpu.data      2000070                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::l2cache.prefetcher     51562607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::total     53562708                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.inst 129193.548387                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.data 125118.674346                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::l2cache.prefetcher 131682.238134                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::total 131437.148506                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.mshrMisses::cpu.inst           31                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::cpu.data      2000070                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::l2cache.prefetcher     51562607                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::total     53562708                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.inst      3385000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.data 210244707000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 5758627353778                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::total 5968875445778                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.inst 109193.548387                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.data 105118.674346                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 111682.238134                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::total 111437.148506                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.WritebackDirty.hits::writebacks     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.hits::total     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.accesses::writebacks     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.WritebackDirty.accesses::total     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.tags.tagsInUse            2047.884748                       # Average ticks per tags in use ((Tick/Count))
system.l3cache1.tags.totalRefs              104499387                       # Total number of references to valid blocks. (Count)
system.l3cache1.tags.sampledRefs             60497874                       # Sample count of references to valid blocks. (Count)
system.l3cache1.tags.avgRefs                 1.727323                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache1.tags.warmupTick                114000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache1.tags.occupancies::writebacks   159.775158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.inst     0.001060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.data   118.015978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::l2cache.prefetcher  1770.092552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.avgOccs::writebacks     0.019504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.data       0.014406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::l2cache.prefetcher     0.216076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.occupanciesTaskId::1022         1907                       # Occupied blocks per task id (Count)
system.l3cache1.tags.occupanciesTaskId::1024          141                       # Occupied blocks per task id (Count)
system.l3cache1.tags.ageTaskId_1022::0              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::1            637                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::2           1267                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::0              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::1             53                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::2             83                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ratioOccsTaskId::1022     0.232788                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.ratioOccsTaskId::1024     0.017212                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.tagAccesses           1820489970                       # Number of tag accesses (Count)
system.l3cache1.tags.dataAccesses          1820489970                       # Number of data accesses (Count)
system.l3cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.demandMisses::cpu.inst             25                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::cpu.data             14                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::l2cache.prefetcher      1500128                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::total           1500167                       # number of demand (read+write) misses (Count)
system.l3cache2.overallMisses::cpu.inst            25                       # number of overall misses (Count)
system.l3cache2.overallMisses::cpu.data            14                       # number of overall misses (Count)
system.l3cache2.overallMisses::l2cache.prefetcher      1500128                       # number of overall misses (Count)
system.l3cache2.overallMisses::total          1500167                       # number of overall misses (Count)
system.l3cache2.demandMissLatency::cpu.inst      3240000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::cpu.data      2076000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::l2cache.prefetcher 208913587750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::total 208918903750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.inst      3240000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.data      2076000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::l2cache.prefetcher 208913587750                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::total 208918903750                       # number of overall miss ticks (Tick)
system.l3cache2.demandAccesses::cpu.inst           25                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::cpu.data           14                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::l2cache.prefetcher      1500128                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::total         1500167                       # number of demand (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.inst           25                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.data           14                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::l2cache.prefetcher      1500128                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::total        1500167                       # number of overall (read+write) accesses (Count)
system.l3cache2.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache2.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache2.demandAvgMissLatency::cpu.inst       129600                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::cpu.data 148285.714286                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::l2cache.prefetcher 139263.841319                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::total 139263.764468                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.inst       129600                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.data 148285.714286                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::l2cache.prefetcher 139263.841319                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::total 139263.764468                       # average overall miss latency ((Tick/Count))
system.l3cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.writebacks::writebacks        1498116                       # number of writebacks (Count)
system.l3cache2.writebacks::total             1498116                       # number of writebacks (Count)
system.l3cache2.demandMshrMisses::cpu.inst           25                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::cpu.data           14                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::l2cache.prefetcher      1500128                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::total       1500167                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.inst           25                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.data           14                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::l2cache.prefetcher      1500128                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::total      1500167                       # number of overall MSHR misses (Count)
system.l3cache2.demandMshrMissLatency::cpu.inst      2740000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::cpu.data      1796000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::l2cache.prefetcher 178911027750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::total 178915563750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.inst      2740000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.data      1796000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::l2cache.prefetcher 178911027750                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::total 178915563750                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.demandAvgMshrMissLatency::cpu.inst       109600                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::cpu.data 128285.714286                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::l2cache.prefetcher 119263.841319                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::total 119263.764468                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.inst       109600                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.data 128285.714286                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::l2cache.prefetcher 119263.841319                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::total 119263.764468                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.replacements                  2996236                       # number of replacements (Count)
system.l3cache2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.ReadExReq.misses::cpu.data            4                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.misses::total             4                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.missLatency::cpu.data       751000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.missLatency::total       751000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.accesses::cpu.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.accesses::total            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMissLatency::cpu.data       187750                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMissLatency::total       187750                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.mshrMisses::cpu.data            4                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMisses::total            4                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMissLatency::cpu.data       671000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissLatency::total       671000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMshrMissLatency::cpu.data       167750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMshrMissLatency::total       167750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.misses::cpu.inst           25                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::cpu.data           10                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::l2cache.prefetcher      1500128                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::total      1500163                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.missLatency::cpu.inst      3240000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::cpu.data      1325000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::l2cache.prefetcher 208913587750                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::total 208918152750                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.accesses::cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::cpu.data           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::l2cache.prefetcher      1500128                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::total      1500163                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.inst       129600                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.data       132500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::l2cache.prefetcher 139263.841319                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::total 139263.635185                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.mshrMisses::cpu.inst           25                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::cpu.data           10                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::l2cache.prefetcher      1500128                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::total      1500163                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.inst      2740000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.data      1125000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 178911027750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::total 178914892750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.inst       109600                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.data       112500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 119263.841319                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::total 119263.635185                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.WritebackDirty.hits::writebacks      1499140                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.hits::total      1499140                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.accesses::writebacks      1499140                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.WritebackDirty.accesses::total      1499140                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.tags.tagsInUse            2047.884727                       # Average ticks per tags in use ((Tick/Count))
system.l3cache2.tags.totalRefs                2999308                       # Total number of references to valid blocks. (Count)
system.l3cache2.tags.sampledRefs              2998284                       # Sample count of references to valid blocks. (Count)
system.l3cache2.tags.avgRefs                 1.000342                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache2.tags.warmupTick                240000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache2.tags.occupancies::writebacks  1023.855795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.inst    18.298437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.data    11.884184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::l2cache.prefetcher   993.846312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.avgOccs::writebacks     0.124982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.inst       0.002234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.data       0.001451                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::l2cache.prefetcher     0.121319                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.occupanciesTaskId::1022         2011                       # Occupied blocks per task id (Count)
system.l3cache2.tags.occupanciesTaskId::1024           37                       # Occupied blocks per task id (Count)
system.l3cache2.tags.ageTaskId_1022::0              9                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::1              9                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::4           1993                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::0              1                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::1              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::4             33                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ratioOccsTaskId::1022     0.245483                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.ratioOccsTaskId::1024     0.004517                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.tagAccesses             50987228                       # Number of tag accesses (Count)
system.l3cache2.tags.dataAccesses            50987228                       # Number of data accesses (Count)
system.l3cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.demandMisses::cpu.inst             32                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::cpu.data        3343906                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::l2cache.prefetcher     51656385                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::total          55000323                       # number of demand (read+write) misses (Count)
system.l3cache3.overallMisses::cpu.inst            32                       # number of overall misses (Count)
system.l3cache3.overallMisses::cpu.data       3343906                       # number of overall misses (Count)
system.l3cache3.overallMisses::l2cache.prefetcher     51656385                       # number of overall misses (Count)
system.l3cache3.overallMisses::total         55000323                       # number of overall misses (Count)
system.l3cache3.demandMissLatency::cpu.inst      3781000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::cpu.data 485770768447                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::l2cache.prefetcher 6826816718429                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::total 7312591267876                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.inst      3781000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.data 485770768447                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::l2cache.prefetcher 6826816718429                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::total 7312591267876                       # number of overall miss ticks (Tick)
system.l3cache3.demandAccesses::cpu.inst           32                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::cpu.data      3343906                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::l2cache.prefetcher     51656385                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::total        55000323                       # number of demand (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.inst           32                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.data      3343906                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::l2cache.prefetcher     51656385                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::total       55000323                       # number of overall (read+write) accesses (Count)
system.l3cache3.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache3.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache3.demandAvgMissLatency::cpu.inst 118156.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::cpu.data 145270.461684                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::l2cache.prefetcher 132158.235975                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::total 132955.424060                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.inst 118156.250000                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.data 145270.461684                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::l2cache.prefetcher 132158.235975                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::total 132955.424060                       # average overall miss latency ((Tick/Count))
system.l3cache3.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache3.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.writebacks::writebacks       23500088                       # number of writebacks (Count)
system.l3cache3.writebacks::total            23500088                       # number of writebacks (Count)
system.l3cache3.demandMshrMisses::cpu.inst           32                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::cpu.data      3343906                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::l2cache.prefetcher     51656385                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::total      55000323                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.inst           32                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.data      3343906                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::l2cache.prefetcher     51656385                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::total     55000323                       # number of overall MSHR misses (Count)
system.l3cache3.demandMshrMissLatency::cpu.inst      3141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::cpu.data 418892648447                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::l2cache.prefetcher 5793689018429                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::total 6212584807876                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.inst      3141000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.data 418892648447                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::l2cache.prefetcher 5793689018429                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::total 6212584807876                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.demandAvgMshrMissLatency::cpu.inst 98156.250000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::cpu.data 125270.461684                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::l2cache.prefetcher 112158.235975                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::total 112955.424060                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.inst 98156.250000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.data 125270.461684                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::l2cache.prefetcher 112158.235975                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::total 112955.424060                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.replacements                 60495855                       # number of replacements (Count)
system.l3cache3.CleanEvict.mshrMisses::writebacks      5500119                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMisses::total      5500119                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.ReadExReq.misses::cpu.data      1343797                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.misses::total       1343797                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.missLatency::cpu.data 194579518447                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.missLatency::total 194579518447                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.accesses::cpu.data      1343797                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.accesses::total      1343797                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMissLatency::cpu.data 144798.297992                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMissLatency::total 144798.297992                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.mshrMisses::cpu.data      1343797                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMisses::total      1343797                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMissLatency::cpu.data 167703578447                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissLatency::total 167703578447                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMshrMissLatency::cpu.data 124798.297992                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMshrMissLatency::total 124798.297992                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.misses::cpu.inst           32                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::cpu.data      2000109                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::l2cache.prefetcher     51656385                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::total     53656526                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.missLatency::cpu.inst      3781000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::cpu.data 291191250000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::l2cache.prefetcher 6826816718429                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::total 7118011749429                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.accesses::cpu.inst           32                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::cpu.data      2000109                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::l2cache.prefetcher     51656385                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::total     53656526                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.inst 118156.250000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.data 145587.690471                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::l2cache.prefetcher 132158.235975                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::total 132658.826056                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.mshrMisses::cpu.inst           32                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::cpu.data      2000109                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::l2cache.prefetcher     51656385                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::total     53656526                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.inst      3141000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.data 251189070000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 5793689018429                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::total 6044881229429                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.inst 98156.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.data 125587.690471                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 112158.235975                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::total 112658.826056                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.WritebackDirty.hits::writebacks     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.hits::total     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.accesses::writebacks     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.WritebackDirty.accesses::total     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.tags.tagsInUse            2047.884700                       # Average ticks per tags in use ((Tick/Count))
system.l3cache3.tags.totalRefs              104499409                       # Total number of references to valid blocks. (Count)
system.l3cache3.tags.sampledRefs             60497903                       # Sample count of references to valid blocks. (Count)
system.l3cache3.tags.avgRefs                 1.727323                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache3.tags.warmupTick                235000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache3.tags.occupancies::writebacks   159.781286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.inst     0.000881                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.data   112.695975                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::l2cache.prefetcher  1775.406557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.avgOccs::writebacks     0.019505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.data       0.013757                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::l2cache.prefetcher     0.216724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.occupanciesTaskId::1022         1902                       # Occupied blocks per task id (Count)
system.l3cache3.tags.occupanciesTaskId::1024          146                       # Occupied blocks per task id (Count)
system.l3cache3.tags.ageTaskId_1022::0              6                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::1            638                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::2           1258                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::0              6                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::1             56                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::2             84                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ratioOccsTaskId::1022     0.232178                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.ratioOccsTaskId::1024     0.017822                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.tagAccesses           1820490351                       # Number of tag accesses (Count)
system.l3cache3.tags.dataAccesses          1820490351                       # Number of data accesses (Count)
system.l3cache3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples  49996410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       118.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   6875361.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples 106125461.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.357735294500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds       3088174                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds       3088174                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            250236934                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState            47195647                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    113000967                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    49996410                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  113000967                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  49996410                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.81                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6              113000967                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6              49996410                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 41762507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 35349597                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  7352069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  8216295                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  7657971                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                  6139501                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                  3816934                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                  1293006                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   447320                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   239973                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  206529                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                  164347                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                  107617                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   97722                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                   87774                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                   49737                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                   12041                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   87248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  108543                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  811791                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                 2544317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                 2797018                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                 3375658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                 3242864                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                 3385179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                 3620193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                 3514275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                 3292399                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                 3489656                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                 3323359                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                 3192398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                 3370823                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                 3140528                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                 3498981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                 3145969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                   22147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                   10327                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    9410                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    5434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    4412                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    1876                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     804                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     391                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     390                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples      3088174                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       36.591506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      31.207312                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1704.761908                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-131071      3088173    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2.88358e+06-3.01466e+06            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total        3088174                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples      3088174                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.189630                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.166479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.960531                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16           2929888     94.87%     94.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             22363      0.72%     95.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             36448      1.18%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             27614      0.89%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             21185      0.69%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21             18658      0.60%     98.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22             16139      0.52%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23              7335      0.24%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              3167      0.10%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25              2236      0.07%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26               896      0.03%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27               858      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28               992      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30               388      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total        3088174                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               7232061888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys            3199770240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2263656473.57588148                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1001537421.81740737                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3194857866000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       19600.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         7552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    440023104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher   6792029504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks   3199769152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2363.798036188080                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 137728515.507492482662                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 2125925053.401310682297                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1001537081.270232677460                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          118                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      6875364                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher    106125485                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks     49996410                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4033749                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 309578993493                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 4233411449576                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 81065093782664                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34184.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     45027.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     39890.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1621418.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         7552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    440023296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher   6792031040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      7232061888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         7552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         7552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks   3199770240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total   3199770240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           118                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       6875364                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher    106125485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        113000967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks     49996410                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        49996410                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            2364                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       137728576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher   2125925534                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2263656474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         2364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1001537422                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1001537422                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1001537422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           2364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      137728576                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher   2125925534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        3265193895                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             113000940                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts             49996393                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       7063558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       7062179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       7060897                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       7060694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       7060628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       7060670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       7061875                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       7062851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       7063197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       7063491                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      7063488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      7063488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      7063488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      7063488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      7063487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      7063461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0       3125248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1       3124507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2       3123958                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3       3123819                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4       3123827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5       3123815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6       3124331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7       3124678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       3125025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9       3125335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10      3125317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11      3125312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12      3125317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13      3125314                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14      3125312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15      3125278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             2424226851818                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           565004700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        4542994476818                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21453.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40203.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            104431597                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits            46041690                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     12524038                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   832.944386                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   726.630197                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   299.434263                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       431789      3.45%      3.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       418738      3.34%      6.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       499203      3.99%     10.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       726444      5.80%     16.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       981305      7.84%     24.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       555866      4.44%     28.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       354721      2.83%     31.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       578820      4.62%     36.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      7977152     63.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     12524038                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         7232060160                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten      3199769152                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2263.655933                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1001.537081                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    25.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                17.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.82                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      44720947320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      23769732030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    403362533280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   130469635260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 252199084800.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1285103878560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 144632883840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2284258695090                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    714.979637                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 354163361610                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 106683200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2734011833390                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      44700741120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      23758992180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    403464178320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   130511536200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 252199084800.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1284034325430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 145533560160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2284202418210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    714.962022                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 356448337335                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 106683200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2731726857665                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp           110125800                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      49996410                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          62996171                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2875167                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2875167                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      110125800                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache0.mem_side_port::system.mem_ctrl.port      4498440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache1.mem_side_port::system.mem_ctrl.port    164998796                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache2.mem_side_port::system.mem_ctrl.port      4498452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache3.mem_side_port::system.mem_ctrl.port    164998827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               338994515                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache0.mem_side_port::system.mem_ctrl.port    191889664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache1.mem_side_port::system.mem_ctrl.port   5024026048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache2.mem_side_port::system.mem_ctrl.port    191890112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache3.mem_side_port::system.mem_ctrl.port   5024026304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              10431832128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          113000967                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                113000967    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            113000967                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3194858395000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        426296457940                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         7922333597                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       291312404808                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         7855140427                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       290933957159                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      225993548                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    112992585                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                      1188978416                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      2005879979                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
