# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
source testbench.tcl
clean
# Creating work library
# 
compile_v
# wrong # args: should be "compile_v sourcefile"
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:19 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:Users" mcphillGitRepossv-verification-libs/ovl-2.4 -y C:/Users mcphillGitRepossv-verification-libs/ovl-2.4 "+incdir+C:Users" mcphillGitRepossv-verification-libs/ovm-2.1.2/src -y C:/Users mcphillGitRepossv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# ** Error: (vlog-7) Failed to open design unit file "mcphillGitRepossv-verification-libs/ovl-2.4" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:03:19 on May 05,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
source testbench.tcl
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:29 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:Users" mcphillGitRepossv-verification-libs/ovl-2.4 -y C:/Users mcphillGitRepossv-verification-libs/ovl-2.4 "+incdir+C:Users" mcphillGitRepossv-verification-libs/ovm-2.1.2/src -y C:/Users mcphillGitRepossv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# ** Error: (vlog-7) Failed to open design unit file "mcphillGitRepossv-verification-libs/ovl-2.4" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:06:29 on May 05,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
echo $SV_VERIFICATION_LIBS
# C:Users	mcphillGitRepossv-verification-libs
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:08 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:Users" mcphillGitRepossv-verification-libs/ovl-2.4 -y C:/Users mcphillGitRepossv-verification-libs/ovl-2.4 "+incdir+C:Users" mcphillGitRepossv-verification-libs/ovm-2.1.2/src -y C:/Users mcphillGitRepossv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# ** Error: (vlog-7) Failed to open design unit file "mcphillGitRepossv-verification-libs/ovl-2.4" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:07:08 on May 05,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
source testbench.tcl
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:15 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# -- Compiling package ppfifo_testbench_classes_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:07:15 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:15 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_modules.sv 
# ** Warning: ../Source/fifo_testbench_modules.sv(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling package fifo_testbench_modules_sv_unit
# -- Importing package ovm_pkg
# -- Importing package ppfifo_testbench_classes_pkg
# -- Compiling package ovm_pkg
# -- Compiling module clock_generator
# -- Compiling module ppfifo_tb_driver
# -- Compiling module ppfifo_tb_responder
# -- Compiling module ppfifo_tb_predictor
# -- Compiling module ppfifo_tb_comparator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ppfifo_if
# 
# Top level modules:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_responder
# 	ppfifo_tb_predictor
# 	ppfifo_tb_comparator
# End time: 18:07:18 on May 05,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:18 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_tester.sv 
# -- Compiling package fifo_testbench_tester_sv_unit
# -- Importing package ppfifo_testbench_classes_pkg
# -- Importing package ovm_pkg
# -- Compiling interface ppfifo_if
# -- Compiling module ppfifo_testbench_top
# -- Compiling module ppfifo_testbench_generator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_predictor
# 	PushPullFIFO
# 	ppfifo_tb_responder
# 	ppfifo_tb_comparator
# 
# Top level modules:
# 	ppfifo_testbench_top
# End time: 18:07:18 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:18 on May 05,2017
# vlog -reportprogress 300 -work work -vlog01compat "+incdir+../Source" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src "+define+OVL_VERILOG" "+define+OVL_ASSERT_ON" "+define+ASSERTIONS_ON" ../Source/pushpullfifo.v 
# -- Compiling module PushPullFIFO
# 
# Top level modules:
# 	PushPullFIFO
# End time: 18:07:18 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
loadwave
startsim
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:10:55 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'ppfifo_testbench_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'ovm_pkg' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# Error loading design
# End time: 19:10:56 on May 05,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# No Design Loaded!
loadsim
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:11:04 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'ppfifo_testbench_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'ovm_pkg' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# Error loading design
# End time: 19:11:04 on May 05,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
startsim
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:11:31 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'ppfifo_testbench_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'ovm_pkg' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/dut File: ../Source/pushpullfifo.v
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# Error loading design
# End time: 19:11:32 on May 05,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# No Design Loaded!
runtests
# no files matched glob pattern "*.sv"
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:51 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# -- Compiling package ppfifo_testbench_classes_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:17:51 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:51 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_modules.sv 
# ** Warning: ../Source/fifo_testbench_modules.sv(1): (vlog-13233) Design unit "fifo_testbench_modules_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package fifo_testbench_modules_sv_unit
# -- Importing package ovm_pkg
# -- Importing package ppfifo_testbench_classes_pkg
# -- Compiling module clock_generator
# -- Compiling module ppfifo_tb_driver
# -- Compiling module ppfifo_tb_responder
# -- Compiling module ppfifo_tb_predictor
# -- Compiling module ppfifo_tb_comparator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ppfifo_if
# 
# Top level modules:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_responder
# 	ppfifo_tb_predictor
# 	ppfifo_tb_comparator
# End time: 19:17:52 on May 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:52 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_tester.sv 
# -- Compiling package fifo_testbench_tester_sv_unit
# -- Importing package ppfifo_testbench_classes_pkg
# -- Importing package ovm_pkg
# -- Compiling interface ppfifo_if
# -- Compiling module ppfifo_testbench_top
# -- Compiling module ppfifo_testbench_generator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_predictor
# 	PushPullFIFO
# 	ppfifo_tb_responder
# 	ppfifo_tb_comparator
# 
# Top level modules:
# 	ppfifo_testbench_top
# End time: 19:17:52 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:52 on May 05,2017
# vlog -reportprogress 300 -work work -vlog01compat "+incdir+../Source" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src "+define+OVL_VERILOG" "+define+OVL_ASSERT_ON" "+define+ASSERTIONS_ON" ../Source/pushpullfifo.v 
# -- Compiling module PushPullFIFO
# 
# Top level modules:
# 	PushPullFIFO
# End time: 19:17:52 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
loadsim
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:18:17 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock_generator' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ppfifo_testbench_top/clock_gen File: ../Source/fifo_testbench_modules.sv
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# Error loading design
# End time: 19:18:17 on May 05,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# -- Compiling package ppfifo_testbench_classes_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:18:42 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_modules.sv 
# -- Compiling package fifo_testbench_modules_sv_unit
# -- Importing package ovm_pkg
# -- Importing package ppfifo_testbench_classes_pkg
# -- Compiling module clock_generator
# -- Compiling module ppfifo_tb_driver
# -- Compiling module ppfifo_tb_responder
# -- Compiling module ppfifo_tb_predictor
# -- Compiling module ppfifo_tb_comparator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ppfifo_if
# 
# Top level modules:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_responder
# 	ppfifo_tb_predictor
# 	ppfifo_tb_comparator
# End time: 19:18:42 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on May 05,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_tester.sv 
# -- Compiling package fifo_testbench_tester_sv_unit
# -- Importing package ppfifo_testbench_classes_pkg
# -- Importing package ovm_pkg
# -- Compiling interface ppfifo_if
# -- Compiling module ppfifo_testbench_top
# -- Compiling module ppfifo_testbench_generator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_predictor
# 	PushPullFIFO
# 	ppfifo_tb_responder
# 	ppfifo_tb_comparator
# 
# Top level modules:
# 	ppfifo_testbench_top
# End time: 19:18:43 on May 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on May 05,2017
# vlog -reportprogress 300 -work work -vlog01compat "+incdir+../Source" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src "+define+OVL_VERILOG" "+define+OVL_ASSERT_ON" "+define+ASSERTIONS_ON" ../Source/pushpullfifo.v 
# -- Compiling module PushPullFIFO
# 
# Top level modules:
# 	PushPullFIFO
# End time: 19:18:43 on May 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
loadsim
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:18:46 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# ** Warning: Design size of 24581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
startsim
# End time: 19:19:24 on May 05,2017, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:19:24 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# ** Warning: Design size of 24581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tmcphillips  Hostname: ATHENA  ProcessID: 4720
#           Attempting to use alternate WLF file "./wlft7tdqae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7tdqae
# ----------------------------------------------------------------
# OVM-2.1.2
# (C) 2007-2011 Mentor Graphics Corporation
# (C) 2007-2011 Cadence Design Systems, Inc.
# ----------------------------------------------------------------
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] { op: clear_op   arg:  0   waits:   1   hold:   5}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  6 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  5 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  4 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  3 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  2 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  1 }
# OVM_INFO @ 15000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  6   waits:   2   hold:   5}
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 85000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] Actual: { value =  x }
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  5   waits:   2   hold:   4}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 175000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  4   waits:   2   hold:   3}
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] Actual: { value =  5 }
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 255000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  3   waits:   2   hold:   2}
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 325000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  2   waits:   2   hold:   1}
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] Actual: { value =  4 }
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 385000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  1   waits:   2   hold:   0}
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 435000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 455000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] Actual: { value =  3 }
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] Actual: { value =  2 }
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 725000: reporter [ppfifo_testbench_top.responder] Actual: { value =  1 }
# OVM_ERROR @ 725000: reporter [ppfifo_testbench_top.comparator.run] Actual and predicted sequence differ at element           0.  actual =           0  predicted =           6
# Predicted sequence:    x  5  4  3  2  1  
# Actual sequence:       6  5  4  3  2  1 
# 
# --- OVM Report Summary ---
# 
# Quit count :           1 of           5
# ** Report counts by severity
# OVM_INFO :   59
# OVM_WARNING :    0
# OVM_ERROR :    1
# OVM_FATAL :    0
# ** Report counts by id
# [ppfifo_testbench_top.comparator.run]     1
# [ppfifo_testbench_top.driver]    35
# [ppfifo_testbench_top.predictor]     6
# [ppfifo_testbench_top.responder]    18
# ** Note: $finish    : C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh(274)
#    Time: 5 us  Iteration: 0  Instance: /ppfifo_testbench_top
# Break in Function ovm_pkg/ovm_report_object::die at C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh line 274
runtests
# no files matched glob pattern "*.sv"
echo $tests_dir
# ../Source/fifo_tests
glob -directory ${tests_dir} *.sv
# no files matched glob pattern "*.sv"
glob -directory ${tests_dir}
# wrong # args: should be "glob ?switches? name ?name ...?"
dir ${tests_dir}
# Parameter format not correct - "Source".
ls ${tests_dir}
${tests_dir}
# invalid command name "../Source/fifo_tests"
ls ../Source
# 
# ../Source:
# bdb_tb_responder.sv  fifo_testbench_classes.sv      fifo_testbench_modules.sv      fifo_testbench_tester.sv  pushpullfifo.v      pushpullfifo_tb.v    
# constants.sv         fifo_testbench_classes.sv.bak  fifo_testbench_modules.sv.bak  macros.v                  pushpullfifo.v.bak                       
ls ../Source/*.sv
# ../Source/bdb_tb_responder.sv  ../Source/constants.sv  ../Source/fifo_testbench_classes.sv  ../Source/fifo_testbench_modules.sv  ../Source/fifo_testbench_tester.sv                        
endsim
# End time: 19:25:57 on May 05,2017, Elapsed time: 0:06:33
# Errors: 5, Warnings: 3
urnsim
# invalid command name "urnsim"
runsim
# No Design Loaded!
runsim
# No Design Loaded!
loadsim
# vsim -onfinish stop work.ppfifo_testbench_top 
# Start time: 19:26:35 on May 05,2017
# Loading sv_std.std
# Loading work.ovm_pkg
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# ** Warning: Design size of 24581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
runsim
# ----------------------------------------------------------------
# OVM-2.1.2
# (C) 2007-2011 Mentor Graphics Corporation
# (C) 2007-2011 Cadence Design Systems, Inc.
# ----------------------------------------------------------------
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] { op: clear_op   arg:  0   waits:   1   hold:   5}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  6 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  5 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  4 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  3 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  2 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  1 }
# OVM_INFO @ 15000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  6   waits:   2   hold:   5}
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 85000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] Actual: { value =  x }
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  5   waits:   2   hold:   4}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 175000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  4   waits:   2   hold:   3}
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] Actual: { value =  5 }
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 255000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  3   waits:   2   hold:   2}
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 325000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  2   waits:   2   hold:   1}
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] Actual: { value =  4 }
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 385000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  1   waits:   2   hold:   0}
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 435000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 455000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] Actual: { value =  3 }
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] Actual: { value =  2 }
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 725000: reporter [ppfifo_testbench_top.responder] Actual: { value =  1 }
# OVM_ERROR @ 725000: reporter [ppfifo_testbench_top.comparator.run] Actual and predicted sequence differ at element           0.  actual =           0  predicted =           6
# Predicted sequence:    x  5  4  3  2  1  
# Actual sequence:       6  5  4  3  2  1 
# 
# --- OVM Report Summary ---
# 
# Quit count :           1 of           5
# ** Report counts by severity
# OVM_INFO :   59
# OVM_WARNING :    0
# OVM_ERROR :    1
# OVM_FATAL :    0
# ** Report counts by id
# [ppfifo_testbench_top.comparator.run]     1
# [ppfifo_testbench_top.driver]    35
# [ppfifo_testbench_top.predictor]     6
# [ppfifo_testbench_top.responder]    18
# ** Note: $finish    : C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh(274)
#    Time: 5 us  Iteration: 0  Instance: /ppfifo_testbench_top
# Break in Function ovm_pkg/ovm_report_object::die at C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh line 274
# Error opening C:/Users/tmcphill/GitRepos/absflow-accelerators/FPGA/Projects/Hamming/ModelSim/verilog_src/std/std.sv
# Path name 'C:/Users/tmcphill/GitRepos/absflow-accelerators/FPGA/Projects/Hamming/ModelSim/verilog_src/std/std.sv' doesn't exist.
compile
# wrong # args: should be "compile w cmd ..."
compile -help
# wrong # args: should be "compile w cmd ..."
compile --help
# wrong # args: should be "compile w cmd ..."
compile ?
# wrong # args: should be "compile w cmd ..."
compile_v
# wrong # args: should be "compile_v sourcefile"
compile_sv
# wrong # args: should be "compile_sv sourcefile"
sccom
# SystemC is not supported on win32aloem.
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:07 on May 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# -- Compiling package ppfifo_testbench_classes_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:15:07 on May 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:07 on May 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_modules.sv 
# -- Compiling package fifo_testbench_modules_sv_unit
# -- Importing package ovm_pkg
# -- Importing package ppfifo_testbench_classes_pkg
# -- Compiling module clock_generator
# -- Compiling module ppfifo_tb_driver
# -- Compiling module ppfifo_tb_responder
# -- Compiling module ppfifo_tb_predictor
# -- Compiling module ppfifo_tb_comparator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ppfifo_if
# 
# Top level modules:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_responder
# 	ppfifo_tb_predictor
# 	ppfifo_tb_comparator
# End time: 21:15:07 on May 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:07 on May 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_tester.sv 
# -- Compiling package fifo_testbench_tester_sv_unit
# -- Importing package ppfifo_testbench_classes_pkg
# -- Importing package ovm_pkg
# -- Compiling interface ppfifo_if
# -- Compiling module ppfifo_testbench_top
# -- Compiling module ppfifo_testbench_generator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_predictor
# 	PushPullFIFO
# 	ppfifo_tb_responder
# 	ppfifo_tb_comparator
# 
# Top level modules:
# 	ppfifo_testbench_top
# End time: 21:15:08 on May 06,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:08 on May 06,2017
# vlog -reportprogress 300 -work work -vlog01compat "+incdir+../Source" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src "+define+OVL_VERILOG" "+define+OVL_ASSERT_ON" "+define+ASSERTIONS_ON" ../Source/pushpullfifo.v 
# -- Compiling module PushPullFIFO
# 
# Top level modules:
# 	PushPullFIFO
# End time: 21:15:08 on May 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
go
# Loading work.ppfifo_testbench_classes_pkg
# Loading work.fifo_testbench_tester_sv_unit
# Loading work.ppfifo_testbench_top
# Loading work.fifo_testbench_modules_sv_unit
# Loading work.clock_generator
# Loading work.ppfifo_if
# Loading work.ppfifo_testbench_generator
# Loading work.ppfifo_tb_driver
# Loading work.ppfifo_tb_predictor
# Loading work.PushPullFIFO
# Loading work.ppfifo_tb_responder
# Loading work.ppfifo_tb_comparator
# GetModuleFileName: The specified module could not be found.
# 
# 
# ----------------------------------------------------------------
# OVM-2.1.2
# (C) 2007-2011 Mentor Graphics Corporation
# (C) 2007-2011 Cadence Design Systems, Inc.
# ----------------------------------------------------------------
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] { op: clear_op   arg:  0   waits:   1   hold:   5}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  6 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  5 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  4 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  3 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  2 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  1 }
# OVM_INFO @ 15000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  6   waits:   2   hold:   5}
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 85000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] Actual: { value =  x }
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  5   waits:   2   hold:   4}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 175000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  4   waits:   2   hold:   3}
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] Actual: { value =  5 }
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 255000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  3   waits:   2   hold:   2}
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 325000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  2   waits:   2   hold:   1}
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] Actual: { value =  4 }
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 385000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  1   waits:   2   hold:   0}
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 435000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 455000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] Actual: { value =  3 }
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] Actual: { value =  2 }
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 725000: reporter [ppfifo_testbench_top.responder] Actual: { value =  1 }
# OVM_ERROR @ 725000: reporter [ppfifo_testbench_top.comparator.run] Actual and predicted sequence differ at element           0.  actual =           0  predicted =           6
# Predicted sequence:    x  5  4  3  2  1  
# Actual sequence:       6  5  4  3  2  1 
# 
# --- OVM Report Summary ---
# 
# Quit count :           1 of           5
# ** Report counts by severity
# OVM_INFO :   59
# OVM_WARNING :    0
# OVM_ERROR :    1
# OVM_FATAL :    0
# ** Report counts by id
# [ppfifo_testbench_top.comparator.run]     1
# [ppfifo_testbench_top.driver]    35
# [ppfifo_testbench_top.predictor]     6
# [ppfifo_testbench_top.responder]    18
# ** Note: $finish    : C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh(274)
#    Time: 5 us  Iteration: 0  Instance: /ppfifo_testbench_top
# Break in Function ovm_pkg/ovm_report_object::die at C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh line 274
loadwave
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tmcphillips  Hostname: ATHENA  ProcessID: 4720
#           Attempting to use alternate WLF file "./wlft1419v1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1419v1
go
# GetModuleFileName: The specified module could not be found.
# 
# 
# ----------------------------------------------------------------
# OVM-2.1.2
# (C) 2007-2011 Mentor Graphics Corporation
# (C) 2007-2011 Cadence Design Systems, Inc.
# ----------------------------------------------------------------
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] { op: clear_op   arg:  0   waits:   1   hold:   5}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  6 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  5 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  4 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  3 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  2 }
# OVM_INFO @ 5000: reporter [ppfifo_testbench_top.predictor] Predicted: { value =  1 }
# OVM_INFO @ 15000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  6   waits:   2   hold:   5}
# OVM_INFO @ 65000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 85000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] Actual: { value =  x }
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 125000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  5   waits:   2   hold:   4}
# OVM_INFO @ 155000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 175000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  4   waits:   2   hold:   3}
# OVM_INFO @ 235000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] Actual: { value =  5 }
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 245000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 255000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  3   waits:   2   hold:   2}
# OVM_INFO @ 305000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 325000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  2   waits:   2   hold:   1}
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] Actual: { value =  4 }
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 365000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 385000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] *******************************************************
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] { op:  put_op   arg:  1   waits:   2   hold:   0}
# OVM_INFO @ 415000: reporter [ppfifo_testbench_top.driver] Waiting to drive signals...
# OVM_INFO @ 435000: reporter [ppfifo_testbench_top.driver] Driving signals...
# OVM_INFO @ 455000: reporter [ppfifo_testbench_top.driver] Finished operation
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] Actual: { value =  3 }
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 485000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] Actual: { value =  2 }
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] *******************************************************
# OVM_INFO @ 605000: reporter [ppfifo_testbench_top.responder] { op:  get_op   arg:  0   waits:  10   hold:   2}
# OVM_INFO @ 725000: reporter [ppfifo_testbench_top.responder] Actual: { value =  1 }
# OVM_ERROR @ 725000: reporter [ppfifo_testbench_top.comparator.run] Actual and predicted sequence differ at element           0.  actual =           0  predicted =           6
# Predicted sequence:    x  5  4  3  2  1  
# Actual sequence:       6  5  4  3  2  1 
# 
# --- OVM Report Summary ---
# 
# Quit count :           1 of           5
# ** Report counts by severity
# OVM_INFO :   59
# OVM_WARNING :    0
# OVM_ERROR :    1
# OVM_FATAL :    0
# ** Report counts by id
# [ppfifo_testbench_top.comparator.run]     1
# [ppfifo_testbench_top.driver]    35
# [ppfifo_testbench_top.predictor]     6
# [ppfifo_testbench_top.responder]    18
# ** Note: $finish    : C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh(274)
#    Time: 5 us  Iteration: 0  Instance: /ppfifo_testbench_top
# Break in Function ovm_pkg/ovm_report_object::die at C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src/base/ovm_report_object.svh line 274
build
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:04 on May 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_classes.sv 
# -- Compiling package ppfifo_testbench_classes_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:21:04 on May 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:04 on May 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_modules.sv 
# -- Compiling package fifo_testbench_modules_sv_unit
# -- Importing package ovm_pkg
# -- Importing package ppfifo_testbench_classes_pkg
# -- Compiling module clock_generator
# -- Compiling module ppfifo_tb_driver
# -- Compiling module ppfifo_tb_responder
# -- Compiling module ppfifo_tb_predictor
# -- Compiling module ppfifo_tb_comparator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ppfifo_if
# 
# Top level modules:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_responder
# 	ppfifo_tb_predictor
# 	ppfifo_tb_comparator
# End time: 21:21:04 on May 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:04 on May 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+../Source" "+incdir+../ModelSim" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src ../Source/fifo_testbench_tester.sv 
# -- Compiling package fifo_testbench_tester_sv_unit
# -- Importing package ppfifo_testbench_classes_pkg
# -- Importing package ovm_pkg
# -- Compiling interface ppfifo_if
# -- Compiling module ppfifo_testbench_top
# -- Compiling module ppfifo_testbench_generator
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4'
# -- Scanning library directory 'C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	clock_generator
# 	ppfifo_tb_driver
# 	ppfifo_tb_predictor
# 	PushPullFIFO
# 	ppfifo_tb_responder
# 	ppfifo_tb_comparator
# 
# Top level modules:
# 	ppfifo_testbench_top
# End time: 21:21:05 on May 06,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:05 on May 06,2017
# vlog -reportprogress 300 -work work -vlog01compat "+incdir+../Source" "+libext+.v" "+libext+.sv" "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovl-2.4 "+incdir+C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src" -y C:/Users/tmcphill/GitRepos/sv-verification-libs/ovm-2.1.2/src "+define+OVL_VERILOG" "+define+OVL_ASSERT_ON" "+define+ASSERTIONS_ON" ../Source/pushpullfifo.v 
# -- Compiling module PushPullFIFO
# 
# Top level modules:
# 	PushPullFIFO
# End time: 21:21:05 on May 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
runsim
# End time: 21:59:05 on May 06,2017, Elapsed time: 26:32:30
# Errors: 8, Warnings: 3
