{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623377589025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623377589026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 11 10:13:08 2021 " "Processing started: Fri Jun 11 10:13:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623377589026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623377589026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MFE -c MFE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MFE -c MFE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623377589026 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1623377589479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfe.v 1 1 " "Found 1 design units, including 1 entities, in source file mfe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MFE " "Found entity 1: MFE" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623377589565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623377589565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MFE " "Elaborating entity \"MFE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623377589610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_temp MFE.v(41) " "Verilog HDL or VHDL warning at MFE.v(41): object \"mask_temp\" assigned a value but never read" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1623377589616 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(181) " "Verilog HDL assignment warning at MFE.v(181): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589619 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(184) " "Verilog HDL assignment warning at MFE.v(184): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589619 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(187) " "Verilog HDL assignment warning at MFE.v(187): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589619 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(191) " "Verilog HDL assignment warning at MFE.v(191): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589619 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(195) " "Verilog HDL assignment warning at MFE.v(195): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589619 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(203) " "Verilog HDL assignment warning at MFE.v(203): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589620 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(207) " "Verilog HDL assignment warning at MFE.v(207): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589620 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(211) " "Verilog HDL assignment warning at MFE.v(211): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589620 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(215) " "Verilog HDL assignment warning at MFE.v(215): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589620 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(219) " "Verilog HDL assignment warning at MFE.v(219): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589620 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(234) " "Verilog HDL assignment warning at MFE.v(234): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589621 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(242) " "Verilog HDL assignment warning at MFE.v(242): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589621 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(253) " "Verilog HDL assignment warning at MFE.v(253): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589622 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(258) " "Verilog HDL assignment warning at MFE.v(258): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589622 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(274) " "Verilog HDL assignment warning at MFE.v(274): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589622 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(277) " "Verilog HDL assignment warning at MFE.v(277): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589622 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(280) " "Verilog HDL assignment warning at MFE.v(280): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(284) " "Verilog HDL assignment warning at MFE.v(284): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(288) " "Verilog HDL assignment warning at MFE.v(288): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(296) " "Verilog HDL assignment warning at MFE.v(296): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(300) " "Verilog HDL assignment warning at MFE.v(300): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(304) " "Verilog HDL assignment warning at MFE.v(304): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(308) " "Verilog HDL assignment warning at MFE.v(308): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(312) " "Verilog HDL assignment warning at MFE.v(312): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589623 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(323) " "Verilog HDL assignment warning at MFE.v(323): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589624 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(326) " "Verilog HDL assignment warning at MFE.v(326): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589624 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(329) " "Verilog HDL assignment warning at MFE.v(329): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589624 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(333) " "Verilog HDL assignment warning at MFE.v(333): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589624 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(337) " "Verilog HDL assignment warning at MFE.v(337): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589625 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(345) " "Verilog HDL assignment warning at MFE.v(345): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589625 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(349) " "Verilog HDL assignment warning at MFE.v(349): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589625 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(353) " "Verilog HDL assignment warning at MFE.v(353): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589625 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(357) " "Verilog HDL assignment warning at MFE.v(357): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589625 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(361) " "Verilog HDL assignment warning at MFE.v(361): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589625 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(372) " "Verilog HDL assignment warning at MFE.v(372): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589626 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(378) " "Verilog HDL assignment warning at MFE.v(378): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589626 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(389) " "Verilog HDL assignment warning at MFE.v(389): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589627 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(394) " "Verilog HDL assignment warning at MFE.v(394): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589627 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(399) " "Verilog HDL assignment warning at MFE.v(399): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589627 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(404) " "Verilog HDL assignment warning at MFE.v(404): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589627 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(421) " "Verilog HDL assignment warning at MFE.v(421): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589628 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(424) " "Verilog HDL assignment warning at MFE.v(424): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589628 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(428) " "Verilog HDL assignment warning at MFE.v(428): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589628 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(433) " "Verilog HDL assignment warning at MFE.v(433): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589628 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(442) " "Verilog HDL assignment warning at MFE.v(442): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589629 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(448) " "Verilog HDL assignment warning at MFE.v(448): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589629 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(453) " "Verilog HDL assignment warning at MFE.v(453): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589629 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(457) " "Verilog HDL assignment warning at MFE.v(457): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589629 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(461) " "Verilog HDL assignment warning at MFE.v(461): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589629 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(474) " "Verilog HDL assignment warning at MFE.v(474): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589630 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(477) " "Verilog HDL assignment warning at MFE.v(477): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589630 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(480) " "Verilog HDL assignment warning at MFE.v(480): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589630 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(484) " "Verilog HDL assignment warning at MFE.v(484): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589630 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(488) " "Verilog HDL assignment warning at MFE.v(488): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589630 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(496) " "Verilog HDL assignment warning at MFE.v(496): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589631 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(500) " "Verilog HDL assignment warning at MFE.v(500): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589631 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(504) " "Verilog HDL assignment warning at MFE.v(504): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589631 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(508) " "Verilog HDL assignment warning at MFE.v(508): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589631 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(512) " "Verilog HDL assignment warning at MFE.v(512): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589631 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(523) " "Verilog HDL assignment warning at MFE.v(523): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589632 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(526) " "Verilog HDL assignment warning at MFE.v(526): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589632 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(529) " "Verilog HDL assignment warning at MFE.v(529): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589632 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(533) " "Verilog HDL assignment warning at MFE.v(533): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589632 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(537) " "Verilog HDL assignment warning at MFE.v(537): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589632 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(545) " "Verilog HDL assignment warning at MFE.v(545): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589632 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(549) " "Verilog HDL assignment warning at MFE.v(549): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589633 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(553) " "Verilog HDL assignment warning at MFE.v(553): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589633 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(557) " "Verilog HDL assignment warning at MFE.v(557): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589633 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(561) " "Verilog HDL assignment warning at MFE.v(561): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589633 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(574) " "Verilog HDL assignment warning at MFE.v(574): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(577) " "Verilog HDL assignment warning at MFE.v(577): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(580) " "Verilog HDL assignment warning at MFE.v(580): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(585) " "Verilog HDL assignment warning at MFE.v(585): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(592) " "Verilog HDL assignment warning at MFE.v(592): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(604) " "Verilog HDL assignment warning at MFE.v(604): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(611) " "Verilog HDL assignment warning at MFE.v(611): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589634 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(617) " "Verilog HDL assignment warning at MFE.v(617): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589635 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(622) " "Verilog HDL assignment warning at MFE.v(622): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589635 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(629) " "Verilog HDL assignment warning at MFE.v(629): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589635 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(771) " "Verilog HDL assignment warning at MFE.v(771): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589638 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(789) " "Verilog HDL assignment warning at MFE.v(789): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589638 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MFE.v(790) " "Verilog HDL assignment warning at MFE.v(790): truncated value with size 32 to match size of target (8)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589638 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MFE.v(795) " "Verilog HDL assignment warning at MFE.v(795): truncated value with size 32 to match size of target (8)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623377589638 "|MFE"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1623377591464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623377591669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[0\] " "No output dependent on input pin \"data_rd\[0\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[1\] " "No output dependent on input pin \"data_rd\[1\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[2\] " "No output dependent on input pin \"data_rd\[2\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[3\] " "No output dependent on input pin \"data_rd\[3\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[4\] " "No output dependent on input pin \"data_rd\[4\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[5\] " "No output dependent on input pin \"data_rd\[5\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[6\] " "No output dependent on input pin \"data_rd\[6\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[7\] " "No output dependent on input pin \"data_rd\[7\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v3/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623377591804 "|MFE|data_rd[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623377591804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "949 " "Implemented 949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623377591806 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623377591806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "892 " "Implemented 892 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623377591806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623377591806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623377591845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 11 10:13:11 2021 " "Processing ended: Fri Jun 11 10:13:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623377591845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623377591845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623377591845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623377591845 ""}
