{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733271351116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733271351117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:15:51 2024 " "Processing started: Tue Dec 03 18:15:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733271351117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271351117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271351117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733271351495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733271351495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../lab10/add3.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/bcd2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/bcd2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven " "Found entity 1: bcd2seven" {  } { { "../lab10/bcd2seven.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/bcd2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../lab10/binary2bcd.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/bin_to_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/bin_to_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_seven " "Found entity 1: bin_to_seven" {  } { { "../lab7/bin_to_seven.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/bin_to_seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../lab7/fulladder.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_addsub " "Found entity 1: ripple_addsub" {  } { { "../lab7/ripple_adder.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../lab7/register.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/lab7_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/lab7_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab7/lab7_alu.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/lab7_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab9/nclk/nclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab9/nclk/nclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclk " "Found entity 1: nclk" {  } { { "../lab9/nclk/nclk.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk/nclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/signed_bcd2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/signed_bcd2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_bcd2bin " "Found entity 1: signed_bcd2bin" {  } { { "../lab11/part1/signed_bcd2bin.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/signed_bcd2bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/sm2signed.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/sm2signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm2signed " "Found entity 1: sm2signed" {  } { { "../lab11/part1/sm2signed.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/sm2signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(14) " "Verilog HDL information at shift_reg.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../lab11/part1/shift_reg.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/shift_reg.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733271358108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../lab11/part1/shift_reg.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "../lab11/part1/keypad_scanner.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../lab11/part1/keypad_input.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../lab11/part1/keypad_fsm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../lab11/part1/keypad_decoder.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/bcd2binary_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/bcd2binary_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2binary_sm " "Found entity 1: bcd2binary_sm" {  } { { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../lab11/part1/keypad_base.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab9/nclk_switched/nclk_switched.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab9/nclk_switched/nclk_switched.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclk_switched " "Found entity 1: nclk_switched" {  } { { "../lab9/nclk_switched/nclk_switched.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk_switched/nclk_switched.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/output_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/output_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_unit " "Found entity 1: output_unit" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/input_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/input_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_unit " "Found entity 1: input_unit" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_project.v 1 1 " "Found 1 design units, including 1 entities, in source file term_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 term_project " "Found entity 1: term_project" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358123 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733271358125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab12/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab12/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271358126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271358126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "nclk nclk.v(9) " "Verilog HDL Parameter Declaration warning at nclk.v(9): Parameter Declaration in module \"nclk\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lab9/nclk/nclk.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk/nclk.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733271358127 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "keypad_scanner.v(12) " "Verilog HDL Instantiation warning at keypad_scanner.v(12): instance has no name" {  } { { "../lab11/part1/keypad_scanner.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_scanner.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358127 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "nclk_switched nclk_switched.v(9) " "Verilog HDL Parameter Declaration warning at nclk_switched.v(9): Parameter Declaration in module \"nclk_switched\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lab9/nclk_switched/nclk_switched.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk_switched/nclk_switched.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(20) " "Verilog HDL Instantiation warning at output_unit.v(20): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(23) " "Verilog HDL Instantiation warning at output_unit.v(23): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(24) " "Verilog HDL Instantiation warning at output_unit.v(24): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(25) " "Verilog HDL Instantiation warning at output_unit.v(25): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "input_unit.v(17) " "Verilog HDL Instantiation warning at input_unit.v(17): instance has no name" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "input_unit.v(20) " "Verilog HDL Instantiation warning at input_unit.v(20): instance has no name" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "input_unit.v(21) " "Verilog HDL Instantiation warning at input_unit.v(21): instance has no name" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(38) " "Verilog HDL Instantiation warning at term_project.v(38): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(42) " "Verilog HDL Instantiation warning at term_project.v(42): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(45) " "Verilog HDL Instantiation warning at term_project.v(45): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(49) " "Verilog HDL Instantiation warning at term_project.v(49): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(52) " "Verilog HDL Instantiation warning at term_project.v(52): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271358128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "term_project " "Elaborating entity \"term_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733271358184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:comb_6 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:comb_6\"" {  } { { "term_project.v" "comb_6" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358185 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(37) " "Verilog HDL Case Statement information at control_unit.v(37): all case item expressions in this case statement are onehot" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733271358186 "|term_project|control_unit:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_unit input_unit:comb_7 " "Elaborating entity \"input_unit\" for hierarchy \"input_unit:comb_7\"" {  } { { "term_project.v" "comb_7" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input input_unit:comb_7\|keypad_input:comb_3 " "Elaborating entity \"keypad_input\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\"" {  } { { "../lab11/part1/input_unit.v" "comb_3" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\"" {  } { { "../lab11/part1/keypad_input.v" "keypad_base" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_input.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclk input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider " "Elaborating entity \"nclk\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\"" {  } { { "../lab11/part1/keypad_base.v" "keypad_clock_divider" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 nclk.v(16) " "Verilog HDL assignment warning at nclk.v(16): truncated value with size 32 to match size of target (26)" {  } { { "../lab9/nclk/nclk.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk/nclk.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733271358200 "|term_project|input_unit:comb_7|keypad_input:comb_3|keypad_base:keypad_base|nclk:keypad_clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../lab11/part1/keypad_base.v" "keypad_fsm" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../lab11/part1/keypad_base.v" "keypad_key_decoder" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg input_unit:comb_7\|keypad_input:comb_3\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|shift_reg:shift_reg\"" {  } { { "../lab11/part1/keypad_input.v" "shift_reg" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_input.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2binary_sm input_unit:comb_7\|bcd2binary_sm:comb_4 " "Elaborating entity \"bcd2binary_sm\" for hierarchy \"input_unit:comb_7\|bcd2binary_sm:comb_4\"" {  } { { "../lab11/part1/input_unit.v" "comb_4" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm2signed input_unit:comb_7\|sm2signed:comb_5 " "Elaborating entity \"sm2signed\" for hierarchy \"input_unit:comb_7\|sm2signed:comb_5\"" {  } { { "../lab11/part1/input_unit.v" "comb_5" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sm2signed.v(8) " "Verilog HDL assignment warning at sm2signed.v(8): truncated value with size 32 to match size of target (8)" {  } { { "../lab11/part1/sm2signed.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/sm2signed.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733271358207 "|term_project|input_unit:comb_7|sm2signed:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:comb_8 " "Elaborating entity \"mux\" for hierarchy \"mux:comb_8\"" {  } { { "term_project.v" "comb_8" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_9 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_9\"" {  } { { "term_project.v" "comb_9" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register alu:comb_9\|register:r_a " "Elaborating entity \"register\" for hierarchy \"alu:comb_9\|register:r_a\"" {  } { { "../lab7/lab7_alu.sv" "r_a" { Text "C:/Users/axa9763/Desktop/current/lab7/lab7_alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_addsub alu:comb_9\|ripple_addsub:adder " "Elaborating entity \"ripple_addsub\" for hierarchy \"alu:comb_9\|ripple_addsub:adder\"" {  } { { "../lab7/lab7_alu.sv" "adder" { Text "C:/Users/axa9763/Desktop/current/lab7/lab7_alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:comb_9\|ripple_addsub:adder\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:comb_9\|ripple_addsub:adder\|fulladder:fa0\"" {  } { { "../lab7/ripple_adder.sv" "fa0" { Text "C:/Users/axa9763/Desktop/current/lab7/ripple_adder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_unit output_unit:comb_10 " "Elaborating entity \"output_unit\" for hierarchy \"output_unit:comb_10\"" {  } { { "term_project.v" "comb_10" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 output_unit.v(38) " "Verilog HDL assignment warning at output_unit.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733271358218 "|term_project|output_unit:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd output_unit:comb_10\|binary2bcd:comb_3 " "Elaborating entity \"binary2bcd\" for hierarchy \"output_unit:comb_10\|binary2bcd:comb_3\"" {  } { { "../lab10/output_unit.v" "comb_3" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 output_unit:comb_10\|binary2bcd:comb_3\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"output_unit:comb_10\|binary2bcd:comb_3\|add3:m1\"" {  } { { "../lab10/binary2bcd.v" "m1" { Text "C:/Users/axa9763/Desktop/current/lab10/binary2bcd.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven output_unit:comb_10\|bcd2seven:comb_4 " "Elaborating entity \"bcd2seven\" for hierarchy \"output_unit:comb_10\|bcd2seven:comb_4\"" {  } { { "../lab10/output_unit.v" "comb_4" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358224 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../lab11/part1/keypad_decoder.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_decoder.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733271358495 "|term_project|input_unit:comb_7|keypad_input:comb_3|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1733271358495 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "input_unit:comb_7\|bcd2binary_sm:comb_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"input_unit:comb_7\|bcd2binary_sm:comb_4\|Mult0\"" {  } { { "../lab11/part1/bcd2binary_sm.v" "Mult0" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733271358520 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733271358520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Instantiated megafunction \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271358560 ""}  } { { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733271358560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271358633 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733271358771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] VCC " "Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733271358931 "|term_project|hex2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733271358931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733271358988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733271359452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/axa9763/Desktop/current/term_project/output_files/term_project.map.smsg " "Generated suppressed messages file C:/Users/axa9763/Desktop/current/term_project/output_files/term_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271359487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733271359581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271359581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733271359631 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733271359631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733271359631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733271359631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733271359648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:15:59 2024 " "Processing ended: Tue Dec 03 18:15:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733271359648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733271359648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733271359648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271359648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733271360757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733271360757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:16:00 2024 " "Processing started: Tue Dec 03 18:16:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733271360757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733271360757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off term_project -c term_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733271360757 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733271360853 ""}
{ "Info" "0" "" "Project  = term_project" {  } {  } 0 0 "Project  = term_project" 0 0 "Fitter" 0 0 1733271360854 ""}
{ "Info" "0" "" "Revision = term_project" {  } {  } 0 0 "Revision = term_project" 0 0 "Fitter" 0 0 1733271360854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733271360930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733271360930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "term_project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"term_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733271360937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733271360969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733271360969 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733271361138 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733271361144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733271361259 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733271361259 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733271361262 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733271361262 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733271361262 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733271361262 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733271361262 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733271361262 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733271361263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "term_project.sdc " "Synopsys Design Constraints File file not found: 'term_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733271361870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733271361871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733271361874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733271361875 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733271361875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state.S3 " "Destination node control_unit:comb_6\|state.S3" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733271361898 ""}  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733271361898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|valid  " "Automatically promoted node input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~15 " "Destination node control_unit:comb_6\|state~15" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~18 " "Destination node control_unit:comb_6\|state~18" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~19 " "Destination node control_unit:comb_6\|state~19" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|addsub~0 " "Destination node control_unit:comb_6\|addsub~0" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~28 " "Destination node control_unit:comb_6\|state~28" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733271361898 ""}  } { { "../lab11/part1/keypad_base.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733271361898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:comb_6\|state.S5  " "Automatically promoted node control_unit:comb_6\|state.S5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[0\]~0 " "Destination node mux:comb_8\|out\[0\]~0" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[1\]~1 " "Destination node mux:comb_8\|out\[1\]~1" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[7\]~2 " "Destination node mux:comb_8\|out\[7\]~2" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[2\]~3 " "Destination node mux:comb_8\|out\[2\]~3" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[3\]~4 " "Destination node mux:comb_8\|out\[3\]~4" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[4\]~5 " "Destination node mux:comb_8\|out\[4\]~5" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[5\]~6 " "Destination node mux:comb_8\|out\[5\]~6" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:comb_8\|out\[6\]~7 " "Destination node mux:comb_8\|out\[6\]~7" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~15 " "Destination node control_unit:comb_6\|state~15" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~18 " "Destination node control_unit:comb_6\|state~18" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1733271361898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733271361898 ""}  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733271361898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:comb_6\|load_a~0  " "Automatically promoted node control_unit:comb_6\|load_a~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733271361899 ""}  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733271361899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:comb_6\|state.S4  " "Automatically promoted node control_unit:comb_6\|state.S4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733271361899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~15 " "Destination node control_unit:comb_6\|state~15" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:comb_6\|state~26 " "Destination node control_unit:comb_6\|state~26" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733271361899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733271361899 ""}  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733271361899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733271362232 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733271362232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733271362233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733271362233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733271362234 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733271362234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733271362234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733271362235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733271362262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733271362263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733271362263 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733271362336 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733271362339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733271363582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733271363697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733271363716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733271365701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733271365701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733271366124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/axa9763/Desktop/current/term_project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733271367569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733271367569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733271370609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733271370609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733271370612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733271370777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733271370784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733271371111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733271371112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733271371573 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733271372411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/axa9763/Desktop/current/term_project/output_files/term_project.fit.smsg " "Generated suppressed messages file C:/Users/axa9763/Desktop/current/term_project/output_files/term_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733271372691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5651 " "Peak virtual memory: 5651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733271373067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:16:13 2024 " "Processing ended: Tue Dec 03 18:16:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733271373067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733271373067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733271373067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733271373067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733271374041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733271374041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:16:13 2024 " "Processing started: Tue Dec 03 18:16:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733271374041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733271374041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off term_project -c term_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733271374041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733271374302 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733271375737 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733271375836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733271376616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:16:16 2024 " "Processing ended: Tue Dec 03 18:16:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733271376616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733271376616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733271376616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733271376616 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733271377227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733271377733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733271377733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:16:17 2024 " "Processing started: Tue Dec 03 18:16:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733271377733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733271377733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta term_project -c term_project " "Command: quartus_sta term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733271377734 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733271377836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733271378032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733271378032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "term_project.sdc " "Synopsys Design Constraints File file not found: 'term_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733271378284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row\[0\] row\[0\] " "create_clock -period 1.000 -name row\[0\] row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733271378286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " "create_clock -period 1.000 -name input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733271378286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733271378286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:comb_6\|state.S5 control_unit:comb_6\|state.S5 " "create_clock -period 1.000 -name control_unit:comb_6\|state.S5 control_unit:comb_6\|state.S5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733271378286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:comb_6\|state.S2 control_unit:comb_6\|state.S2 " "create_clock -period 1.000 -name control_unit:comb_6\|state.S2 control_unit:comb_6\|state.S2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733271378286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:comb_6\|state.S4 control_unit:comb_6\|state.S4 " "create_clock -period 1.000 -name control_unit:comb_6\|state.S4 control_unit:comb_6\|state.S4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733271378286 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733271378286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733271378288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733271378289 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733271378290 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733271378298 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733271378308 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733271378312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.434 " "Worst-case setup slack is -13.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.434            -104.116 control_unit:comb_6\|state.S4  " "  -13.434            -104.116 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.527             -98.020 control_unit:comb_6\|state.S2  " "  -12.527             -98.020 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.638            -112.127 clk_in  " "  -10.638            -112.127 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.891             -67.152 row\[0\]  " "   -4.891             -67.152 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.805             -31.866 control_unit:comb_6\|state.S5  " "   -3.805             -31.866 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608             -10.671 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "   -1.608             -10.671 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 row\[0\]  " "    0.290               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_in  " "    0.340               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "    0.378               0.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 control_unit:comb_6\|state.S5  " "    0.840               0.000 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.057               0.000 control_unit:comb_6\|state.S2  " "    7.057               0.000 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.675               0.000 control_unit:comb_6\|state.S4  " "    7.675               0.000 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.463 " "Worst-case recovery slack is -3.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.463             -48.446 row\[0\]  " "   -3.463             -48.446 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.714 " "Worst-case removal slack is 0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 row\[0\]  " "    0.714               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.383 row\[0\]  " "   -3.000             -71.383 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.702 clk_in  " "   -3.000             -50.702 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 control_unit:comb_6\|state.S5  " "   -1.403             -14.030 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:comb_6\|state.S2  " "   -1.403             -11.224 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:comb_6\|state.S4  " "   -1.403             -11.224 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "   -1.403             -11.224 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271378379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271378379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733271378392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733271378413 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733271378930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733271378998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733271379007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.247 " "Worst-case setup slack is -12.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.247             -94.859 control_unit:comb_6\|state.S4  " "  -12.247             -94.859 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.414             -89.252 control_unit:comb_6\|state.S2  " "  -11.414             -89.252 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.860            -100.154 clk_in  " "   -9.860            -100.154 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555             -62.397 row\[0\]  " "   -4.555             -62.397 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.373             -28.202 control_unit:comb_6\|state.S5  " "   -3.373             -28.202 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.414              -9.281 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "   -1.414              -9.281 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 row\[0\]  " "    0.209               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_in  " "    0.305               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "    0.339               0.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 control_unit:comb_6\|state.S5  " "    0.784               0.000 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.588               0.000 control_unit:comb_6\|state.S2  " "    6.588               0.000 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.161               0.000 control_unit:comb_6\|state.S4  " "    7.161               0.000 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.323 " "Worst-case recovery slack is -3.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323             -46.518 row\[0\]  " "   -3.323             -46.518 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.469 " "Worst-case removal slack is 0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 row\[0\]  " "    0.469               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.590 row\[0\]  " "   -3.000             -66.590 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.702 clk_in  " "   -3.000             -50.702 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 control_unit:comb_6\|state.S5  " "   -1.403             -14.030 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:comb_6\|state.S2  " "   -1.403             -11.224 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:comb_6\|state.S4  " "   -1.403             -11.224 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "   -1.403             -11.224 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379067 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733271379078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733271379220 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733271379224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.579 " "Worst-case setup slack is -5.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.579             -43.228 control_unit:comb_6\|state.S4  " "   -5.579             -43.228 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.167             -40.519 control_unit:comb_6\|state.S2  " "   -5.167             -40.519 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.493             -31.597 clk_in  " "   -4.493             -31.597 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.950             -26.784 row\[0\]  " "   -1.950             -26.784 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117              -8.610 control_unit:comb_6\|state.S5  " "   -1.117              -8.610 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711              -2.647 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "   -0.711              -2.647 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 row\[0\]  " "    0.082               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_in  " "    0.148               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "    0.166               0.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 control_unit:comb_6\|state.S5  " "    0.314               0.000 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.802               0.000 control_unit:comb_6\|state.S2  " "    2.802               0.000 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.086               0.000 control_unit:comb_6\|state.S4  " "    3.086               0.000 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.875 " "Worst-case recovery slack is -1.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875             -26.218 row\[0\]  " "   -1.875             -26.218 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 row\[0\]  " "    0.588               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.987 row\[0\]  " "   -3.000             -44.987 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.143 clk_in  " "   -3.000             -38.143 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 control_unit:comb_6\|state.S5  " "   -1.000             -10.000 control_unit:comb_6\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 control_unit:comb_6\|state.S2  " "   -1.000              -8.000 control_unit:comb_6\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 control_unit:comb_6\|state.S4  " "   -1.000              -8.000 control_unit:comb_6\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out  " "   -1.000              -8.000 input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733271379259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733271379259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733271379968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733271379970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733271380024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:16:20 2024 " "Processing ended: Tue Dec 03 18:16:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733271380024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733271380024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733271380024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733271380024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733271381004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733271381005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:16:20 2024 " "Processing started: Tue Dec 03 18:16:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733271381005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733271381005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off term_project -c term_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733271381005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733271381408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "term_project.vo C:/Users/axa9763/Desktop/current/term_project/simulation/modelsim/ simulation " "Generated file term_project.vo in folder \"C:/Users/axa9763/Desktop/current/term_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733271381488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733271381514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:16:21 2024 " "Processing ended: Tue Dec 03 18:16:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733271381514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733271381514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733271381514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733271381514 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733271382151 ""}
