// Seed: 1162019539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1
    , id_14,
    input tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output wire id_10,
    output tri0 id_11,
    input supply0 id_12
);
  initial begin
    if (1) assume (id_14);
  end
  module_0(
      id_14, id_14, id_14, id_14, id_14
  );
endmodule
