# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sub_modules/decode/RF8_16.vhd" \
"../../../../../sub_modules/cpu_types.vhd" \
"../../../../../sub_modules/decode/adder.vhd" \
"../../../../../sub_modules/execute/alu.vhd" \
"../../../../../sub_modules/debug_display/bit_to_ascii.vhd" \
"../../../../../sub_modules/memory/branch_unit.vhd" \
"../../../../../sub_modules/debug_display/console.vhd" \
"../../../../../sub_modules/controller.vhd" \
"../../../../../sub_modules/memory/rom.vhd" \
"../../../../../sub_modules/memory/ram.vhd" \
"../../../../../sub_modules/memory/mem_manager.vhd" \
"../../../../../sub_modules/fetch/program_counter.vhd" \
"../../../../../sub_modules/fetch/fetch_register.vhd" \
"../../../../../sub_modules/decode/hazard_detect_unit.vhd" \
"../../../../../sub_modules/decode/decoder.vhd" \
"../../../../../sub_modules/decode/imm_concat.vhd" \
"../../../../../sub_modules/decode/sign_extend.vhd" \
"../../../../../sub_modules/decode/decode_register.vhd" \
"../../../../../sub_modules/execute/execute_register.vhd" \
"../../../../../sub_modules/memory/memory_register.vhd" \
"../../../../../sub_modules/datapath.vhd" \
"../../../../../sub_modules/cpu_top.vhd" \
"../../../../../sub_modules/debug_display/led_display.vhd" \
"../../../../../sub_modules/debug_display/nibble_to_ascii.vhd" \
"../../../../../sub_modules/debug_display/video_timing.vhd" \
"../../../../../sub_modules/debug_display/word_to_ascii.vhd" \
"../../../../../sub_modules/testbench/systemTB_TestB2.vhd" \

# Do not sort compile order
nosort
