
cleaner.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010c  00800200  00003924  000039b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003924  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080030c  0080030c  00003ac4  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  00003ac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000035d  00000000  00000000  00003ae4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000c69  00000000  00000000  00003e41  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000001e5  00000000  00000000  00004aaa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000013ec  00000000  00000000  00004c8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000290  00000000  00000000  0000607c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003a3  00000000  00000000  0000630c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b3 00 	jmp	0x166	; 0x166 <__ctors_end>
       4:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
       8:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
       c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      10:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      14:	0c 94 6a 0a 	jmp	0x14d4	; 0x14d4 <__vector_5>
      18:	0c 94 87 0a 	jmp	0x150e	; 0x150e <__vector_6>
      1c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      20:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      28:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      2c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      30:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      34:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      38:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      3c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      40:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      44:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      48:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      4c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      50:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      54:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      58:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      5c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      60:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      64:	0c 94 03 0f 	jmp	0x1e06	; 0x1e06 <__vector_25>
      68:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      6c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      70:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      74:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      78:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      7c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      80:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      84:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      88:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      8c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      90:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      94:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      98:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      9c:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      a0:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      a4:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      a8:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      ac:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      b0:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      b4:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      b8:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      bc:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      c0:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      c4:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      c8:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      cc:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      d0:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      d4:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      d8:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      dc:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      e0:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__bad_interrupt>
      e4:	07 63       	ori	r16, 0x37	; 55
      e6:	42 36       	cpi	r20, 0x62	; 98
      e8:	b7 9b       	sbis	0x16, 7	; 22
      ea:	d8 a7       	std	Y+40, r29	; 0x28
      ec:	1a 39       	cpi	r17, 0x9A	; 154
      ee:	68 56       	subi	r22, 0x68	; 104
      f0:	18 ae       	std	Y+56, r1	; 0x38
      f2:	ba ab       	std	Y+50, r27	; 0x32
      f4:	55 8c       	ldd	r5, Z+29	; 0x1d
      f6:	1d 3c       	cpi	r17, 0xCD	; 205
      f8:	b7 cc       	rjmp	.-1682   	; 0xfffffa68 <__eeprom_end+0xff7efa68>
      fa:	57 63       	ori	r21, 0x37	; 55
      fc:	bd 6d       	ori	r27, 0xDD	; 221
      fe:	ed fd       	.word	0xfded	; ????
     100:	75 3e       	cpi	r23, 0xE5	; 229
     102:	f6 17       	cp	r31, r22
     104:	72 31       	cpi	r23, 0x12	; 18
     106:	bf 00       	.word	0x00bf	; ????
     108:	00 00       	nop
     10a:	80 3f       	cpi	r24, 0xF0	; 240
     10c:	08 00       	.word	0x0008	; ????
     10e:	00 00       	nop
     110:	be 92       	st	-X, r11
     112:	24 49       	sbci	r18, 0x94	; 148
     114:	12 3e       	cpi	r17, 0xE2	; 226
     116:	ab aa       	std	Y+51, r10	; 0x33
     118:	aa 2a       	or	r10, r26
     11a:	be cd       	rjmp	.-1156   	; 0xfffffc98 <__eeprom_end+0xff7efc98>
     11c:	cc cc       	rjmp	.-1640   	; 0xfffffab6 <__eeprom_end+0xff7efab6>
     11e:	4c 3e       	cpi	r20, 0xEC	; 236
     120:	00 00       	nop
     122:	00 80       	ld	r0, Z
     124:	be ab       	std	Y+54, r27	; 0x36
     126:	aa aa       	std	Y+50, r10	; 0x32
     128:	aa 3e       	cpi	r26, 0xEA	; 234
     12a:	00 00       	nop
     12c:	00 00       	nop
     12e:	bf 00       	.word	0x00bf	; ????
     130:	00 00       	nop
     132:	80 3f       	cpi	r24, 0xF0	; 240
     134:	00 00       	nop
     136:	00 00       	nop
     138:	00 08       	sbc	r0, r0
     13a:	41 78       	andi	r20, 0x81	; 129
     13c:	d3 bb       	out	0x13, r29	; 19
     13e:	43 87       	std	Z+11, r20	; 0x0b
     140:	d1 13       	cpse	r29, r17
     142:	3d 19       	sub	r19, r13
     144:	0e 3c       	cpi	r16, 0xCE	; 206
     146:	c3 bd       	out	0x23, r28	; 35
     148:	42 82       	std	Z+2, r4	; 0x02
     14a:	ad 2b       	or	r26, r29
     14c:	3e 68       	ori	r19, 0x8E	; 142
     14e:	ec 82       	std	Y+4, r14	; 0x04
     150:	76 be       	out	0x36, r7	; 54
     152:	d9 8f       	std	Y+25, r29	; 0x19
     154:	e1 a9       	ldd	r30, Z+49	; 0x31
     156:	3e 4c       	sbci	r19, 0xCE	; 206
     158:	80 ef       	ldi	r24, 0xF0	; 240
     15a:	ff be       	out	0x3f, r15	; 63
     15c:	01 c4       	rjmp	.+2050   	; 0x960 <lcd_set_4bit+0x7b4>
     15e:	ff 7f       	andi	r31, 0xFF	; 255
     160:	3f 00       	.word	0x003f	; ????
     162:	00 00       	nop
	...

00000166 <__ctors_end>:
     166:	11 24       	eor	r1, r1
     168:	1f be       	out	0x3f, r1	; 63
     16a:	cf ef       	ldi	r28, 0xFF	; 255
     16c:	d1 e2       	ldi	r29, 0x21	; 33
     16e:	de bf       	out	0x3e, r29	; 62
     170:	cd bf       	out	0x3d, r28	; 61
     172:	00 e0       	ldi	r16, 0x00	; 0
     174:	0c bf       	out	0x3c, r16	; 60

00000176 <__do_copy_data>:
     176:	13 e0       	ldi	r17, 0x03	; 3
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b2 e0       	ldi	r27, 0x02	; 2
     17c:	e4 e2       	ldi	r30, 0x24	; 36
     17e:	f9 e3       	ldi	r31, 0x39	; 57
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0b bf       	out	0x3b, r16	; 59
     184:	02 c0       	rjmp	.+4      	; 0x18a <__do_copy_data+0x14>
     186:	07 90       	elpm	r0, Z+
     188:	0d 92       	st	X+, r0
     18a:	ac 30       	cpi	r26, 0x0C	; 12
     18c:	b1 07       	cpc	r27, r17
     18e:	d9 f7       	brne	.-10     	; 0x186 <__do_copy_data+0x10>

00000190 <__do_clear_bss>:
     190:	13 e0       	ldi	r17, 0x03	; 3
     192:	ac e0       	ldi	r26, 0x0C	; 12
     194:	b3 e0       	ldi	r27, 0x03	; 3
     196:	01 c0       	rjmp	.+2      	; 0x19a <.do_clear_bss_start>

00000198 <.do_clear_bss_loop>:
     198:	1d 92       	st	X+, r1

0000019a <.do_clear_bss_start>:
     19a:	a8 32       	cpi	r26, 0x28	; 40
     19c:	b1 07       	cpc	r27, r17
     19e:	e1 f7       	brne	.-8      	; 0x198 <.do_clear_bss_loop>
     1a0:	0e 94 63 12 	call	0x24c6	; 0x24c6 <main>
     1a4:	0c 94 90 1c 	jmp	0x3920	; 0x3920 <_exit>

000001a8 <__bad_interrupt>:
     1a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001ac <lcd_set_4bit>:
int i;


/*****Function to Reset LCD*****/
void lcd_set_4bit()
{
     1ac:	0f 93       	push	r16
     1ae:	1f 93       	push	r17
     1b0:	df 93       	push	r29
     1b2:	cf 93       	push	r28
     1b4:	cd b7       	in	r28, 0x3d	; 61
     1b6:	de b7       	in	r29, 0x3e	; 62
     1b8:	c0 57       	subi	r28, 0x70	; 112
     1ba:	d0 40       	sbci	r29, 0x00	; 0
     1bc:	0f b6       	in	r0, 0x3f	; 63
     1be:	f8 94       	cli
     1c0:	de bf       	out	0x3e, r29	; 62
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	cd bf       	out	0x3d, r28	; 61
     1c6:	fe 01       	movw	r30, r28
     1c8:	e3 59       	subi	r30, 0x93	; 147
     1ca:	ff 4f       	sbci	r31, 0xFF	; 255
     1cc:	80 e0       	ldi	r24, 0x00	; 0
     1ce:	90 e0       	ldi	r25, 0x00	; 0
     1d0:	a0 e8       	ldi	r26, 0x80	; 128
     1d2:	bf e3       	ldi	r27, 0x3F	; 63
     1d4:	80 83       	st	Z, r24
     1d6:	91 83       	std	Z+1, r25	; 0x01
     1d8:	a2 83       	std	Z+2, r26	; 0x02
     1da:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     1dc:	8e 01       	movw	r16, r28
     1de:	07 59       	subi	r16, 0x97	; 151
     1e0:	1f 4f       	sbci	r17, 0xFF	; 255
     1e2:	fe 01       	movw	r30, r28
     1e4:	e3 59       	subi	r30, 0x93	; 147
     1e6:	ff 4f       	sbci	r31, 0xFF	; 255
     1e8:	60 81       	ld	r22, Z
     1ea:	71 81       	ldd	r23, Z+1	; 0x01
     1ec:	82 81       	ldd	r24, Z+2	; 0x02
     1ee:	93 81       	ldd	r25, Z+3	; 0x03
     1f0:	2d ec       	ldi	r18, 0xCD	; 205
     1f2:	3c ec       	ldi	r19, 0xCC	; 204
     1f4:	4c e2       	ldi	r20, 0x2C	; 44
     1f6:	55 e4       	ldi	r21, 0x45	; 69
     1f8:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     1fc:	dc 01       	movw	r26, r24
     1fe:	cb 01       	movw	r24, r22
     200:	f8 01       	movw	r30, r16
     202:	80 83       	st	Z, r24
     204:	91 83       	std	Z+1, r25	; 0x01
     206:	a2 83       	std	Z+2, r26	; 0x02
     208:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     20a:	fe 01       	movw	r30, r28
     20c:	e7 59       	subi	r30, 0x97	; 151
     20e:	ff 4f       	sbci	r31, 0xFF	; 255
     210:	60 81       	ld	r22, Z
     212:	71 81       	ldd	r23, Z+1	; 0x01
     214:	82 81       	ldd	r24, Z+2	; 0x02
     216:	93 81       	ldd	r25, Z+3	; 0x03
     218:	20 e0       	ldi	r18, 0x00	; 0
     21a:	30 e0       	ldi	r19, 0x00	; 0
     21c:	40 e8       	ldi	r20, 0x80	; 128
     21e:	5f e3       	ldi	r21, 0x3F	; 63
     220:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     224:	88 23       	and	r24, r24
     226:	44 f4       	brge	.+16     	; 0x238 <lcd_set_4bit+0x8c>
		__ticks = 1;
     228:	fe 01       	movw	r30, r28
     22a:	e9 59       	subi	r30, 0x99	; 153
     22c:	ff 4f       	sbci	r31, 0xFF	; 255
     22e:	81 e0       	ldi	r24, 0x01	; 1
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	91 83       	std	Z+1, r25	; 0x01
     234:	80 83       	st	Z, r24
     236:	64 c0       	rjmp	.+200    	; 0x300 <lcd_set_4bit+0x154>
	else if (__tmp > 65535)
     238:	fe 01       	movw	r30, r28
     23a:	e7 59       	subi	r30, 0x97	; 151
     23c:	ff 4f       	sbci	r31, 0xFF	; 255
     23e:	60 81       	ld	r22, Z
     240:	71 81       	ldd	r23, Z+1	; 0x01
     242:	82 81       	ldd	r24, Z+2	; 0x02
     244:	93 81       	ldd	r25, Z+3	; 0x03
     246:	20 e0       	ldi	r18, 0x00	; 0
     248:	3f ef       	ldi	r19, 0xFF	; 255
     24a:	4f e7       	ldi	r20, 0x7F	; 127
     24c:	57 e4       	ldi	r21, 0x47	; 71
     24e:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     252:	18 16       	cp	r1, r24
     254:	0c f0       	brlt	.+2      	; 0x258 <lcd_set_4bit+0xac>
     256:	43 c0       	rjmp	.+134    	; 0x2de <lcd_set_4bit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     258:	fe 01       	movw	r30, r28
     25a:	e3 59       	subi	r30, 0x93	; 147
     25c:	ff 4f       	sbci	r31, 0xFF	; 255
     25e:	60 81       	ld	r22, Z
     260:	71 81       	ldd	r23, Z+1	; 0x01
     262:	82 81       	ldd	r24, Z+2	; 0x02
     264:	93 81       	ldd	r25, Z+3	; 0x03
     266:	20 e0       	ldi	r18, 0x00	; 0
     268:	30 e0       	ldi	r19, 0x00	; 0
     26a:	40 e2       	ldi	r20, 0x20	; 32
     26c:	51 e4       	ldi	r21, 0x41	; 65
     26e:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     272:	dc 01       	movw	r26, r24
     274:	cb 01       	movw	r24, r22
     276:	8e 01       	movw	r16, r28
     278:	09 59       	subi	r16, 0x99	; 153
     27a:	1f 4f       	sbci	r17, 0xFF	; 255
     27c:	bc 01       	movw	r22, r24
     27e:	cd 01       	movw	r24, r26
     280:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     284:	dc 01       	movw	r26, r24
     286:	cb 01       	movw	r24, r22
     288:	f8 01       	movw	r30, r16
     28a:	91 83       	std	Z+1, r25	; 0x01
     28c:	80 83       	st	Z, r24
     28e:	1f c0       	rjmp	.+62     	; 0x2ce <lcd_set_4bit+0x122>
     290:	fe 01       	movw	r30, r28
     292:	eb 59       	subi	r30, 0x9B	; 155
     294:	ff 4f       	sbci	r31, 0xFF	; 255
     296:	84 e1       	ldi	r24, 0x14	; 20
     298:	91 e0       	ldi	r25, 0x01	; 1
     29a:	91 83       	std	Z+1, r25	; 0x01
     29c:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     29e:	fe 01       	movw	r30, r28
     2a0:	eb 59       	subi	r30, 0x9B	; 155
     2a2:	ff 4f       	sbci	r31, 0xFF	; 255
     2a4:	80 81       	ld	r24, Z
     2a6:	91 81       	ldd	r25, Z+1	; 0x01
     2a8:	01 97       	sbiw	r24, 0x01	; 1
     2aa:	f1 f7       	brne	.-4      	; 0x2a8 <lcd_set_4bit+0xfc>
     2ac:	fe 01       	movw	r30, r28
     2ae:	eb 59       	subi	r30, 0x9B	; 155
     2b0:	ff 4f       	sbci	r31, 0xFF	; 255
     2b2:	91 83       	std	Z+1, r25	; 0x01
     2b4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     2b6:	de 01       	movw	r26, r28
     2b8:	a9 59       	subi	r26, 0x99	; 153
     2ba:	bf 4f       	sbci	r27, 0xFF	; 255
     2bc:	fe 01       	movw	r30, r28
     2be:	e9 59       	subi	r30, 0x99	; 153
     2c0:	ff 4f       	sbci	r31, 0xFF	; 255
     2c2:	80 81       	ld	r24, Z
     2c4:	91 81       	ldd	r25, Z+1	; 0x01
     2c6:	01 97       	sbiw	r24, 0x01	; 1
     2c8:	11 96       	adiw	r26, 0x01	; 1
     2ca:	9c 93       	st	X, r25
     2cc:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     2ce:	fe 01       	movw	r30, r28
     2d0:	e9 59       	subi	r30, 0x99	; 153
     2d2:	ff 4f       	sbci	r31, 0xFF	; 255
     2d4:	80 81       	ld	r24, Z
     2d6:	91 81       	ldd	r25, Z+1	; 0x01
     2d8:	00 97       	sbiw	r24, 0x00	; 0
     2da:	d1 f6       	brne	.-76     	; 0x290 <lcd_set_4bit+0xe4>
     2dc:	27 c0       	rjmp	.+78     	; 0x32c <lcd_set_4bit+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     2de:	8e 01       	movw	r16, r28
     2e0:	09 59       	subi	r16, 0x99	; 153
     2e2:	1f 4f       	sbci	r17, 0xFF	; 255
     2e4:	fe 01       	movw	r30, r28
     2e6:	e7 59       	subi	r30, 0x97	; 151
     2e8:	ff 4f       	sbci	r31, 0xFF	; 255
     2ea:	60 81       	ld	r22, Z
     2ec:	71 81       	ldd	r23, Z+1	; 0x01
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     2f6:	dc 01       	movw	r26, r24
     2f8:	cb 01       	movw	r24, r22
     2fa:	f8 01       	movw	r30, r16
     2fc:	91 83       	std	Z+1, r25	; 0x01
     2fe:	80 83       	st	Z, r24
     300:	de 01       	movw	r26, r28
     302:	ad 59       	subi	r26, 0x9D	; 157
     304:	bf 4f       	sbci	r27, 0xFF	; 255
     306:	fe 01       	movw	r30, r28
     308:	e9 59       	subi	r30, 0x99	; 153
     30a:	ff 4f       	sbci	r31, 0xFF	; 255
     30c:	80 81       	ld	r24, Z
     30e:	91 81       	ldd	r25, Z+1	; 0x01
     310:	8d 93       	st	X+, r24
     312:	9c 93       	st	X, r25
     314:	fe 01       	movw	r30, r28
     316:	ed 59       	subi	r30, 0x9D	; 157
     318:	ff 4f       	sbci	r31, 0xFF	; 255
     31a:	80 81       	ld	r24, Z
     31c:	91 81       	ldd	r25, Z+1	; 0x01
     31e:	01 97       	sbiw	r24, 0x01	; 1
     320:	f1 f7       	brne	.-4      	; 0x31e <lcd_set_4bit+0x172>
     322:	fe 01       	movw	r30, r28
     324:	ed 59       	subi	r30, 0x9D	; 157
     326:	ff 4f       	sbci	r31, 0xFF	; 255
     328:	91 83       	std	Z+1, r25	; 0x01
     32a:	80 83       	st	Z, r24
	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     32c:	a8 e2       	ldi	r26, 0x28	; 40
     32e:	b0 e0       	ldi	r27, 0x00	; 0
     330:	e8 e2       	ldi	r30, 0x28	; 40
     332:	f0 e0       	ldi	r31, 0x00	; 0
     334:	80 81       	ld	r24, Z
     336:	8e 7f       	andi	r24, 0xFE	; 254
     338:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     33a:	a8 e2       	ldi	r26, 0x28	; 40
     33c:	b0 e0       	ldi	r27, 0x00	; 0
     33e:	e8 e2       	ldi	r30, 0x28	; 40
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	8d 7f       	andi	r24, 0xFD	; 253
     346:	8c 93       	st	X, r24
	lcd_port = 0x30;				//Sending 3
     348:	e8 e2       	ldi	r30, 0x28	; 40
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	80 e3       	ldi	r24, 0x30	; 48
     34e:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
     350:	a8 e2       	ldi	r26, 0x28	; 40
     352:	b0 e0       	ldi	r27, 0x00	; 0
     354:	e8 e2       	ldi	r30, 0x28	; 40
     356:	f0 e0       	ldi	r31, 0x00	; 0
     358:	80 81       	ld	r24, Z
     35a:	84 60       	ori	r24, 0x04	; 4
     35c:	8c 93       	st	X, r24
     35e:	fe 01       	movw	r30, r28
     360:	e1 5a       	subi	r30, 0xA1	; 161
     362:	ff 4f       	sbci	r31, 0xFF	; 255
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	a0 ea       	ldi	r26, 0xA0	; 160
     36a:	b0 e4       	ldi	r27, 0x40	; 64
     36c:	80 83       	st	Z, r24
     36e:	91 83       	std	Z+1, r25	; 0x01
     370:	a2 83       	std	Z+2, r26	; 0x02
     372:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     374:	8e 01       	movw	r16, r28
     376:	05 5a       	subi	r16, 0xA5	; 165
     378:	1f 4f       	sbci	r17, 0xFF	; 255
     37a:	fe 01       	movw	r30, r28
     37c:	e1 5a       	subi	r30, 0xA1	; 161
     37e:	ff 4f       	sbci	r31, 0xFF	; 255
     380:	60 81       	ld	r22, Z
     382:	71 81       	ldd	r23, Z+1	; 0x01
     384:	82 81       	ldd	r24, Z+2	; 0x02
     386:	93 81       	ldd	r25, Z+3	; 0x03
     388:	2d ec       	ldi	r18, 0xCD	; 205
     38a:	3c ec       	ldi	r19, 0xCC	; 204
     38c:	4c e2       	ldi	r20, 0x2C	; 44
     38e:	55 e4       	ldi	r21, 0x45	; 69
     390:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     394:	dc 01       	movw	r26, r24
     396:	cb 01       	movw	r24, r22
     398:	f8 01       	movw	r30, r16
     39a:	80 83       	st	Z, r24
     39c:	91 83       	std	Z+1, r25	; 0x01
     39e:	a2 83       	std	Z+2, r26	; 0x02
     3a0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     3a2:	fe 01       	movw	r30, r28
     3a4:	e5 5a       	subi	r30, 0xA5	; 165
     3a6:	ff 4f       	sbci	r31, 0xFF	; 255
     3a8:	60 81       	ld	r22, Z
     3aa:	71 81       	ldd	r23, Z+1	; 0x01
     3ac:	82 81       	ldd	r24, Z+2	; 0x02
     3ae:	93 81       	ldd	r25, Z+3	; 0x03
     3b0:	20 e0       	ldi	r18, 0x00	; 0
     3b2:	30 e0       	ldi	r19, 0x00	; 0
     3b4:	40 e8       	ldi	r20, 0x80	; 128
     3b6:	5f e3       	ldi	r21, 0x3F	; 63
     3b8:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     3bc:	88 23       	and	r24, r24
     3be:	44 f4       	brge	.+16     	; 0x3d0 <lcd_set_4bit+0x224>
		__ticks = 1;
     3c0:	fe 01       	movw	r30, r28
     3c2:	e7 5a       	subi	r30, 0xA7	; 167
     3c4:	ff 4f       	sbci	r31, 0xFF	; 255
     3c6:	81 e0       	ldi	r24, 0x01	; 1
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	91 83       	std	Z+1, r25	; 0x01
     3cc:	80 83       	st	Z, r24
     3ce:	64 c0       	rjmp	.+200    	; 0x498 <lcd_set_4bit+0x2ec>
	else if (__tmp > 65535)
     3d0:	fe 01       	movw	r30, r28
     3d2:	e5 5a       	subi	r30, 0xA5	; 165
     3d4:	ff 4f       	sbci	r31, 0xFF	; 255
     3d6:	60 81       	ld	r22, Z
     3d8:	71 81       	ldd	r23, Z+1	; 0x01
     3da:	82 81       	ldd	r24, Z+2	; 0x02
     3dc:	93 81       	ldd	r25, Z+3	; 0x03
     3de:	20 e0       	ldi	r18, 0x00	; 0
     3e0:	3f ef       	ldi	r19, 0xFF	; 255
     3e2:	4f e7       	ldi	r20, 0x7F	; 127
     3e4:	57 e4       	ldi	r21, 0x47	; 71
     3e6:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     3ea:	18 16       	cp	r1, r24
     3ec:	0c f0       	brlt	.+2      	; 0x3f0 <lcd_set_4bit+0x244>
     3ee:	43 c0       	rjmp	.+134    	; 0x476 <lcd_set_4bit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     3f0:	fe 01       	movw	r30, r28
     3f2:	e1 5a       	subi	r30, 0xA1	; 161
     3f4:	ff 4f       	sbci	r31, 0xFF	; 255
     3f6:	60 81       	ld	r22, Z
     3f8:	71 81       	ldd	r23, Z+1	; 0x01
     3fa:	82 81       	ldd	r24, Z+2	; 0x02
     3fc:	93 81       	ldd	r25, Z+3	; 0x03
     3fe:	20 e0       	ldi	r18, 0x00	; 0
     400:	30 e0       	ldi	r19, 0x00	; 0
     402:	40 e2       	ldi	r20, 0x20	; 32
     404:	51 e4       	ldi	r21, 0x41	; 65
     406:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     40a:	dc 01       	movw	r26, r24
     40c:	cb 01       	movw	r24, r22
     40e:	8e 01       	movw	r16, r28
     410:	07 5a       	subi	r16, 0xA7	; 167
     412:	1f 4f       	sbci	r17, 0xFF	; 255
     414:	bc 01       	movw	r22, r24
     416:	cd 01       	movw	r24, r26
     418:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     41c:	dc 01       	movw	r26, r24
     41e:	cb 01       	movw	r24, r22
     420:	f8 01       	movw	r30, r16
     422:	91 83       	std	Z+1, r25	; 0x01
     424:	80 83       	st	Z, r24
     426:	1f c0       	rjmp	.+62     	; 0x466 <lcd_set_4bit+0x2ba>
     428:	fe 01       	movw	r30, r28
     42a:	e9 5a       	subi	r30, 0xA9	; 169
     42c:	ff 4f       	sbci	r31, 0xFF	; 255
     42e:	84 e1       	ldi	r24, 0x14	; 20
     430:	91 e0       	ldi	r25, 0x01	; 1
     432:	91 83       	std	Z+1, r25	; 0x01
     434:	80 83       	st	Z, r24
     436:	fe 01       	movw	r30, r28
     438:	e9 5a       	subi	r30, 0xA9	; 169
     43a:	ff 4f       	sbci	r31, 0xFF	; 255
     43c:	80 81       	ld	r24, Z
     43e:	91 81       	ldd	r25, Z+1	; 0x01
     440:	01 97       	sbiw	r24, 0x01	; 1
     442:	f1 f7       	brne	.-4      	; 0x440 <lcd_set_4bit+0x294>
     444:	fe 01       	movw	r30, r28
     446:	e9 5a       	subi	r30, 0xA9	; 169
     448:	ff 4f       	sbci	r31, 0xFF	; 255
     44a:	91 83       	std	Z+1, r25	; 0x01
     44c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     44e:	de 01       	movw	r26, r28
     450:	a7 5a       	subi	r26, 0xA7	; 167
     452:	bf 4f       	sbci	r27, 0xFF	; 255
     454:	fe 01       	movw	r30, r28
     456:	e7 5a       	subi	r30, 0xA7	; 167
     458:	ff 4f       	sbci	r31, 0xFF	; 255
     45a:	80 81       	ld	r24, Z
     45c:	91 81       	ldd	r25, Z+1	; 0x01
     45e:	01 97       	sbiw	r24, 0x01	; 1
     460:	11 96       	adiw	r26, 0x01	; 1
     462:	9c 93       	st	X, r25
     464:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     466:	fe 01       	movw	r30, r28
     468:	e7 5a       	subi	r30, 0xA7	; 167
     46a:	ff 4f       	sbci	r31, 0xFF	; 255
     46c:	80 81       	ld	r24, Z
     46e:	91 81       	ldd	r25, Z+1	; 0x01
     470:	00 97       	sbiw	r24, 0x00	; 0
     472:	d1 f6       	brne	.-76     	; 0x428 <lcd_set_4bit+0x27c>
     474:	27 c0       	rjmp	.+78     	; 0x4c4 <lcd_set_4bit+0x318>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     476:	8e 01       	movw	r16, r28
     478:	07 5a       	subi	r16, 0xA7	; 167
     47a:	1f 4f       	sbci	r17, 0xFF	; 255
     47c:	fe 01       	movw	r30, r28
     47e:	e5 5a       	subi	r30, 0xA5	; 165
     480:	ff 4f       	sbci	r31, 0xFF	; 255
     482:	60 81       	ld	r22, Z
     484:	71 81       	ldd	r23, Z+1	; 0x01
     486:	82 81       	ldd	r24, Z+2	; 0x02
     488:	93 81       	ldd	r25, Z+3	; 0x03
     48a:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     48e:	dc 01       	movw	r26, r24
     490:	cb 01       	movw	r24, r22
     492:	f8 01       	movw	r30, r16
     494:	91 83       	std	Z+1, r25	; 0x01
     496:	80 83       	st	Z, r24
     498:	de 01       	movw	r26, r28
     49a:	ab 5a       	subi	r26, 0xAB	; 171
     49c:	bf 4f       	sbci	r27, 0xFF	; 255
     49e:	fe 01       	movw	r30, r28
     4a0:	e7 5a       	subi	r30, 0xA7	; 167
     4a2:	ff 4f       	sbci	r31, 0xFF	; 255
     4a4:	80 81       	ld	r24, Z
     4a6:	91 81       	ldd	r25, Z+1	; 0x01
     4a8:	8d 93       	st	X+, r24
     4aa:	9c 93       	st	X, r25
     4ac:	fe 01       	movw	r30, r28
     4ae:	eb 5a       	subi	r30, 0xAB	; 171
     4b0:	ff 4f       	sbci	r31, 0xFF	; 255
     4b2:	80 81       	ld	r24, Z
     4b4:	91 81       	ldd	r25, Z+1	; 0x01
     4b6:	01 97       	sbiw	r24, 0x01	; 1
     4b8:	f1 f7       	brne	.-4      	; 0x4b6 <lcd_set_4bit+0x30a>
     4ba:	fe 01       	movw	r30, r28
     4bc:	eb 5a       	subi	r30, 0xAB	; 171
     4be:	ff 4f       	sbci	r31, 0xFF	; 255
     4c0:	91 83       	std	Z+1, r25	; 0x01
     4c2:	80 83       	st	Z, r24
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     4c4:	a8 e2       	ldi	r26, 0x28	; 40
     4c6:	b0 e0       	ldi	r27, 0x00	; 0
     4c8:	e8 e2       	ldi	r30, 0x28	; 40
     4ca:	f0 e0       	ldi	r31, 0x00	; 0
     4cc:	80 81       	ld	r24, Z
     4ce:	8b 7f       	andi	r24, 0xFB	; 251
     4d0:	8c 93       	st	X, r24
     4d2:	fe 01       	movw	r30, r28
     4d4:	ef 5a       	subi	r30, 0xAF	; 175
     4d6:	ff 4f       	sbci	r31, 0xFF	; 255
     4d8:	80 e0       	ldi	r24, 0x00	; 0
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	a0 e8       	ldi	r26, 0x80	; 128
     4de:	bf e3       	ldi	r27, 0x3F	; 63
     4e0:	80 83       	st	Z, r24
     4e2:	91 83       	std	Z+1, r25	; 0x01
     4e4:	a2 83       	std	Z+2, r26	; 0x02
     4e6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     4e8:	8e 01       	movw	r16, r28
     4ea:	03 5b       	subi	r16, 0xB3	; 179
     4ec:	1f 4f       	sbci	r17, 0xFF	; 255
     4ee:	fe 01       	movw	r30, r28
     4f0:	ef 5a       	subi	r30, 0xAF	; 175
     4f2:	ff 4f       	sbci	r31, 0xFF	; 255
     4f4:	60 81       	ld	r22, Z
     4f6:	71 81       	ldd	r23, Z+1	; 0x01
     4f8:	82 81       	ldd	r24, Z+2	; 0x02
     4fa:	93 81       	ldd	r25, Z+3	; 0x03
     4fc:	2d ec       	ldi	r18, 0xCD	; 205
     4fe:	3c ec       	ldi	r19, 0xCC	; 204
     500:	4c e2       	ldi	r20, 0x2C	; 44
     502:	55 e4       	ldi	r21, 0x45	; 69
     504:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     508:	dc 01       	movw	r26, r24
     50a:	cb 01       	movw	r24, r22
     50c:	f8 01       	movw	r30, r16
     50e:	80 83       	st	Z, r24
     510:	91 83       	std	Z+1, r25	; 0x01
     512:	a2 83       	std	Z+2, r26	; 0x02
     514:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     516:	fe 01       	movw	r30, r28
     518:	e3 5b       	subi	r30, 0xB3	; 179
     51a:	ff 4f       	sbci	r31, 0xFF	; 255
     51c:	60 81       	ld	r22, Z
     51e:	71 81       	ldd	r23, Z+1	; 0x01
     520:	82 81       	ldd	r24, Z+2	; 0x02
     522:	93 81       	ldd	r25, Z+3	; 0x03
     524:	20 e0       	ldi	r18, 0x00	; 0
     526:	30 e0       	ldi	r19, 0x00	; 0
     528:	40 e8       	ldi	r20, 0x80	; 128
     52a:	5f e3       	ldi	r21, 0x3F	; 63
     52c:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     530:	88 23       	and	r24, r24
     532:	44 f4       	brge	.+16     	; 0x544 <lcd_set_4bit+0x398>
		__ticks = 1;
     534:	fe 01       	movw	r30, r28
     536:	e5 5b       	subi	r30, 0xB5	; 181
     538:	ff 4f       	sbci	r31, 0xFF	; 255
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	91 83       	std	Z+1, r25	; 0x01
     540:	80 83       	st	Z, r24
     542:	64 c0       	rjmp	.+200    	; 0x60c <lcd_set_4bit+0x460>
	else if (__tmp > 65535)
     544:	fe 01       	movw	r30, r28
     546:	e3 5b       	subi	r30, 0xB3	; 179
     548:	ff 4f       	sbci	r31, 0xFF	; 255
     54a:	60 81       	ld	r22, Z
     54c:	71 81       	ldd	r23, Z+1	; 0x01
     54e:	82 81       	ldd	r24, Z+2	; 0x02
     550:	93 81       	ldd	r25, Z+3	; 0x03
     552:	20 e0       	ldi	r18, 0x00	; 0
     554:	3f ef       	ldi	r19, 0xFF	; 255
     556:	4f e7       	ldi	r20, 0x7F	; 127
     558:	57 e4       	ldi	r21, 0x47	; 71
     55a:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     55e:	18 16       	cp	r1, r24
     560:	0c f0       	brlt	.+2      	; 0x564 <lcd_set_4bit+0x3b8>
     562:	43 c0       	rjmp	.+134    	; 0x5ea <lcd_set_4bit+0x43e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     564:	fe 01       	movw	r30, r28
     566:	ef 5a       	subi	r30, 0xAF	; 175
     568:	ff 4f       	sbci	r31, 0xFF	; 255
     56a:	60 81       	ld	r22, Z
     56c:	71 81       	ldd	r23, Z+1	; 0x01
     56e:	82 81       	ldd	r24, Z+2	; 0x02
     570:	93 81       	ldd	r25, Z+3	; 0x03
     572:	20 e0       	ldi	r18, 0x00	; 0
     574:	30 e0       	ldi	r19, 0x00	; 0
     576:	40 e2       	ldi	r20, 0x20	; 32
     578:	51 e4       	ldi	r21, 0x41	; 65
     57a:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     57e:	dc 01       	movw	r26, r24
     580:	cb 01       	movw	r24, r22
     582:	8e 01       	movw	r16, r28
     584:	05 5b       	subi	r16, 0xB5	; 181
     586:	1f 4f       	sbci	r17, 0xFF	; 255
     588:	bc 01       	movw	r22, r24
     58a:	cd 01       	movw	r24, r26
     58c:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     590:	dc 01       	movw	r26, r24
     592:	cb 01       	movw	r24, r22
     594:	f8 01       	movw	r30, r16
     596:	91 83       	std	Z+1, r25	; 0x01
     598:	80 83       	st	Z, r24
     59a:	1f c0       	rjmp	.+62     	; 0x5da <lcd_set_4bit+0x42e>
     59c:	fe 01       	movw	r30, r28
     59e:	e7 5b       	subi	r30, 0xB7	; 183
     5a0:	ff 4f       	sbci	r31, 0xFF	; 255
     5a2:	84 e1       	ldi	r24, 0x14	; 20
     5a4:	91 e0       	ldi	r25, 0x01	; 1
     5a6:	91 83       	std	Z+1, r25	; 0x01
     5a8:	80 83       	st	Z, r24
     5aa:	fe 01       	movw	r30, r28
     5ac:	e7 5b       	subi	r30, 0xB7	; 183
     5ae:	ff 4f       	sbci	r31, 0xFF	; 255
     5b0:	80 81       	ld	r24, Z
     5b2:	91 81       	ldd	r25, Z+1	; 0x01
     5b4:	01 97       	sbiw	r24, 0x01	; 1
     5b6:	f1 f7       	brne	.-4      	; 0x5b4 <lcd_set_4bit+0x408>
     5b8:	fe 01       	movw	r30, r28
     5ba:	e7 5b       	subi	r30, 0xB7	; 183
     5bc:	ff 4f       	sbci	r31, 0xFF	; 255
     5be:	91 83       	std	Z+1, r25	; 0x01
     5c0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     5c2:	de 01       	movw	r26, r28
     5c4:	a5 5b       	subi	r26, 0xB5	; 181
     5c6:	bf 4f       	sbci	r27, 0xFF	; 255
     5c8:	fe 01       	movw	r30, r28
     5ca:	e5 5b       	subi	r30, 0xB5	; 181
     5cc:	ff 4f       	sbci	r31, 0xFF	; 255
     5ce:	80 81       	ld	r24, Z
     5d0:	91 81       	ldd	r25, Z+1	; 0x01
     5d2:	01 97       	sbiw	r24, 0x01	; 1
     5d4:	11 96       	adiw	r26, 0x01	; 1
     5d6:	9c 93       	st	X, r25
     5d8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     5da:	fe 01       	movw	r30, r28
     5dc:	e5 5b       	subi	r30, 0xB5	; 181
     5de:	ff 4f       	sbci	r31, 0xFF	; 255
     5e0:	80 81       	ld	r24, Z
     5e2:	91 81       	ldd	r25, Z+1	; 0x01
     5e4:	00 97       	sbiw	r24, 0x00	; 0
     5e6:	d1 f6       	brne	.-76     	; 0x59c <lcd_set_4bit+0x3f0>
     5e8:	27 c0       	rjmp	.+78     	; 0x638 <lcd_set_4bit+0x48c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     5ea:	8e 01       	movw	r16, r28
     5ec:	05 5b       	subi	r16, 0xB5	; 181
     5ee:	1f 4f       	sbci	r17, 0xFF	; 255
     5f0:	fe 01       	movw	r30, r28
     5f2:	e3 5b       	subi	r30, 0xB3	; 179
     5f4:	ff 4f       	sbci	r31, 0xFF	; 255
     5f6:	60 81       	ld	r22, Z
     5f8:	71 81       	ldd	r23, Z+1	; 0x01
     5fa:	82 81       	ldd	r24, Z+2	; 0x02
     5fc:	93 81       	ldd	r25, Z+3	; 0x03
     5fe:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     602:	dc 01       	movw	r26, r24
     604:	cb 01       	movw	r24, r22
     606:	f8 01       	movw	r30, r16
     608:	91 83       	std	Z+1, r25	; 0x01
     60a:	80 83       	st	Z, r24
     60c:	de 01       	movw	r26, r28
     60e:	a9 5b       	subi	r26, 0xB9	; 185
     610:	bf 4f       	sbci	r27, 0xFF	; 255
     612:	fe 01       	movw	r30, r28
     614:	e5 5b       	subi	r30, 0xB5	; 181
     616:	ff 4f       	sbci	r31, 0xFF	; 255
     618:	80 81       	ld	r24, Z
     61a:	91 81       	ldd	r25, Z+1	; 0x01
     61c:	8d 93       	st	X+, r24
     61e:	9c 93       	st	X, r25
     620:	fe 01       	movw	r30, r28
     622:	e9 5b       	subi	r30, 0xB9	; 185
     624:	ff 4f       	sbci	r31, 0xFF	; 255
     626:	80 81       	ld	r24, Z
     628:	91 81       	ldd	r25, Z+1	; 0x01
     62a:	01 97       	sbiw	r24, 0x01	; 1
     62c:	f1 f7       	brne	.-4      	; 0x62a <lcd_set_4bit+0x47e>
     62e:	fe 01       	movw	r30, r28
     630:	e9 5b       	subi	r30, 0xB9	; 185
     632:	ff 4f       	sbci	r31, 0xFF	; 255
     634:	91 83       	std	Z+1, r25	; 0x01
     636:	80 83       	st	Z, r24

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     638:	a8 e2       	ldi	r26, 0x28	; 40
     63a:	b0 e0       	ldi	r27, 0x00	; 0
     63c:	e8 e2       	ldi	r30, 0x28	; 40
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	80 81       	ld	r24, Z
     642:	8e 7f       	andi	r24, 0xFE	; 254
     644:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     646:	a8 e2       	ldi	r26, 0x28	; 40
     648:	b0 e0       	ldi	r27, 0x00	; 0
     64a:	e8 e2       	ldi	r30, 0x28	; 40
     64c:	f0 e0       	ldi	r31, 0x00	; 0
     64e:	80 81       	ld	r24, Z
     650:	8d 7f       	andi	r24, 0xFD	; 253
     652:	8c 93       	st	X, r24
	lcd_port = 0x30;				//Sending 3
     654:	e8 e2       	ldi	r30, 0x28	; 40
     656:	f0 e0       	ldi	r31, 0x00	; 0
     658:	80 e3       	ldi	r24, 0x30	; 48
     65a:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
     65c:	a8 e2       	ldi	r26, 0x28	; 40
     65e:	b0 e0       	ldi	r27, 0x00	; 0
     660:	e8 e2       	ldi	r30, 0x28	; 40
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	80 81       	ld	r24, Z
     666:	84 60       	ori	r24, 0x04	; 4
     668:	8c 93       	st	X, r24
     66a:	fe 01       	movw	r30, r28
     66c:	ed 5b       	subi	r30, 0xBD	; 189
     66e:	ff 4f       	sbci	r31, 0xFF	; 255
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	a0 ea       	ldi	r26, 0xA0	; 160
     676:	b0 e4       	ldi	r27, 0x40	; 64
     678:	80 83       	st	Z, r24
     67a:	91 83       	std	Z+1, r25	; 0x01
     67c:	a2 83       	std	Z+2, r26	; 0x02
     67e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     680:	8e 01       	movw	r16, r28
     682:	01 5c       	subi	r16, 0xC1	; 193
     684:	1f 4f       	sbci	r17, 0xFF	; 255
     686:	fe 01       	movw	r30, r28
     688:	ed 5b       	subi	r30, 0xBD	; 189
     68a:	ff 4f       	sbci	r31, 0xFF	; 255
     68c:	60 81       	ld	r22, Z
     68e:	71 81       	ldd	r23, Z+1	; 0x01
     690:	82 81       	ldd	r24, Z+2	; 0x02
     692:	93 81       	ldd	r25, Z+3	; 0x03
     694:	2d ec       	ldi	r18, 0xCD	; 205
     696:	3c ec       	ldi	r19, 0xCC	; 204
     698:	4c e2       	ldi	r20, 0x2C	; 44
     69a:	55 e4       	ldi	r21, 0x45	; 69
     69c:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     6a0:	dc 01       	movw	r26, r24
     6a2:	cb 01       	movw	r24, r22
     6a4:	f8 01       	movw	r30, r16
     6a6:	80 83       	st	Z, r24
     6a8:	91 83       	std	Z+1, r25	; 0x01
     6aa:	a2 83       	std	Z+2, r26	; 0x02
     6ac:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     6ae:	fe 01       	movw	r30, r28
     6b0:	ff 96       	adiw	r30, 0x3f	; 63
     6b2:	60 81       	ld	r22, Z
     6b4:	71 81       	ldd	r23, Z+1	; 0x01
     6b6:	82 81       	ldd	r24, Z+2	; 0x02
     6b8:	93 81       	ldd	r25, Z+3	; 0x03
     6ba:	20 e0       	ldi	r18, 0x00	; 0
     6bc:	30 e0       	ldi	r19, 0x00	; 0
     6be:	40 e8       	ldi	r20, 0x80	; 128
     6c0:	5f e3       	ldi	r21, 0x3F	; 63
     6c2:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     6c6:	88 23       	and	r24, r24
     6c8:	2c f4       	brge	.+10     	; 0x6d4 <lcd_set_4bit+0x528>
		__ticks = 1;
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	90 e0       	ldi	r25, 0x00	; 0
     6ce:	9e af       	std	Y+62, r25	; 0x3e
     6d0:	8d af       	std	Y+61, r24	; 0x3d
     6d2:	46 c0       	rjmp	.+140    	; 0x760 <lcd_set_4bit+0x5b4>
	else if (__tmp > 65535)
     6d4:	fe 01       	movw	r30, r28
     6d6:	ff 96       	adiw	r30, 0x3f	; 63
     6d8:	60 81       	ld	r22, Z
     6da:	71 81       	ldd	r23, Z+1	; 0x01
     6dc:	82 81       	ldd	r24, Z+2	; 0x02
     6de:	93 81       	ldd	r25, Z+3	; 0x03
     6e0:	20 e0       	ldi	r18, 0x00	; 0
     6e2:	3f ef       	ldi	r19, 0xFF	; 255
     6e4:	4f e7       	ldi	r20, 0x7F	; 127
     6e6:	57 e4       	ldi	r21, 0x47	; 71
     6e8:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     6ec:	18 16       	cp	r1, r24
     6ee:	64 f5       	brge	.+88     	; 0x748 <lcd_set_4bit+0x59c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     6f0:	fe 01       	movw	r30, r28
     6f2:	ed 5b       	subi	r30, 0xBD	; 189
     6f4:	ff 4f       	sbci	r31, 0xFF	; 255
     6f6:	60 81       	ld	r22, Z
     6f8:	71 81       	ldd	r23, Z+1	; 0x01
     6fa:	82 81       	ldd	r24, Z+2	; 0x02
     6fc:	93 81       	ldd	r25, Z+3	; 0x03
     6fe:	20 e0       	ldi	r18, 0x00	; 0
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	40 e2       	ldi	r20, 0x20	; 32
     704:	51 e4       	ldi	r21, 0x41	; 65
     706:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     70a:	dc 01       	movw	r26, r24
     70c:	cb 01       	movw	r24, r22
     70e:	bc 01       	movw	r22, r24
     710:	cd 01       	movw	r24, r26
     712:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     716:	dc 01       	movw	r26, r24
     718:	cb 01       	movw	r24, r22
     71a:	9e af       	std	Y+62, r25	; 0x3e
     71c:	8d af       	std	Y+61, r24	; 0x3d
     71e:	0f c0       	rjmp	.+30     	; 0x73e <lcd_set_4bit+0x592>
     720:	84 e1       	ldi	r24, 0x14	; 20
     722:	91 e0       	ldi	r25, 0x01	; 1
     724:	9c af       	std	Y+60, r25	; 0x3c
     726:	8b af       	std	Y+59, r24	; 0x3b
     728:	8b ad       	ldd	r24, Y+59	; 0x3b
     72a:	9c ad       	ldd	r25, Y+60	; 0x3c
     72c:	01 97       	sbiw	r24, 0x01	; 1
     72e:	f1 f7       	brne	.-4      	; 0x72c <lcd_set_4bit+0x580>
     730:	9c af       	std	Y+60, r25	; 0x3c
     732:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     734:	8d ad       	ldd	r24, Y+61	; 0x3d
     736:	9e ad       	ldd	r25, Y+62	; 0x3e
     738:	01 97       	sbiw	r24, 0x01	; 1
     73a:	9e af       	std	Y+62, r25	; 0x3e
     73c:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     73e:	8d ad       	ldd	r24, Y+61	; 0x3d
     740:	9e ad       	ldd	r25, Y+62	; 0x3e
     742:	00 97       	sbiw	r24, 0x00	; 0
     744:	69 f7       	brne	.-38     	; 0x720 <lcd_set_4bit+0x574>
     746:	16 c0       	rjmp	.+44     	; 0x774 <lcd_set_4bit+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     748:	fe 01       	movw	r30, r28
     74a:	ff 96       	adiw	r30, 0x3f	; 63
     74c:	60 81       	ld	r22, Z
     74e:	71 81       	ldd	r23, Z+1	; 0x01
     750:	82 81       	ldd	r24, Z+2	; 0x02
     752:	93 81       	ldd	r25, Z+3	; 0x03
     754:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     758:	dc 01       	movw	r26, r24
     75a:	cb 01       	movw	r24, r22
     75c:	9e af       	std	Y+62, r25	; 0x3e
     75e:	8d af       	std	Y+61, r24	; 0x3d
     760:	8d ad       	ldd	r24, Y+61	; 0x3d
     762:	9e ad       	ldd	r25, Y+62	; 0x3e
     764:	9a af       	std	Y+58, r25	; 0x3a
     766:	89 af       	std	Y+57, r24	; 0x39
     768:	89 ad       	ldd	r24, Y+57	; 0x39
     76a:	9a ad       	ldd	r25, Y+58	; 0x3a
     76c:	01 97       	sbiw	r24, 0x01	; 1
     76e:	f1 f7       	brne	.-4      	; 0x76c <lcd_set_4bit+0x5c0>
     770:	9a af       	std	Y+58, r25	; 0x3a
     772:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     774:	a8 e2       	ldi	r26, 0x28	; 40
     776:	b0 e0       	ldi	r27, 0x00	; 0
     778:	e8 e2       	ldi	r30, 0x28	; 40
     77a:	f0 e0       	ldi	r31, 0x00	; 0
     77c:	80 81       	ld	r24, Z
     77e:	8b 7f       	andi	r24, 0xFB	; 251
     780:	8c 93       	st	X, r24
     782:	80 e0       	ldi	r24, 0x00	; 0
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	a0 e8       	ldi	r26, 0x80	; 128
     788:	bf e3       	ldi	r27, 0x3F	; 63
     78a:	8d ab       	std	Y+53, r24	; 0x35
     78c:	9e ab       	std	Y+54, r25	; 0x36
     78e:	af ab       	std	Y+55, r26	; 0x37
     790:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     792:	6d a9       	ldd	r22, Y+53	; 0x35
     794:	7e a9       	ldd	r23, Y+54	; 0x36
     796:	8f a9       	ldd	r24, Y+55	; 0x37
     798:	98 ad       	ldd	r25, Y+56	; 0x38
     79a:	2d ec       	ldi	r18, 0xCD	; 205
     79c:	3c ec       	ldi	r19, 0xCC	; 204
     79e:	4c e2       	ldi	r20, 0x2C	; 44
     7a0:	55 e4       	ldi	r21, 0x45	; 69
     7a2:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     7a6:	dc 01       	movw	r26, r24
     7a8:	cb 01       	movw	r24, r22
     7aa:	89 ab       	std	Y+49, r24	; 0x31
     7ac:	9a ab       	std	Y+50, r25	; 0x32
     7ae:	ab ab       	std	Y+51, r26	; 0x33
     7b0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     7b2:	69 a9       	ldd	r22, Y+49	; 0x31
     7b4:	7a a9       	ldd	r23, Y+50	; 0x32
     7b6:	8b a9       	ldd	r24, Y+51	; 0x33
     7b8:	9c a9       	ldd	r25, Y+52	; 0x34
     7ba:	20 e0       	ldi	r18, 0x00	; 0
     7bc:	30 e0       	ldi	r19, 0x00	; 0
     7be:	40 e8       	ldi	r20, 0x80	; 128
     7c0:	5f e3       	ldi	r21, 0x3F	; 63
     7c2:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     7c6:	88 23       	and	r24, r24
     7c8:	2c f4       	brge	.+10     	; 0x7d4 <lcd_set_4bit+0x628>
		__ticks = 1;
     7ca:	81 e0       	ldi	r24, 0x01	; 1
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	98 ab       	std	Y+48, r25	; 0x30
     7d0:	8f a7       	std	Y+47, r24	; 0x2f
     7d2:	3f c0       	rjmp	.+126    	; 0x852 <lcd_set_4bit+0x6a6>
	else if (__tmp > 65535)
     7d4:	69 a9       	ldd	r22, Y+49	; 0x31
     7d6:	7a a9       	ldd	r23, Y+50	; 0x32
     7d8:	8b a9       	ldd	r24, Y+51	; 0x33
     7da:	9c a9       	ldd	r25, Y+52	; 0x34
     7dc:	20 e0       	ldi	r18, 0x00	; 0
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f e7       	ldi	r20, 0x7F	; 127
     7e2:	57 e4       	ldi	r21, 0x47	; 71
     7e4:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     7e8:	18 16       	cp	r1, r24
     7ea:	4c f5       	brge	.+82     	; 0x83e <lcd_set_4bit+0x692>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     7ec:	6d a9       	ldd	r22, Y+53	; 0x35
     7ee:	7e a9       	ldd	r23, Y+54	; 0x36
     7f0:	8f a9       	ldd	r24, Y+55	; 0x37
     7f2:	98 ad       	ldd	r25, Y+56	; 0x38
     7f4:	20 e0       	ldi	r18, 0x00	; 0
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	40 e2       	ldi	r20, 0x20	; 32
     7fa:	51 e4       	ldi	r21, 0x41	; 65
     7fc:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     800:	dc 01       	movw	r26, r24
     802:	cb 01       	movw	r24, r22
     804:	bc 01       	movw	r22, r24
     806:	cd 01       	movw	r24, r26
     808:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     80c:	dc 01       	movw	r26, r24
     80e:	cb 01       	movw	r24, r22
     810:	98 ab       	std	Y+48, r25	; 0x30
     812:	8f a7       	std	Y+47, r24	; 0x2f
     814:	0f c0       	rjmp	.+30     	; 0x834 <lcd_set_4bit+0x688>
     816:	84 e1       	ldi	r24, 0x14	; 20
     818:	91 e0       	ldi	r25, 0x01	; 1
     81a:	9e a7       	std	Y+46, r25	; 0x2e
     81c:	8d a7       	std	Y+45, r24	; 0x2d
     81e:	8d a5       	ldd	r24, Y+45	; 0x2d
     820:	9e a5       	ldd	r25, Y+46	; 0x2e
     822:	01 97       	sbiw	r24, 0x01	; 1
     824:	f1 f7       	brne	.-4      	; 0x822 <lcd_set_4bit+0x676>
     826:	9e a7       	std	Y+46, r25	; 0x2e
     828:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     82a:	8f a5       	ldd	r24, Y+47	; 0x2f
     82c:	98 a9       	ldd	r25, Y+48	; 0x30
     82e:	01 97       	sbiw	r24, 0x01	; 1
     830:	98 ab       	std	Y+48, r25	; 0x30
     832:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     834:	8f a5       	ldd	r24, Y+47	; 0x2f
     836:	98 a9       	ldd	r25, Y+48	; 0x30
     838:	00 97       	sbiw	r24, 0x00	; 0
     83a:	69 f7       	brne	.-38     	; 0x816 <lcd_set_4bit+0x66a>
     83c:	14 c0       	rjmp	.+40     	; 0x866 <lcd_set_4bit+0x6ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     83e:	69 a9       	ldd	r22, Y+49	; 0x31
     840:	7a a9       	ldd	r23, Y+50	; 0x32
     842:	8b a9       	ldd	r24, Y+51	; 0x33
     844:	9c a9       	ldd	r25, Y+52	; 0x34
     846:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     84a:	dc 01       	movw	r26, r24
     84c:	cb 01       	movw	r24, r22
     84e:	98 ab       	std	Y+48, r25	; 0x30
     850:	8f a7       	std	Y+47, r24	; 0x2f
     852:	8f a5       	ldd	r24, Y+47	; 0x2f
     854:	98 a9       	ldd	r25, Y+48	; 0x30
     856:	9c a7       	std	Y+44, r25	; 0x2c
     858:	8b a7       	std	Y+43, r24	; 0x2b
     85a:	8b a5       	ldd	r24, Y+43	; 0x2b
     85c:	9c a5       	ldd	r25, Y+44	; 0x2c
     85e:	01 97       	sbiw	r24, 0x01	; 1
     860:	f1 f7       	brne	.-4      	; 0x85e <lcd_set_4bit+0x6b2>
     862:	9c a7       	std	Y+44, r25	; 0x2c
     864:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     866:	a8 e2       	ldi	r26, 0x28	; 40
     868:	b0 e0       	ldi	r27, 0x00	; 0
     86a:	e8 e2       	ldi	r30, 0x28	; 40
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	80 81       	ld	r24, Z
     870:	8e 7f       	andi	r24, 0xFE	; 254
     872:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     874:	a8 e2       	ldi	r26, 0x28	; 40
     876:	b0 e0       	ldi	r27, 0x00	; 0
     878:	e8 e2       	ldi	r30, 0x28	; 40
     87a:	f0 e0       	ldi	r31, 0x00	; 0
     87c:	80 81       	ld	r24, Z
     87e:	8d 7f       	andi	r24, 0xFD	; 253
     880:	8c 93       	st	X, r24
	lcd_port = 0x30;				//Sending 3
     882:	e8 e2       	ldi	r30, 0x28	; 40
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	80 e3       	ldi	r24, 0x30	; 48
     888:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
     88a:	a8 e2       	ldi	r26, 0x28	; 40
     88c:	b0 e0       	ldi	r27, 0x00	; 0
     88e:	e8 e2       	ldi	r30, 0x28	; 40
     890:	f0 e0       	ldi	r31, 0x00	; 0
     892:	80 81       	ld	r24, Z
     894:	84 60       	ori	r24, 0x04	; 4
     896:	8c 93       	st	X, r24
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	a0 ea       	ldi	r26, 0xA0	; 160
     89e:	b0 e4       	ldi	r27, 0x40	; 64
     8a0:	8f a3       	std	Y+39, r24	; 0x27
     8a2:	98 a7       	std	Y+40, r25	; 0x28
     8a4:	a9 a7       	std	Y+41, r26	; 0x29
     8a6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     8a8:	6f a1       	ldd	r22, Y+39	; 0x27
     8aa:	78 a5       	ldd	r23, Y+40	; 0x28
     8ac:	89 a5       	ldd	r24, Y+41	; 0x29
     8ae:	9a a5       	ldd	r25, Y+42	; 0x2a
     8b0:	2d ec       	ldi	r18, 0xCD	; 205
     8b2:	3c ec       	ldi	r19, 0xCC	; 204
     8b4:	4c e2       	ldi	r20, 0x2C	; 44
     8b6:	55 e4       	ldi	r21, 0x45	; 69
     8b8:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     8bc:	dc 01       	movw	r26, r24
     8be:	cb 01       	movw	r24, r22
     8c0:	8b a3       	std	Y+35, r24	; 0x23
     8c2:	9c a3       	std	Y+36, r25	; 0x24
     8c4:	ad a3       	std	Y+37, r26	; 0x25
     8c6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     8c8:	6b a1       	ldd	r22, Y+35	; 0x23
     8ca:	7c a1       	ldd	r23, Y+36	; 0x24
     8cc:	8d a1       	ldd	r24, Y+37	; 0x25
     8ce:	9e a1       	ldd	r25, Y+38	; 0x26
     8d0:	20 e0       	ldi	r18, 0x00	; 0
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	40 e8       	ldi	r20, 0x80	; 128
     8d6:	5f e3       	ldi	r21, 0x3F	; 63
     8d8:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     8dc:	88 23       	and	r24, r24
     8de:	2c f4       	brge	.+10     	; 0x8ea <lcd_set_4bit+0x73e>
		__ticks = 1;
     8e0:	81 e0       	ldi	r24, 0x01	; 1
     8e2:	90 e0       	ldi	r25, 0x00	; 0
     8e4:	9a a3       	std	Y+34, r25	; 0x22
     8e6:	89 a3       	std	Y+33, r24	; 0x21
     8e8:	3f c0       	rjmp	.+126    	; 0x968 <lcd_set_4bit+0x7bc>
	else if (__tmp > 65535)
     8ea:	6b a1       	ldd	r22, Y+35	; 0x23
     8ec:	7c a1       	ldd	r23, Y+36	; 0x24
     8ee:	8d a1       	ldd	r24, Y+37	; 0x25
     8f0:	9e a1       	ldd	r25, Y+38	; 0x26
     8f2:	20 e0       	ldi	r18, 0x00	; 0
     8f4:	3f ef       	ldi	r19, 0xFF	; 255
     8f6:	4f e7       	ldi	r20, 0x7F	; 127
     8f8:	57 e4       	ldi	r21, 0x47	; 71
     8fa:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     8fe:	18 16       	cp	r1, r24
     900:	4c f5       	brge	.+82     	; 0x954 <lcd_set_4bit+0x7a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     902:	6f a1       	ldd	r22, Y+39	; 0x27
     904:	78 a5       	ldd	r23, Y+40	; 0x28
     906:	89 a5       	ldd	r24, Y+41	; 0x29
     908:	9a a5       	ldd	r25, Y+42	; 0x2a
     90a:	20 e0       	ldi	r18, 0x00	; 0
     90c:	30 e0       	ldi	r19, 0x00	; 0
     90e:	40 e2       	ldi	r20, 0x20	; 32
     910:	51 e4       	ldi	r21, 0x41	; 65
     912:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     916:	dc 01       	movw	r26, r24
     918:	cb 01       	movw	r24, r22
     91a:	bc 01       	movw	r22, r24
     91c:	cd 01       	movw	r24, r26
     91e:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     922:	dc 01       	movw	r26, r24
     924:	cb 01       	movw	r24, r22
     926:	9a a3       	std	Y+34, r25	; 0x22
     928:	89 a3       	std	Y+33, r24	; 0x21
     92a:	0f c0       	rjmp	.+30     	; 0x94a <lcd_set_4bit+0x79e>
     92c:	84 e1       	ldi	r24, 0x14	; 20
     92e:	91 e0       	ldi	r25, 0x01	; 1
     930:	98 a3       	std	Y+32, r25	; 0x20
     932:	8f 8f       	std	Y+31, r24	; 0x1f
     934:	8f 8d       	ldd	r24, Y+31	; 0x1f
     936:	98 a1       	ldd	r25, Y+32	; 0x20
     938:	01 97       	sbiw	r24, 0x01	; 1
     93a:	f1 f7       	brne	.-4      	; 0x938 <lcd_set_4bit+0x78c>
     93c:	98 a3       	std	Y+32, r25	; 0x20
     93e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     940:	89 a1       	ldd	r24, Y+33	; 0x21
     942:	9a a1       	ldd	r25, Y+34	; 0x22
     944:	01 97       	sbiw	r24, 0x01	; 1
     946:	9a a3       	std	Y+34, r25	; 0x22
     948:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     94a:	89 a1       	ldd	r24, Y+33	; 0x21
     94c:	9a a1       	ldd	r25, Y+34	; 0x22
     94e:	00 97       	sbiw	r24, 0x00	; 0
     950:	69 f7       	brne	.-38     	; 0x92c <lcd_set_4bit+0x780>
     952:	14 c0       	rjmp	.+40     	; 0x97c <lcd_set_4bit+0x7d0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     954:	6b a1       	ldd	r22, Y+35	; 0x23
     956:	7c a1       	ldd	r23, Y+36	; 0x24
     958:	8d a1       	ldd	r24, Y+37	; 0x25
     95a:	9e a1       	ldd	r25, Y+38	; 0x26
     95c:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     960:	dc 01       	movw	r26, r24
     962:	cb 01       	movw	r24, r22
     964:	9a a3       	std	Y+34, r25	; 0x22
     966:	89 a3       	std	Y+33, r24	; 0x21
     968:	89 a1       	ldd	r24, Y+33	; 0x21
     96a:	9a a1       	ldd	r25, Y+34	; 0x22
     96c:	9e 8f       	std	Y+30, r25	; 0x1e
     96e:	8d 8f       	std	Y+29, r24	; 0x1d
     970:	8d 8d       	ldd	r24, Y+29	; 0x1d
     972:	9e 8d       	ldd	r25, Y+30	; 0x1e
     974:	01 97       	sbiw	r24, 0x01	; 1
     976:	f1 f7       	brne	.-4      	; 0x974 <lcd_set_4bit+0x7c8>
     978:	9e 8f       	std	Y+30, r25	; 0x1e
     97a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     97c:	a8 e2       	ldi	r26, 0x28	; 40
     97e:	b0 e0       	ldi	r27, 0x00	; 0
     980:	e8 e2       	ldi	r30, 0x28	; 40
     982:	f0 e0       	ldi	r31, 0x00	; 0
     984:	80 81       	ld	r24, Z
     986:	8b 7f       	andi	r24, 0xFB	; 251
     988:	8c 93       	st	X, r24
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	a0 e8       	ldi	r26, 0x80	; 128
     990:	bf e3       	ldi	r27, 0x3F	; 63
     992:	89 8f       	std	Y+25, r24	; 0x19
     994:	9a 8f       	std	Y+26, r25	; 0x1a
     996:	ab 8f       	std	Y+27, r26	; 0x1b
     998:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     99a:	69 8d       	ldd	r22, Y+25	; 0x19
     99c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     99e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9a0:	9c 8d       	ldd	r25, Y+28	; 0x1c
     9a2:	2d ec       	ldi	r18, 0xCD	; 205
     9a4:	3c ec       	ldi	r19, 0xCC	; 204
     9a6:	4c e2       	ldi	r20, 0x2C	; 44
     9a8:	55 e4       	ldi	r21, 0x45	; 69
     9aa:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     9ae:	dc 01       	movw	r26, r24
     9b0:	cb 01       	movw	r24, r22
     9b2:	8d 8b       	std	Y+21, r24	; 0x15
     9b4:	9e 8b       	std	Y+22, r25	; 0x16
     9b6:	af 8b       	std	Y+23, r26	; 0x17
     9b8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     9ba:	6d 89       	ldd	r22, Y+21	; 0x15
     9bc:	7e 89       	ldd	r23, Y+22	; 0x16
     9be:	8f 89       	ldd	r24, Y+23	; 0x17
     9c0:	98 8d       	ldd	r25, Y+24	; 0x18
     9c2:	20 e0       	ldi	r18, 0x00	; 0
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	40 e8       	ldi	r20, 0x80	; 128
     9c8:	5f e3       	ldi	r21, 0x3F	; 63
     9ca:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     9ce:	88 23       	and	r24, r24
     9d0:	2c f4       	brge	.+10     	; 0x9dc <lcd_set_4bit+0x830>
		__ticks = 1;
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	9c 8b       	std	Y+20, r25	; 0x14
     9d8:	8b 8b       	std	Y+19, r24	; 0x13
     9da:	3f c0       	rjmp	.+126    	; 0xa5a <lcd_set_4bit+0x8ae>
	else if (__tmp > 65535)
     9dc:	6d 89       	ldd	r22, Y+21	; 0x15
     9de:	7e 89       	ldd	r23, Y+22	; 0x16
     9e0:	8f 89       	ldd	r24, Y+23	; 0x17
     9e2:	98 8d       	ldd	r25, Y+24	; 0x18
     9e4:	20 e0       	ldi	r18, 0x00	; 0
     9e6:	3f ef       	ldi	r19, 0xFF	; 255
     9e8:	4f e7       	ldi	r20, 0x7F	; 127
     9ea:	57 e4       	ldi	r21, 0x47	; 71
     9ec:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     9f0:	18 16       	cp	r1, r24
     9f2:	4c f5       	brge	.+82     	; 0xa46 <lcd_set_4bit+0x89a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     9f4:	69 8d       	ldd	r22, Y+25	; 0x19
     9f6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     9f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9fa:	9c 8d       	ldd	r25, Y+28	; 0x1c
     9fc:	20 e0       	ldi	r18, 0x00	; 0
     9fe:	30 e0       	ldi	r19, 0x00	; 0
     a00:	40 e2       	ldi	r20, 0x20	; 32
     a02:	51 e4       	ldi	r21, 0x41	; 65
     a04:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     a08:	dc 01       	movw	r26, r24
     a0a:	cb 01       	movw	r24, r22
     a0c:	bc 01       	movw	r22, r24
     a0e:	cd 01       	movw	r24, r26
     a10:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     a14:	dc 01       	movw	r26, r24
     a16:	cb 01       	movw	r24, r22
     a18:	9c 8b       	std	Y+20, r25	; 0x14
     a1a:	8b 8b       	std	Y+19, r24	; 0x13
     a1c:	0f c0       	rjmp	.+30     	; 0xa3c <lcd_set_4bit+0x890>
     a1e:	84 e1       	ldi	r24, 0x14	; 20
     a20:	91 e0       	ldi	r25, 0x01	; 1
     a22:	9a 8b       	std	Y+18, r25	; 0x12
     a24:	89 8b       	std	Y+17, r24	; 0x11
     a26:	89 89       	ldd	r24, Y+17	; 0x11
     a28:	9a 89       	ldd	r25, Y+18	; 0x12
     a2a:	01 97       	sbiw	r24, 0x01	; 1
     a2c:	f1 f7       	brne	.-4      	; 0xa2a <lcd_set_4bit+0x87e>
     a2e:	9a 8b       	std	Y+18, r25	; 0x12
     a30:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a32:	8b 89       	ldd	r24, Y+19	; 0x13
     a34:	9c 89       	ldd	r25, Y+20	; 0x14
     a36:	01 97       	sbiw	r24, 0x01	; 1
     a38:	9c 8b       	std	Y+20, r25	; 0x14
     a3a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     a3c:	8b 89       	ldd	r24, Y+19	; 0x13
     a3e:	9c 89       	ldd	r25, Y+20	; 0x14
     a40:	00 97       	sbiw	r24, 0x00	; 0
     a42:	69 f7       	brne	.-38     	; 0xa1e <lcd_set_4bit+0x872>
     a44:	14 c0       	rjmp	.+40     	; 0xa6e <lcd_set_4bit+0x8c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     a46:	6d 89       	ldd	r22, Y+21	; 0x15
     a48:	7e 89       	ldd	r23, Y+22	; 0x16
     a4a:	8f 89       	ldd	r24, Y+23	; 0x17
     a4c:	98 8d       	ldd	r25, Y+24	; 0x18
     a4e:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     a52:	dc 01       	movw	r26, r24
     a54:	cb 01       	movw	r24, r22
     a56:	9c 8b       	std	Y+20, r25	; 0x14
     a58:	8b 8b       	std	Y+19, r24	; 0x13
     a5a:	8b 89       	ldd	r24, Y+19	; 0x13
     a5c:	9c 89       	ldd	r25, Y+20	; 0x14
     a5e:	98 8b       	std	Y+16, r25	; 0x10
     a60:	8f 87       	std	Y+15, r24	; 0x0f
     a62:	8f 85       	ldd	r24, Y+15	; 0x0f
     a64:	98 89       	ldd	r25, Y+16	; 0x10
     a66:	01 97       	sbiw	r24, 0x01	; 1
     a68:	f1 f7       	brne	.-4      	; 0xa66 <lcd_set_4bit+0x8ba>
     a6a:	98 8b       	std	Y+16, r25	; 0x10
     a6c:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     a6e:	a8 e2       	ldi	r26, 0x28	; 40
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	e8 e2       	ldi	r30, 0x28	; 40
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	80 81       	ld	r24, Z
     a78:	8e 7f       	andi	r24, 0xFE	; 254
     a7a:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     a7c:	a8 e2       	ldi	r26, 0x28	; 40
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	e8 e2       	ldi	r30, 0x28	; 40
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	80 81       	ld	r24, Z
     a86:	8d 7f       	andi	r24, 0xFD	; 253
     a88:	8c 93       	st	X, r24
	lcd_port = 0x20;				//Sending 2 to initialise LCD 4-bit mode
     a8a:	e8 e2       	ldi	r30, 0x28	; 40
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	80 e2       	ldi	r24, 0x20	; 32
     a90:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
     a92:	a8 e2       	ldi	r26, 0x28	; 40
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	e8 e2       	ldi	r30, 0x28	; 40
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	80 81       	ld	r24, Z
     a9c:	84 60       	ori	r24, 0x04	; 4
     a9e:	8c 93       	st	X, r24
     aa0:	80 e0       	ldi	r24, 0x00	; 0
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 ea       	ldi	r26, 0xA0	; 160
     aa6:	b0 e4       	ldi	r27, 0x40	; 64
     aa8:	8b 87       	std	Y+11, r24	; 0x0b
     aaa:	9c 87       	std	Y+12, r25	; 0x0c
     aac:	ad 87       	std	Y+13, r26	; 0x0d
     aae:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ab0:	6b 85       	ldd	r22, Y+11	; 0x0b
     ab2:	7c 85       	ldd	r23, Y+12	; 0x0c
     ab4:	8d 85       	ldd	r24, Y+13	; 0x0d
     ab6:	9e 85       	ldd	r25, Y+14	; 0x0e
     ab8:	2d ec       	ldi	r18, 0xCD	; 205
     aba:	3c ec       	ldi	r19, 0xCC	; 204
     abc:	4c e2       	ldi	r20, 0x2C	; 44
     abe:	55 e4       	ldi	r21, 0x45	; 69
     ac0:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     ac4:	dc 01       	movw	r26, r24
     ac6:	cb 01       	movw	r24, r22
     ac8:	8f 83       	std	Y+7, r24	; 0x07
     aca:	98 87       	std	Y+8, r25	; 0x08
     acc:	a9 87       	std	Y+9, r26	; 0x09
     ace:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     ad0:	6f 81       	ldd	r22, Y+7	; 0x07
     ad2:	78 85       	ldd	r23, Y+8	; 0x08
     ad4:	89 85       	ldd	r24, Y+9	; 0x09
     ad6:	9a 85       	ldd	r25, Y+10	; 0x0a
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	40 e8       	ldi	r20, 0x80	; 128
     ade:	5f e3       	ldi	r21, 0x3F	; 63
     ae0:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     ae4:	88 23       	and	r24, r24
     ae6:	2c f4       	brge	.+10     	; 0xaf2 <lcd_set_4bit+0x946>
		__ticks = 1;
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	9e 83       	std	Y+6, r25	; 0x06
     aee:	8d 83       	std	Y+5, r24	; 0x05
     af0:	3f c0       	rjmp	.+126    	; 0xb70 <lcd_set_4bit+0x9c4>
	else if (__tmp > 65535)
     af2:	6f 81       	ldd	r22, Y+7	; 0x07
     af4:	78 85       	ldd	r23, Y+8	; 0x08
     af6:	89 85       	ldd	r24, Y+9	; 0x09
     af8:	9a 85       	ldd	r25, Y+10	; 0x0a
     afa:	20 e0       	ldi	r18, 0x00	; 0
     afc:	3f ef       	ldi	r19, 0xFF	; 255
     afe:	4f e7       	ldi	r20, 0x7F	; 127
     b00:	57 e4       	ldi	r21, 0x47	; 71
     b02:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     b06:	18 16       	cp	r1, r24
     b08:	4c f5       	brge	.+82     	; 0xb5c <lcd_set_4bit+0x9b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     b0a:	6b 85       	ldd	r22, Y+11	; 0x0b
     b0c:	7c 85       	ldd	r23, Y+12	; 0x0c
     b0e:	8d 85       	ldd	r24, Y+13	; 0x0d
     b10:	9e 85       	ldd	r25, Y+14	; 0x0e
     b12:	20 e0       	ldi	r18, 0x00	; 0
     b14:	30 e0       	ldi	r19, 0x00	; 0
     b16:	40 e2       	ldi	r20, 0x20	; 32
     b18:	51 e4       	ldi	r21, 0x41	; 65
     b1a:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     b1e:	dc 01       	movw	r26, r24
     b20:	cb 01       	movw	r24, r22
     b22:	bc 01       	movw	r22, r24
     b24:	cd 01       	movw	r24, r26
     b26:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     b2a:	dc 01       	movw	r26, r24
     b2c:	cb 01       	movw	r24, r22
     b2e:	9e 83       	std	Y+6, r25	; 0x06
     b30:	8d 83       	std	Y+5, r24	; 0x05
     b32:	0f c0       	rjmp	.+30     	; 0xb52 <lcd_set_4bit+0x9a6>
     b34:	84 e1       	ldi	r24, 0x14	; 20
     b36:	91 e0       	ldi	r25, 0x01	; 1
     b38:	9c 83       	std	Y+4, r25	; 0x04
     b3a:	8b 83       	std	Y+3, r24	; 0x03
     b3c:	8b 81       	ldd	r24, Y+3	; 0x03
     b3e:	9c 81       	ldd	r25, Y+4	; 0x04
     b40:	01 97       	sbiw	r24, 0x01	; 1
     b42:	f1 f7       	brne	.-4      	; 0xb40 <lcd_set_4bit+0x994>
     b44:	9c 83       	std	Y+4, r25	; 0x04
     b46:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     b48:	8d 81       	ldd	r24, Y+5	; 0x05
     b4a:	9e 81       	ldd	r25, Y+6	; 0x06
     b4c:	01 97       	sbiw	r24, 0x01	; 1
     b4e:	9e 83       	std	Y+6, r25	; 0x06
     b50:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     b52:	8d 81       	ldd	r24, Y+5	; 0x05
     b54:	9e 81       	ldd	r25, Y+6	; 0x06
     b56:	00 97       	sbiw	r24, 0x00	; 0
     b58:	69 f7       	brne	.-38     	; 0xb34 <lcd_set_4bit+0x988>
     b5a:	14 c0       	rjmp	.+40     	; 0xb84 <lcd_set_4bit+0x9d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     b5c:	6f 81       	ldd	r22, Y+7	; 0x07
     b5e:	78 85       	ldd	r23, Y+8	; 0x08
     b60:	89 85       	ldd	r24, Y+9	; 0x09
     b62:	9a 85       	ldd	r25, Y+10	; 0x0a
     b64:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     b68:	dc 01       	movw	r26, r24
     b6a:	cb 01       	movw	r24, r22
     b6c:	9e 83       	std	Y+6, r25	; 0x06
     b6e:	8d 83       	std	Y+5, r24	; 0x05
     b70:	8d 81       	ldd	r24, Y+5	; 0x05
     b72:	9e 81       	ldd	r25, Y+6	; 0x06
     b74:	9a 83       	std	Y+2, r25	; 0x02
     b76:	89 83       	std	Y+1, r24	; 0x01
     b78:	89 81       	ldd	r24, Y+1	; 0x01
     b7a:	9a 81       	ldd	r25, Y+2	; 0x02
     b7c:	01 97       	sbiw	r24, 0x01	; 1
     b7e:	f1 f7       	brne	.-4      	; 0xb7c <lcd_set_4bit+0x9d0>
     b80:	9a 83       	std	Y+2, r25	; 0x02
     b82:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     b84:	a8 e2       	ldi	r26, 0x28	; 40
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e8 e2       	ldi	r30, 0x28	; 40
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	8b 7f       	andi	r24, 0xFB	; 251
     b90:	8c 93       	st	X, r24

	
}
     b92:	c0 59       	subi	r28, 0x90	; 144
     b94:	df 4f       	sbci	r29, 0xFF	; 255
     b96:	0f b6       	in	r0, 0x3f	; 63
     b98:	f8 94       	cli
     b9a:	de bf       	out	0x3e, r29	; 62
     b9c:	0f be       	out	0x3f, r0	; 63
     b9e:	cd bf       	out	0x3d, r28	; 61
     ba0:	cf 91       	pop	r28
     ba2:	df 91       	pop	r29
     ba4:	1f 91       	pop	r17
     ba6:	0f 91       	pop	r16
     ba8:	08 95       	ret

00000baa <lcd_init>:

/*****Function to Initialize LCD*****/
void lcd_init()
{
     baa:	df 93       	push	r29
     bac:	cf 93       	push	r28
     bae:	cd b7       	in	r28, 0x3d	; 61
     bb0:	de b7       	in	r29, 0x3e	; 62
     bb2:	2e 97       	sbiw	r28, 0x0e	; 14
     bb4:	0f b6       	in	r0, 0x3f	; 63
     bb6:	f8 94       	cli
     bb8:	de bf       	out	0x3e, r29	; 62
     bba:	0f be       	out	0x3f, r0	; 63
     bbc:	cd bf       	out	0x3d, r28	; 61
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	a0 e8       	ldi	r26, 0x80	; 128
     bc4:	bf e3       	ldi	r27, 0x3F	; 63
     bc6:	8b 87       	std	Y+11, r24	; 0x0b
     bc8:	9c 87       	std	Y+12, r25	; 0x0c
     bca:	ad 87       	std	Y+13, r26	; 0x0d
     bcc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bce:	6b 85       	ldd	r22, Y+11	; 0x0b
     bd0:	7c 85       	ldd	r23, Y+12	; 0x0c
     bd2:	8d 85       	ldd	r24, Y+13	; 0x0d
     bd4:	9e 85       	ldd	r25, Y+14	; 0x0e
     bd6:	2d ec       	ldi	r18, 0xCD	; 205
     bd8:	3c ec       	ldi	r19, 0xCC	; 204
     bda:	4c e2       	ldi	r20, 0x2C	; 44
     bdc:	55 e4       	ldi	r21, 0x45	; 69
     bde:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     be2:	dc 01       	movw	r26, r24
     be4:	cb 01       	movw	r24, r22
     be6:	8f 83       	std	Y+7, r24	; 0x07
     be8:	98 87       	std	Y+8, r25	; 0x08
     bea:	a9 87       	std	Y+9, r26	; 0x09
     bec:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     bee:	6f 81       	ldd	r22, Y+7	; 0x07
     bf0:	78 85       	ldd	r23, Y+8	; 0x08
     bf2:	89 85       	ldd	r24, Y+9	; 0x09
     bf4:	9a 85       	ldd	r25, Y+10	; 0x0a
     bf6:	20 e0       	ldi	r18, 0x00	; 0
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	40 e8       	ldi	r20, 0x80	; 128
     bfc:	5f e3       	ldi	r21, 0x3F	; 63
     bfe:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     c02:	88 23       	and	r24, r24
     c04:	2c f4       	brge	.+10     	; 0xc10 <lcd_init+0x66>
		__ticks = 1;
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	9e 83       	std	Y+6, r25	; 0x06
     c0c:	8d 83       	std	Y+5, r24	; 0x05
     c0e:	3f c0       	rjmp	.+126    	; 0xc8e <lcd_init+0xe4>
	else if (__tmp > 65535)
     c10:	6f 81       	ldd	r22, Y+7	; 0x07
     c12:	78 85       	ldd	r23, Y+8	; 0x08
     c14:	89 85       	ldd	r24, Y+9	; 0x09
     c16:	9a 85       	ldd	r25, Y+10	; 0x0a
     c18:	20 e0       	ldi	r18, 0x00	; 0
     c1a:	3f ef       	ldi	r19, 0xFF	; 255
     c1c:	4f e7       	ldi	r20, 0x7F	; 127
     c1e:	57 e4       	ldi	r21, 0x47	; 71
     c20:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     c24:	18 16       	cp	r1, r24
     c26:	4c f5       	brge	.+82     	; 0xc7a <lcd_init+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c28:	6b 85       	ldd	r22, Y+11	; 0x0b
     c2a:	7c 85       	ldd	r23, Y+12	; 0x0c
     c2c:	8d 85       	ldd	r24, Y+13	; 0x0d
     c2e:	9e 85       	ldd	r25, Y+14	; 0x0e
     c30:	20 e0       	ldi	r18, 0x00	; 0
     c32:	30 e0       	ldi	r19, 0x00	; 0
     c34:	40 e2       	ldi	r20, 0x20	; 32
     c36:	51 e4       	ldi	r21, 0x41	; 65
     c38:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     c3c:	dc 01       	movw	r26, r24
     c3e:	cb 01       	movw	r24, r22
     c40:	bc 01       	movw	r22, r24
     c42:	cd 01       	movw	r24, r26
     c44:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     c48:	dc 01       	movw	r26, r24
     c4a:	cb 01       	movw	r24, r22
     c4c:	9e 83       	std	Y+6, r25	; 0x06
     c4e:	8d 83       	std	Y+5, r24	; 0x05
     c50:	0f c0       	rjmp	.+30     	; 0xc70 <lcd_init+0xc6>
     c52:	84 e1       	ldi	r24, 0x14	; 20
     c54:	91 e0       	ldi	r25, 0x01	; 1
     c56:	9c 83       	std	Y+4, r25	; 0x04
     c58:	8b 83       	std	Y+3, r24	; 0x03
     c5a:	8b 81       	ldd	r24, Y+3	; 0x03
     c5c:	9c 81       	ldd	r25, Y+4	; 0x04
     c5e:	01 97       	sbiw	r24, 0x01	; 1
     c60:	f1 f7       	brne	.-4      	; 0xc5e <lcd_init+0xb4>
     c62:	9c 83       	std	Y+4, r25	; 0x04
     c64:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c66:	8d 81       	ldd	r24, Y+5	; 0x05
     c68:	9e 81       	ldd	r25, Y+6	; 0x06
     c6a:	01 97       	sbiw	r24, 0x01	; 1
     c6c:	9e 83       	std	Y+6, r25	; 0x06
     c6e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c70:	8d 81       	ldd	r24, Y+5	; 0x05
     c72:	9e 81       	ldd	r25, Y+6	; 0x06
     c74:	00 97       	sbiw	r24, 0x00	; 0
     c76:	69 f7       	brne	.-38     	; 0xc52 <lcd_init+0xa8>
     c78:	14 c0       	rjmp	.+40     	; 0xca2 <lcd_init+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c7a:	6f 81       	ldd	r22, Y+7	; 0x07
     c7c:	78 85       	ldd	r23, Y+8	; 0x08
     c7e:	89 85       	ldd	r24, Y+9	; 0x09
     c80:	9a 85       	ldd	r25, Y+10	; 0x0a
     c82:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     c86:	dc 01       	movw	r26, r24
     c88:	cb 01       	movw	r24, r22
     c8a:	9e 83       	std	Y+6, r25	; 0x06
     c8c:	8d 83       	std	Y+5, r24	; 0x05
     c8e:	8d 81       	ldd	r24, Y+5	; 0x05
     c90:	9e 81       	ldd	r25, Y+6	; 0x06
     c92:	9a 83       	std	Y+2, r25	; 0x02
     c94:	89 83       	std	Y+1, r24	; 0x01
     c96:	89 81       	ldd	r24, Y+1	; 0x01
     c98:	9a 81       	ldd	r25, Y+2	; 0x02
     c9a:	01 97       	sbiw	r24, 0x01	; 1
     c9c:	f1 f7       	brne	.-4      	; 0xc9a <lcd_init+0xf0>
     c9e:	9a 83       	std	Y+2, r25	; 0x02
     ca0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

	lcd_wr_command(0x28);			//LCD 4-bit mode and 2 lines.
     ca2:	88 e2       	ldi	r24, 0x28	; 40
     ca4:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
	lcd_wr_command(0x01);
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
	lcd_wr_command(0x06);
     cae:	86 e0       	ldi	r24, 0x06	; 6
     cb0:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
	lcd_wr_command(0x0E);
     cb4:	8e e0       	ldi	r24, 0x0E	; 14
     cb6:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
	lcd_wr_command(0x80);
     cba:	80 e8       	ldi	r24, 0x80	; 128
     cbc:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
		
}
     cc0:	2e 96       	adiw	r28, 0x0e	; 14
     cc2:	0f b6       	in	r0, 0x3f	; 63
     cc4:	f8 94       	cli
     cc6:	de bf       	out	0x3e, r29	; 62
     cc8:	0f be       	out	0x3f, r0	; 63
     cca:	cd bf       	out	0x3d, r28	; 61
     ccc:	cf 91       	pop	r28
     cce:	df 91       	pop	r29
     cd0:	08 95       	ret

00000cd2 <lcd_wr_command>:

	 
/*****Function to Write Command on LCD*****/
void lcd_wr_command(unsigned char cmd)
{
     cd2:	df 93       	push	r29
     cd4:	cf 93       	push	r28
     cd6:	cd b7       	in	r28, 0x3d	; 61
     cd8:	de b7       	in	r29, 0x3e	; 62
     cda:	6e 97       	sbiw	r28, 0x1e	; 30
     cdc:	0f b6       	in	r0, 0x3f	; 63
     cde:	f8 94       	cli
     ce0:	de bf       	out	0x3e, r29	; 62
     ce2:	0f be       	out	0x3f, r0	; 63
     ce4:	cd bf       	out	0x3d, r28	; 61
     ce6:	8e 8f       	std	Y+30, r24	; 0x1e
	unsigned char temp;
	temp = cmd;
     ce8:	8e 8d       	ldd	r24, Y+30	; 0x1e
     cea:	8d 8f       	std	Y+29, r24	; 0x1d
	temp = temp & 0xF0;
     cec:	8d 8d       	ldd	r24, Y+29	; 0x1d
     cee:	80 7f       	andi	r24, 0xF0	; 240
     cf0:	8d 8f       	std	Y+29, r24	; 0x1d
	lcd_port &= 0x0F;
     cf2:	a8 e2       	ldi	r26, 0x28	; 40
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	e8 e2       	ldi	r30, 0x28	; 40
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	8f 70       	andi	r24, 0x0F	; 15
     cfe:	8c 93       	st	X, r24
	lcd_port |= temp;
     d00:	a8 e2       	ldi	r26, 0x28	; 40
     d02:	b0 e0       	ldi	r27, 0x00	; 0
     d04:	e8 e2       	ldi	r30, 0x28	; 40
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	90 81       	ld	r25, Z
     d0a:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d0c:	89 2b       	or	r24, r25
     d0e:	8c 93       	st	X, r24
	cbit(lcd_port,RS);
     d10:	a8 e2       	ldi	r26, 0x28	; 40
     d12:	b0 e0       	ldi	r27, 0x00	; 0
     d14:	e8 e2       	ldi	r30, 0x28	; 40
     d16:	f0 e0       	ldi	r31, 0x00	; 0
     d18:	80 81       	ld	r24, Z
     d1a:	8e 7f       	andi	r24, 0xFE	; 254
     d1c:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
     d1e:	a8 e2       	ldi	r26, 0x28	; 40
     d20:	b0 e0       	ldi	r27, 0x00	; 0
     d22:	e8 e2       	ldi	r30, 0x28	; 40
     d24:	f0 e0       	ldi	r31, 0x00	; 0
     d26:	80 81       	ld	r24, Z
     d28:	8d 7f       	andi	r24, 0xFD	; 253
     d2a:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
     d2c:	a8 e2       	ldi	r26, 0x28	; 40
     d2e:	b0 e0       	ldi	r27, 0x00	; 0
     d30:	e8 e2       	ldi	r30, 0x28	; 40
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	80 81       	ld	r24, Z
     d36:	84 60       	ori	r24, 0x04	; 4
     d38:	8c 93       	st	X, r24
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	a0 ea       	ldi	r26, 0xA0	; 160
     d40:	b0 e4       	ldi	r27, 0x40	; 64
     d42:	89 8f       	std	Y+25, r24	; 0x19
     d44:	9a 8f       	std	Y+26, r25	; 0x1a
     d46:	ab 8f       	std	Y+27, r26	; 0x1b
     d48:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d4a:	69 8d       	ldd	r22, Y+25	; 0x19
     d4c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     d4e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     d50:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d52:	2d ec       	ldi	r18, 0xCD	; 205
     d54:	3c ec       	ldi	r19, 0xCC	; 204
     d56:	4c e2       	ldi	r20, 0x2C	; 44
     d58:	55 e4       	ldi	r21, 0x45	; 69
     d5a:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     d5e:	dc 01       	movw	r26, r24
     d60:	cb 01       	movw	r24, r22
     d62:	8d 8b       	std	Y+21, r24	; 0x15
     d64:	9e 8b       	std	Y+22, r25	; 0x16
     d66:	af 8b       	std	Y+23, r26	; 0x17
     d68:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     d6a:	6d 89       	ldd	r22, Y+21	; 0x15
     d6c:	7e 89       	ldd	r23, Y+22	; 0x16
     d6e:	8f 89       	ldd	r24, Y+23	; 0x17
     d70:	98 8d       	ldd	r25, Y+24	; 0x18
     d72:	20 e0       	ldi	r18, 0x00	; 0
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	40 e8       	ldi	r20, 0x80	; 128
     d78:	5f e3       	ldi	r21, 0x3F	; 63
     d7a:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     d7e:	88 23       	and	r24, r24
     d80:	2c f4       	brge	.+10     	; 0xd8c <lcd_wr_command+0xba>
		__ticks = 1;
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	9c 8b       	std	Y+20, r25	; 0x14
     d88:	8b 8b       	std	Y+19, r24	; 0x13
     d8a:	3f c0       	rjmp	.+126    	; 0xe0a <lcd_wr_command+0x138>
	else if (__tmp > 65535)
     d8c:	6d 89       	ldd	r22, Y+21	; 0x15
     d8e:	7e 89       	ldd	r23, Y+22	; 0x16
     d90:	8f 89       	ldd	r24, Y+23	; 0x17
     d92:	98 8d       	ldd	r25, Y+24	; 0x18
     d94:	20 e0       	ldi	r18, 0x00	; 0
     d96:	3f ef       	ldi	r19, 0xFF	; 255
     d98:	4f e7       	ldi	r20, 0x7F	; 127
     d9a:	57 e4       	ldi	r21, 0x47	; 71
     d9c:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     da0:	18 16       	cp	r1, r24
     da2:	4c f5       	brge	.+82     	; 0xdf6 <lcd_wr_command+0x124>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     da4:	69 8d       	ldd	r22, Y+25	; 0x19
     da6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     da8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     daa:	9c 8d       	ldd	r25, Y+28	; 0x1c
     dac:	20 e0       	ldi	r18, 0x00	; 0
     dae:	30 e0       	ldi	r19, 0x00	; 0
     db0:	40 e2       	ldi	r20, 0x20	; 32
     db2:	51 e4       	ldi	r21, 0x41	; 65
     db4:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     db8:	dc 01       	movw	r26, r24
     dba:	cb 01       	movw	r24, r22
     dbc:	bc 01       	movw	r22, r24
     dbe:	cd 01       	movw	r24, r26
     dc0:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     dc4:	dc 01       	movw	r26, r24
     dc6:	cb 01       	movw	r24, r22
     dc8:	9c 8b       	std	Y+20, r25	; 0x14
     dca:	8b 8b       	std	Y+19, r24	; 0x13
     dcc:	0f c0       	rjmp	.+30     	; 0xdec <lcd_wr_command+0x11a>
     dce:	84 e1       	ldi	r24, 0x14	; 20
     dd0:	91 e0       	ldi	r25, 0x01	; 1
     dd2:	9a 8b       	std	Y+18, r25	; 0x12
     dd4:	89 8b       	std	Y+17, r24	; 0x11
     dd6:	89 89       	ldd	r24, Y+17	; 0x11
     dd8:	9a 89       	ldd	r25, Y+18	; 0x12
     dda:	01 97       	sbiw	r24, 0x01	; 1
     ddc:	f1 f7       	brne	.-4      	; 0xdda <lcd_wr_command+0x108>
     dde:	9a 8b       	std	Y+18, r25	; 0x12
     de0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     de2:	8b 89       	ldd	r24, Y+19	; 0x13
     de4:	9c 89       	ldd	r25, Y+20	; 0x14
     de6:	01 97       	sbiw	r24, 0x01	; 1
     de8:	9c 8b       	std	Y+20, r25	; 0x14
     dea:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     dec:	8b 89       	ldd	r24, Y+19	; 0x13
     dee:	9c 89       	ldd	r25, Y+20	; 0x14
     df0:	00 97       	sbiw	r24, 0x00	; 0
     df2:	69 f7       	brne	.-38     	; 0xdce <lcd_wr_command+0xfc>
     df4:	14 c0       	rjmp	.+40     	; 0xe1e <lcd_wr_command+0x14c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     df6:	6d 89       	ldd	r22, Y+21	; 0x15
     df8:	7e 89       	ldd	r23, Y+22	; 0x16
     dfa:	8f 89       	ldd	r24, Y+23	; 0x17
     dfc:	98 8d       	ldd	r25, Y+24	; 0x18
     dfe:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     e02:	dc 01       	movw	r26, r24
     e04:	cb 01       	movw	r24, r22
     e06:	9c 8b       	std	Y+20, r25	; 0x14
     e08:	8b 8b       	std	Y+19, r24	; 0x13
     e0a:	8b 89       	ldd	r24, Y+19	; 0x13
     e0c:	9c 89       	ldd	r25, Y+20	; 0x14
     e0e:	98 8b       	std	Y+16, r25	; 0x10
     e10:	8f 87       	std	Y+15, r24	; 0x0f
     e12:	8f 85       	ldd	r24, Y+15	; 0x0f
     e14:	98 89       	ldd	r25, Y+16	; 0x10
     e16:	01 97       	sbiw	r24, 0x01	; 1
     e18:	f1 f7       	brne	.-4      	; 0xe16 <lcd_wr_command+0x144>
     e1a:	98 8b       	std	Y+16, r25	; 0x10
     e1c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	cbit(lcd_port,EN);
     e1e:	a8 e2       	ldi	r26, 0x28	; 40
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	e8 e2       	ldi	r30, 0x28	; 40
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	8b 7f       	andi	r24, 0xFB	; 251
     e2a:	8c 93       	st	X, r24
	
	cmd = cmd & 0x0F;
     e2c:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e2e:	8f 70       	andi	r24, 0x0F	; 15
     e30:	8e 8f       	std	Y+30, r24	; 0x1e
	cmd = cmd<<4;
     e32:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e34:	82 95       	swap	r24
     e36:	80 7f       	andi	r24, 0xF0	; 240
     e38:	8e 8f       	std	Y+30, r24	; 0x1e
	lcd_port &= 0x0F;
     e3a:	a8 e2       	ldi	r26, 0x28	; 40
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e8 e2       	ldi	r30, 0x28	; 40
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	8f 70       	andi	r24, 0x0F	; 15
     e46:	8c 93       	st	X, r24
	lcd_port |= cmd;
     e48:	a8 e2       	ldi	r26, 0x28	; 40
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	e8 e2       	ldi	r30, 0x28	; 40
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	90 81       	ld	r25, Z
     e52:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e54:	89 2b       	or	r24, r25
     e56:	8c 93       	st	X, r24
	cbit(lcd_port,RS);
     e58:	a8 e2       	ldi	r26, 0x28	; 40
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	e8 e2       	ldi	r30, 0x28	; 40
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	8e 7f       	andi	r24, 0xFE	; 254
     e64:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
     e66:	a8 e2       	ldi	r26, 0x28	; 40
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e8 e2       	ldi	r30, 0x28	; 40
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	8d 7f       	andi	r24, 0xFD	; 253
     e72:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
     e74:	a8 e2       	ldi	r26, 0x28	; 40
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	e8 e2       	ldi	r30, 0x28	; 40
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	84 60       	ori	r24, 0x04	; 4
     e80:	8c 93       	st	X, r24
     e82:	80 e0       	ldi	r24, 0x00	; 0
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	a0 ea       	ldi	r26, 0xA0	; 160
     e88:	b0 e4       	ldi	r27, 0x40	; 64
     e8a:	8b 87       	std	Y+11, r24	; 0x0b
     e8c:	9c 87       	std	Y+12, r25	; 0x0c
     e8e:	ad 87       	std	Y+13, r26	; 0x0d
     e90:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e92:	6b 85       	ldd	r22, Y+11	; 0x0b
     e94:	7c 85       	ldd	r23, Y+12	; 0x0c
     e96:	8d 85       	ldd	r24, Y+13	; 0x0d
     e98:	9e 85       	ldd	r25, Y+14	; 0x0e
     e9a:	2d ec       	ldi	r18, 0xCD	; 205
     e9c:	3c ec       	ldi	r19, 0xCC	; 204
     e9e:	4c e2       	ldi	r20, 0x2C	; 44
     ea0:	55 e4       	ldi	r21, 0x45	; 69
     ea2:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     ea6:	dc 01       	movw	r26, r24
     ea8:	cb 01       	movw	r24, r22
     eaa:	8f 83       	std	Y+7, r24	; 0x07
     eac:	98 87       	std	Y+8, r25	; 0x08
     eae:	a9 87       	std	Y+9, r26	; 0x09
     eb0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     eb2:	6f 81       	ldd	r22, Y+7	; 0x07
     eb4:	78 85       	ldd	r23, Y+8	; 0x08
     eb6:	89 85       	ldd	r24, Y+9	; 0x09
     eb8:	9a 85       	ldd	r25, Y+10	; 0x0a
     eba:	20 e0       	ldi	r18, 0x00	; 0
     ebc:	30 e0       	ldi	r19, 0x00	; 0
     ebe:	40 e8       	ldi	r20, 0x80	; 128
     ec0:	5f e3       	ldi	r21, 0x3F	; 63
     ec2:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
     ec6:	88 23       	and	r24, r24
     ec8:	2c f4       	brge	.+10     	; 0xed4 <lcd_wr_command+0x202>
		__ticks = 1;
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	9e 83       	std	Y+6, r25	; 0x06
     ed0:	8d 83       	std	Y+5, r24	; 0x05
     ed2:	3f c0       	rjmp	.+126    	; 0xf52 <lcd_wr_command+0x280>
	else if (__tmp > 65535)
     ed4:	6f 81       	ldd	r22, Y+7	; 0x07
     ed6:	78 85       	ldd	r23, Y+8	; 0x08
     ed8:	89 85       	ldd	r24, Y+9	; 0x09
     eda:	9a 85       	ldd	r25, Y+10	; 0x0a
     edc:	20 e0       	ldi	r18, 0x00	; 0
     ede:	3f ef       	ldi	r19, 0xFF	; 255
     ee0:	4f e7       	ldi	r20, 0x7F	; 127
     ee2:	57 e4       	ldi	r21, 0x47	; 71
     ee4:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
     ee8:	18 16       	cp	r1, r24
     eea:	4c f5       	brge	.+82     	; 0xf3e <lcd_wr_command+0x26c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     eec:	6b 85       	ldd	r22, Y+11	; 0x0b
     eee:	7c 85       	ldd	r23, Y+12	; 0x0c
     ef0:	8d 85       	ldd	r24, Y+13	; 0x0d
     ef2:	9e 85       	ldd	r25, Y+14	; 0x0e
     ef4:	20 e0       	ldi	r18, 0x00	; 0
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	40 e2       	ldi	r20, 0x20	; 32
     efa:	51 e4       	ldi	r21, 0x41	; 65
     efc:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
     f00:	dc 01       	movw	r26, r24
     f02:	cb 01       	movw	r24, r22
     f04:	bc 01       	movw	r22, r24
     f06:	cd 01       	movw	r24, r26
     f08:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     f0c:	dc 01       	movw	r26, r24
     f0e:	cb 01       	movw	r24, r22
     f10:	9e 83       	std	Y+6, r25	; 0x06
     f12:	8d 83       	std	Y+5, r24	; 0x05
     f14:	0f c0       	rjmp	.+30     	; 0xf34 <lcd_wr_command+0x262>
     f16:	84 e1       	ldi	r24, 0x14	; 20
     f18:	91 e0       	ldi	r25, 0x01	; 1
     f1a:	9c 83       	std	Y+4, r25	; 0x04
     f1c:	8b 83       	std	Y+3, r24	; 0x03
     f1e:	8b 81       	ldd	r24, Y+3	; 0x03
     f20:	9c 81       	ldd	r25, Y+4	; 0x04
     f22:	01 97       	sbiw	r24, 0x01	; 1
     f24:	f1 f7       	brne	.-4      	; 0xf22 <lcd_wr_command+0x250>
     f26:	9c 83       	std	Y+4, r25	; 0x04
     f28:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f2a:	8d 81       	ldd	r24, Y+5	; 0x05
     f2c:	9e 81       	ldd	r25, Y+6	; 0x06
     f2e:	01 97       	sbiw	r24, 0x01	; 1
     f30:	9e 83       	std	Y+6, r25	; 0x06
     f32:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f34:	8d 81       	ldd	r24, Y+5	; 0x05
     f36:	9e 81       	ldd	r25, Y+6	; 0x06
     f38:	00 97       	sbiw	r24, 0x00	; 0
     f3a:	69 f7       	brne	.-38     	; 0xf16 <lcd_wr_command+0x244>
     f3c:	14 c0       	rjmp	.+40     	; 0xf66 <lcd_wr_command+0x294>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f3e:	6f 81       	ldd	r22, Y+7	; 0x07
     f40:	78 85       	ldd	r23, Y+8	; 0x08
     f42:	89 85       	ldd	r24, Y+9	; 0x09
     f44:	9a 85       	ldd	r25, Y+10	; 0x0a
     f46:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
     f4a:	dc 01       	movw	r26, r24
     f4c:	cb 01       	movw	r24, r22
     f4e:	9e 83       	std	Y+6, r25	; 0x06
     f50:	8d 83       	std	Y+5, r24	; 0x05
     f52:	8d 81       	ldd	r24, Y+5	; 0x05
     f54:	9e 81       	ldd	r25, Y+6	; 0x06
     f56:	9a 83       	std	Y+2, r25	; 0x02
     f58:	89 83       	std	Y+1, r24	; 0x01
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	9a 81       	ldd	r25, Y+2	; 0x02
     f5e:	01 97       	sbiw	r24, 0x01	; 1
     f60:	f1 f7       	brne	.-4      	; 0xf5e <lcd_wr_command+0x28c>
     f62:	9a 83       	std	Y+2, r25	; 0x02
     f64:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	cbit(lcd_port,EN);
     f66:	a8 e2       	ldi	r26, 0x28	; 40
     f68:	b0 e0       	ldi	r27, 0x00	; 0
     f6a:	e8 e2       	ldi	r30, 0x28	; 40
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 81       	ld	r24, Z
     f70:	8b 7f       	andi	r24, 0xFB	; 251
     f72:	8c 93       	st	X, r24
}
     f74:	6e 96       	adiw	r28, 0x1e	; 30
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	f8 94       	cli
     f7a:	de bf       	out	0x3e, r29	; 62
     f7c:	0f be       	out	0x3f, r0	; 63
     f7e:	cd bf       	out	0x3d, r28	; 61
     f80:	cf 91       	pop	r28
     f82:	df 91       	pop	r29
     f84:	08 95       	ret

00000f86 <lcd_wr_char>:

/*****Function to Write Data on LCD*****/
void lcd_wr_char(char letter)
{
     f86:	df 93       	push	r29
     f88:	cf 93       	push	r28
     f8a:	cd b7       	in	r28, 0x3d	; 61
     f8c:	de b7       	in	r29, 0x3e	; 62
     f8e:	6e 97       	sbiw	r28, 0x1e	; 30
     f90:	0f b6       	in	r0, 0x3f	; 63
     f92:	f8 94       	cli
     f94:	de bf       	out	0x3e, r29	; 62
     f96:	0f be       	out	0x3f, r0	; 63
     f98:	cd bf       	out	0x3d, r28	; 61
     f9a:	8e 8f       	std	Y+30, r24	; 0x1e
	char temp;
	temp = letter;
     f9c:	8e 8d       	ldd	r24, Y+30	; 0x1e
     f9e:	8d 8f       	std	Y+29, r24	; 0x1d
	temp = (temp & 0xF0);
     fa0:	8d 8d       	ldd	r24, Y+29	; 0x1d
     fa2:	80 7f       	andi	r24, 0xF0	; 240
     fa4:	8d 8f       	std	Y+29, r24	; 0x1d
	lcd_port &= 0x0F;
     fa6:	a8 e2       	ldi	r26, 0x28	; 40
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	e8 e2       	ldi	r30, 0x28	; 40
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	8f 70       	andi	r24, 0x0F	; 15
     fb2:	8c 93       	st	X, r24
	lcd_port |= temp;
     fb4:	a8 e2       	ldi	r26, 0x28	; 40
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	e8 e2       	ldi	r30, 0x28	; 40
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	90 81       	ld	r25, Z
     fbe:	8d 8d       	ldd	r24, Y+29	; 0x1d
     fc0:	89 2b       	or	r24, r25
     fc2:	8c 93       	st	X, r24
	sbit(lcd_port,RS);
     fc4:	a8 e2       	ldi	r26, 0x28	; 40
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	e8 e2       	ldi	r30, 0x28	; 40
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	81 60       	ori	r24, 0x01	; 1
     fd0:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
     fd2:	a8 e2       	ldi	r26, 0x28	; 40
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	e8 e2       	ldi	r30, 0x28	; 40
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	8d 7f       	andi	r24, 0xFD	; 253
     fde:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
     fe0:	a8 e2       	ldi	r26, 0x28	; 40
     fe2:	b0 e0       	ldi	r27, 0x00	; 0
     fe4:	e8 e2       	ldi	r30, 0x28	; 40
     fe6:	f0 e0       	ldi	r31, 0x00	; 0
     fe8:	80 81       	ld	r24, Z
     fea:	84 60       	ori	r24, 0x04	; 4
     fec:	8c 93       	st	X, r24
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	a0 ea       	ldi	r26, 0xA0	; 160
     ff4:	b0 e4       	ldi	r27, 0x40	; 64
     ff6:	89 8f       	std	Y+25, r24	; 0x19
     ff8:	9a 8f       	std	Y+26, r25	; 0x1a
     ffa:	ab 8f       	std	Y+27, r26	; 0x1b
     ffc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ffe:	69 8d       	ldd	r22, Y+25	; 0x19
    1000:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1002:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1004:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1006:	2d ec       	ldi	r18, 0xCD	; 205
    1008:	3c ec       	ldi	r19, 0xCC	; 204
    100a:	4c e2       	ldi	r20, 0x2C	; 44
    100c:	55 e4       	ldi	r21, 0x45	; 69
    100e:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    1012:	dc 01       	movw	r26, r24
    1014:	cb 01       	movw	r24, r22
    1016:	8d 8b       	std	Y+21, r24	; 0x15
    1018:	9e 8b       	std	Y+22, r25	; 0x16
    101a:	af 8b       	std	Y+23, r26	; 0x17
    101c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    101e:	6d 89       	ldd	r22, Y+21	; 0x15
    1020:	7e 89       	ldd	r23, Y+22	; 0x16
    1022:	8f 89       	ldd	r24, Y+23	; 0x17
    1024:	98 8d       	ldd	r25, Y+24	; 0x18
    1026:	20 e0       	ldi	r18, 0x00	; 0
    1028:	30 e0       	ldi	r19, 0x00	; 0
    102a:	40 e8       	ldi	r20, 0x80	; 128
    102c:	5f e3       	ldi	r21, 0x3F	; 63
    102e:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
    1032:	88 23       	and	r24, r24
    1034:	2c f4       	brge	.+10     	; 0x1040 <lcd_wr_char+0xba>
		__ticks = 1;
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	9c 8b       	std	Y+20, r25	; 0x14
    103c:	8b 8b       	std	Y+19, r24	; 0x13
    103e:	3f c0       	rjmp	.+126    	; 0x10be <lcd_wr_char+0x138>
	else if (__tmp > 65535)
    1040:	6d 89       	ldd	r22, Y+21	; 0x15
    1042:	7e 89       	ldd	r23, Y+22	; 0x16
    1044:	8f 89       	ldd	r24, Y+23	; 0x17
    1046:	98 8d       	ldd	r25, Y+24	; 0x18
    1048:	20 e0       	ldi	r18, 0x00	; 0
    104a:	3f ef       	ldi	r19, 0xFF	; 255
    104c:	4f e7       	ldi	r20, 0x7F	; 127
    104e:	57 e4       	ldi	r21, 0x47	; 71
    1050:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
    1054:	18 16       	cp	r1, r24
    1056:	4c f5       	brge	.+82     	; 0x10aa <lcd_wr_char+0x124>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1058:	69 8d       	ldd	r22, Y+25	; 0x19
    105a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    105c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    105e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1060:	20 e0       	ldi	r18, 0x00	; 0
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	40 e2       	ldi	r20, 0x20	; 32
    1066:	51 e4       	ldi	r21, 0x41	; 65
    1068:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    106c:	dc 01       	movw	r26, r24
    106e:	cb 01       	movw	r24, r22
    1070:	bc 01       	movw	r22, r24
    1072:	cd 01       	movw	r24, r26
    1074:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    1078:	dc 01       	movw	r26, r24
    107a:	cb 01       	movw	r24, r22
    107c:	9c 8b       	std	Y+20, r25	; 0x14
    107e:	8b 8b       	std	Y+19, r24	; 0x13
    1080:	0f c0       	rjmp	.+30     	; 0x10a0 <lcd_wr_char+0x11a>
    1082:	84 e1       	ldi	r24, 0x14	; 20
    1084:	91 e0       	ldi	r25, 0x01	; 1
    1086:	9a 8b       	std	Y+18, r25	; 0x12
    1088:	89 8b       	std	Y+17, r24	; 0x11
    108a:	89 89       	ldd	r24, Y+17	; 0x11
    108c:	9a 89       	ldd	r25, Y+18	; 0x12
    108e:	01 97       	sbiw	r24, 0x01	; 1
    1090:	f1 f7       	brne	.-4      	; 0x108e <lcd_wr_char+0x108>
    1092:	9a 8b       	std	Y+18, r25	; 0x12
    1094:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1096:	8b 89       	ldd	r24, Y+19	; 0x13
    1098:	9c 89       	ldd	r25, Y+20	; 0x14
    109a:	01 97       	sbiw	r24, 0x01	; 1
    109c:	9c 8b       	std	Y+20, r25	; 0x14
    109e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10a0:	8b 89       	ldd	r24, Y+19	; 0x13
    10a2:	9c 89       	ldd	r25, Y+20	; 0x14
    10a4:	00 97       	sbiw	r24, 0x00	; 0
    10a6:	69 f7       	brne	.-38     	; 0x1082 <lcd_wr_char+0xfc>
    10a8:	14 c0       	rjmp	.+40     	; 0x10d2 <lcd_wr_char+0x14c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10aa:	6d 89       	ldd	r22, Y+21	; 0x15
    10ac:	7e 89       	ldd	r23, Y+22	; 0x16
    10ae:	8f 89       	ldd	r24, Y+23	; 0x17
    10b0:	98 8d       	ldd	r25, Y+24	; 0x18
    10b2:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    10b6:	dc 01       	movw	r26, r24
    10b8:	cb 01       	movw	r24, r22
    10ba:	9c 8b       	std	Y+20, r25	; 0x14
    10bc:	8b 8b       	std	Y+19, r24	; 0x13
    10be:	8b 89       	ldd	r24, Y+19	; 0x13
    10c0:	9c 89       	ldd	r25, Y+20	; 0x14
    10c2:	98 8b       	std	Y+16, r25	; 0x10
    10c4:	8f 87       	std	Y+15, r24	; 0x0f
    10c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    10c8:	98 89       	ldd	r25, Y+16	; 0x10
    10ca:	01 97       	sbiw	r24, 0x01	; 1
    10cc:	f1 f7       	brne	.-4      	; 0x10ca <lcd_wr_char+0x144>
    10ce:	98 8b       	std	Y+16, r25	; 0x10
    10d0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	cbit(lcd_port,EN);
    10d2:	a8 e2       	ldi	r26, 0x28	; 40
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e8 e2       	ldi	r30, 0x28	; 40
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	8b 7f       	andi	r24, 0xFB	; 251
    10de:	8c 93       	st	X, r24

	letter = letter & 0x0F;
    10e0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    10e2:	8f 70       	andi	r24, 0x0F	; 15
    10e4:	8e 8f       	std	Y+30, r24	; 0x1e
	letter = letter<<4;
    10e6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    10e8:	82 95       	swap	r24
    10ea:	80 7f       	andi	r24, 0xF0	; 240
    10ec:	8e 8f       	std	Y+30, r24	; 0x1e
	lcd_port &= 0x0F;
    10ee:	a8 e2       	ldi	r26, 0x28	; 40
    10f0:	b0 e0       	ldi	r27, 0x00	; 0
    10f2:	e8 e2       	ldi	r30, 0x28	; 40
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	80 81       	ld	r24, Z
    10f8:	8f 70       	andi	r24, 0x0F	; 15
    10fa:	8c 93       	st	X, r24
	lcd_port |= letter;
    10fc:	a8 e2       	ldi	r26, 0x28	; 40
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	e8 e2       	ldi	r30, 0x28	; 40
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	90 81       	ld	r25, Z
    1106:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1108:	89 2b       	or	r24, r25
    110a:	8c 93       	st	X, r24
	sbit(lcd_port,RS);
    110c:	a8 e2       	ldi	r26, 0x28	; 40
    110e:	b0 e0       	ldi	r27, 0x00	; 0
    1110:	e8 e2       	ldi	r30, 0x28	; 40
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	81 60       	ori	r24, 0x01	; 1
    1118:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
    111a:	a8 e2       	ldi	r26, 0x28	; 40
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	e8 e2       	ldi	r30, 0x28	; 40
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	8d 7f       	andi	r24, 0xFD	; 253
    1126:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
    1128:	a8 e2       	ldi	r26, 0x28	; 40
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	e8 e2       	ldi	r30, 0x28	; 40
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	84 60       	ori	r24, 0x04	; 4
    1134:	8c 93       	st	X, r24
    1136:	80 e0       	ldi	r24, 0x00	; 0
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	a0 ea       	ldi	r26, 0xA0	; 160
    113c:	b0 e4       	ldi	r27, 0x40	; 64
    113e:	8b 87       	std	Y+11, r24	; 0x0b
    1140:	9c 87       	std	Y+12, r25	; 0x0c
    1142:	ad 87       	std	Y+13, r26	; 0x0d
    1144:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1146:	6b 85       	ldd	r22, Y+11	; 0x0b
    1148:	7c 85       	ldd	r23, Y+12	; 0x0c
    114a:	8d 85       	ldd	r24, Y+13	; 0x0d
    114c:	9e 85       	ldd	r25, Y+14	; 0x0e
    114e:	2d ec       	ldi	r18, 0xCD	; 205
    1150:	3c ec       	ldi	r19, 0xCC	; 204
    1152:	4c e2       	ldi	r20, 0x2C	; 44
    1154:	55 e4       	ldi	r21, 0x45	; 69
    1156:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    115a:	dc 01       	movw	r26, r24
    115c:	cb 01       	movw	r24, r22
    115e:	8f 83       	std	Y+7, r24	; 0x07
    1160:	98 87       	std	Y+8, r25	; 0x08
    1162:	a9 87       	std	Y+9, r26	; 0x09
    1164:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1166:	6f 81       	ldd	r22, Y+7	; 0x07
    1168:	78 85       	ldd	r23, Y+8	; 0x08
    116a:	89 85       	ldd	r24, Y+9	; 0x09
    116c:	9a 85       	ldd	r25, Y+10	; 0x0a
    116e:	20 e0       	ldi	r18, 0x00	; 0
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	40 e8       	ldi	r20, 0x80	; 128
    1174:	5f e3       	ldi	r21, 0x3F	; 63
    1176:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
    117a:	88 23       	and	r24, r24
    117c:	2c f4       	brge	.+10     	; 0x1188 <lcd_wr_char+0x202>
		__ticks = 1;
    117e:	81 e0       	ldi	r24, 0x01	; 1
    1180:	90 e0       	ldi	r25, 0x00	; 0
    1182:	9e 83       	std	Y+6, r25	; 0x06
    1184:	8d 83       	std	Y+5, r24	; 0x05
    1186:	3f c0       	rjmp	.+126    	; 0x1206 <lcd_wr_char+0x280>
	else if (__tmp > 65535)
    1188:	6f 81       	ldd	r22, Y+7	; 0x07
    118a:	78 85       	ldd	r23, Y+8	; 0x08
    118c:	89 85       	ldd	r24, Y+9	; 0x09
    118e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1190:	20 e0       	ldi	r18, 0x00	; 0
    1192:	3f ef       	ldi	r19, 0xFF	; 255
    1194:	4f e7       	ldi	r20, 0x7F	; 127
    1196:	57 e4       	ldi	r21, 0x47	; 71
    1198:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
    119c:	18 16       	cp	r1, r24
    119e:	4c f5       	brge	.+82     	; 0x11f2 <lcd_wr_char+0x26c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    11a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    11a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    11a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    11a8:	20 e0       	ldi	r18, 0x00	; 0
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	40 e2       	ldi	r20, 0x20	; 32
    11ae:	51 e4       	ldi	r21, 0x41	; 65
    11b0:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    11b4:	dc 01       	movw	r26, r24
    11b6:	cb 01       	movw	r24, r22
    11b8:	bc 01       	movw	r22, r24
    11ba:	cd 01       	movw	r24, r26
    11bc:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    11c0:	dc 01       	movw	r26, r24
    11c2:	cb 01       	movw	r24, r22
    11c4:	9e 83       	std	Y+6, r25	; 0x06
    11c6:	8d 83       	std	Y+5, r24	; 0x05
    11c8:	0f c0       	rjmp	.+30     	; 0x11e8 <lcd_wr_char+0x262>
    11ca:	84 e1       	ldi	r24, 0x14	; 20
    11cc:	91 e0       	ldi	r25, 0x01	; 1
    11ce:	9c 83       	std	Y+4, r25	; 0x04
    11d0:	8b 83       	std	Y+3, r24	; 0x03
    11d2:	8b 81       	ldd	r24, Y+3	; 0x03
    11d4:	9c 81       	ldd	r25, Y+4	; 0x04
    11d6:	01 97       	sbiw	r24, 0x01	; 1
    11d8:	f1 f7       	brne	.-4      	; 0x11d6 <lcd_wr_char+0x250>
    11da:	9c 83       	std	Y+4, r25	; 0x04
    11dc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11de:	8d 81       	ldd	r24, Y+5	; 0x05
    11e0:	9e 81       	ldd	r25, Y+6	; 0x06
    11e2:	01 97       	sbiw	r24, 0x01	; 1
    11e4:	9e 83       	std	Y+6, r25	; 0x06
    11e6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11e8:	8d 81       	ldd	r24, Y+5	; 0x05
    11ea:	9e 81       	ldd	r25, Y+6	; 0x06
    11ec:	00 97       	sbiw	r24, 0x00	; 0
    11ee:	69 f7       	brne	.-38     	; 0x11ca <lcd_wr_char+0x244>
    11f0:	14 c0       	rjmp	.+40     	; 0x121a <lcd_wr_char+0x294>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11f2:	6f 81       	ldd	r22, Y+7	; 0x07
    11f4:	78 85       	ldd	r23, Y+8	; 0x08
    11f6:	89 85       	ldd	r24, Y+9	; 0x09
    11f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    11fa:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    11fe:	dc 01       	movw	r26, r24
    1200:	cb 01       	movw	r24, r22
    1202:	9e 83       	std	Y+6, r25	; 0x06
    1204:	8d 83       	std	Y+5, r24	; 0x05
    1206:	8d 81       	ldd	r24, Y+5	; 0x05
    1208:	9e 81       	ldd	r25, Y+6	; 0x06
    120a:	9a 83       	std	Y+2, r25	; 0x02
    120c:	89 83       	std	Y+1, r24	; 0x01
    120e:	89 81       	ldd	r24, Y+1	; 0x01
    1210:	9a 81       	ldd	r25, Y+2	; 0x02
    1212:	01 97       	sbiw	r24, 0x01	; 1
    1214:	f1 f7       	brne	.-4      	; 0x1212 <lcd_wr_char+0x28c>
    1216:	9a 83       	std	Y+2, r25	; 0x02
    1218:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	cbit(lcd_port,EN);
    121a:	a8 e2       	ldi	r26, 0x28	; 40
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	e8 e2       	ldi	r30, 0x28	; 40
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	80 81       	ld	r24, Z
    1224:	8b 7f       	andi	r24, 0xFB	; 251
    1226:	8c 93       	st	X, r24
}
    1228:	6e 96       	adiw	r28, 0x1e	; 30
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	f8 94       	cli
    122e:	de bf       	out	0x3e, r29	; 62
    1230:	0f be       	out	0x3f, r0	; 63
    1232:	cd bf       	out	0x3d, r28	; 61
    1234:	cf 91       	pop	r28
    1236:	df 91       	pop	r29
    1238:	08 95       	ret

0000123a <lcd_home>:


void lcd_home()
{
    123a:	df 93       	push	r29
    123c:	cf 93       	push	r28
    123e:	cd b7       	in	r28, 0x3d	; 61
    1240:	de b7       	in	r29, 0x3e	; 62
	lcd_wr_command(0x80);
    1242:	80 e8       	ldi	r24, 0x80	; 128
    1244:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
}
    1248:	cf 91       	pop	r28
    124a:	df 91       	pop	r29
    124c:	08 95       	ret

0000124e <lcd_string>:


/*****Function to Print String on LCD*****/
void lcd_string(char *str)
{
    124e:	df 93       	push	r29
    1250:	cf 93       	push	r28
    1252:	0f 92       	push	r0
    1254:	0f 92       	push	r0
    1256:	cd b7       	in	r28, 0x3d	; 61
    1258:	de b7       	in	r29, 0x3e	; 62
    125a:	9a 83       	std	Y+2, r25	; 0x02
    125c:	89 83       	std	Y+1, r24	; 0x01
    125e:	0a c0       	rjmp	.+20     	; 0x1274 <lcd_string+0x26>
	while(*str != '\0')
	{
		lcd_wr_char(*str);
    1260:	e9 81       	ldd	r30, Y+1	; 0x01
    1262:	fa 81       	ldd	r31, Y+2	; 0x02
    1264:	80 81       	ld	r24, Z
    1266:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
		str++;
    126a:	89 81       	ldd	r24, Y+1	; 0x01
    126c:	9a 81       	ldd	r25, Y+2	; 0x02
    126e:	01 96       	adiw	r24, 0x01	; 1
    1270:	9a 83       	std	Y+2, r25	; 0x02
    1272:	89 83       	std	Y+1, r24	; 0x01


/*****Function to Print String on LCD*****/
void lcd_string(char *str)
{
	while(*str != '\0')
    1274:	e9 81       	ldd	r30, Y+1	; 0x01
    1276:	fa 81       	ldd	r31, Y+2	; 0x02
    1278:	80 81       	ld	r24, Z
    127a:	88 23       	and	r24, r24
    127c:	89 f7       	brne	.-30     	; 0x1260 <lcd_string+0x12>
	{
		lcd_wr_char(*str);
		str++;
	}
}
    127e:	0f 90       	pop	r0
    1280:	0f 90       	pop	r0
    1282:	cf 91       	pop	r28
    1284:	df 91       	pop	r29
    1286:	08 95       	ret

00001288 <lcd_cursor>:

/*** Position the LCD cursor at "row", "column". ***/

void lcd_cursor (char row, char column)
{
    1288:	df 93       	push	r29
    128a:	cf 93       	push	r28
    128c:	00 d0       	rcall	.+0      	; 0x128e <lcd_cursor+0x6>
    128e:	0f 92       	push	r0
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
    1294:	89 83       	std	Y+1, r24	; 0x01
    1296:	6a 83       	std	Y+2, r22	; 0x02
	switch (row) {
    1298:	89 81       	ldd	r24, Y+1	; 0x01
    129a:	28 2f       	mov	r18, r24
    129c:	30 e0       	ldi	r19, 0x00	; 0
    129e:	3c 83       	std	Y+4, r19	; 0x04
    12a0:	2b 83       	std	Y+3, r18	; 0x03
    12a2:	8b 81       	ldd	r24, Y+3	; 0x03
    12a4:	9c 81       	ldd	r25, Y+4	; 0x04
    12a6:	82 30       	cpi	r24, 0x02	; 2
    12a8:	91 05       	cpc	r25, r1
    12aa:	d9 f0       	breq	.+54     	; 0x12e2 <lcd_cursor+0x5a>
    12ac:	2b 81       	ldd	r18, Y+3	; 0x03
    12ae:	3c 81       	ldd	r19, Y+4	; 0x04
    12b0:	23 30       	cpi	r18, 0x03	; 3
    12b2:	31 05       	cpc	r19, r1
    12b4:	34 f4       	brge	.+12     	; 0x12c2 <lcd_cursor+0x3a>
    12b6:	8b 81       	ldd	r24, Y+3	; 0x03
    12b8:	9c 81       	ldd	r25, Y+4	; 0x04
    12ba:	81 30       	cpi	r24, 0x01	; 1
    12bc:	91 05       	cpc	r25, r1
    12be:	61 f0       	breq	.+24     	; 0x12d8 <lcd_cursor+0x50>
    12c0:	1e c0       	rjmp	.+60     	; 0x12fe <lcd_cursor+0x76>
    12c2:	2b 81       	ldd	r18, Y+3	; 0x03
    12c4:	3c 81       	ldd	r19, Y+4	; 0x04
    12c6:	23 30       	cpi	r18, 0x03	; 3
    12c8:	31 05       	cpc	r19, r1
    12ca:	81 f0       	breq	.+32     	; 0x12ec <lcd_cursor+0x64>
    12cc:	8b 81       	ldd	r24, Y+3	; 0x03
    12ce:	9c 81       	ldd	r25, Y+4	; 0x04
    12d0:	84 30       	cpi	r24, 0x04	; 4
    12d2:	91 05       	cpc	r25, r1
    12d4:	81 f0       	breq	.+32     	; 0x12f6 <lcd_cursor+0x6e>
    12d6:	13 c0       	rjmp	.+38     	; 0x12fe <lcd_cursor+0x76>
		case 1: lcd_wr_command (0x80 + column - 1); break;
    12d8:	8a 81       	ldd	r24, Y+2	; 0x02
    12da:	81 58       	subi	r24, 0x81	; 129
    12dc:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
    12e0:	0e c0       	rjmp	.+28     	; 0x12fe <lcd_cursor+0x76>
		case 2: lcd_wr_command (0xc0 + column - 1); break;
    12e2:	8a 81       	ldd	r24, Y+2	; 0x02
    12e4:	81 54       	subi	r24, 0x41	; 65
    12e6:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
    12ea:	09 c0       	rjmp	.+18     	; 0x12fe <lcd_cursor+0x76>
		case 3: lcd_wr_command (0x94 + column - 1); break;
    12ec:	8a 81       	ldd	r24, Y+2	; 0x02
    12ee:	8d 56       	subi	r24, 0x6D	; 109
    12f0:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
    12f4:	04 c0       	rjmp	.+8      	; 0x12fe <lcd_cursor+0x76>
		case 4: lcd_wr_command (0xd4 + column - 1); break;
    12f6:	8a 81       	ldd	r24, Y+2	; 0x02
    12f8:	8d 52       	subi	r24, 0x2D	; 45
    12fa:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
		default: break;
	}
}
    12fe:	0f 90       	pop	r0
    1300:	0f 90       	pop	r0
    1302:	0f 90       	pop	r0
    1304:	0f 90       	pop	r0
    1306:	cf 91       	pop	r28
    1308:	df 91       	pop	r29
    130a:	08 95       	ret

0000130c <lcd_print>:

/***** Function To Print Any input value upto the desired digit on LCD *****/
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
    130c:	df 93       	push	r29
    130e:	cf 93       	push	r28
    1310:	cd b7       	in	r28, 0x3d	; 61
    1312:	de b7       	in	r29, 0x3e	; 62
    1314:	27 97       	sbiw	r28, 0x07	; 7
    1316:	0f b6       	in	r0, 0x3f	; 63
    1318:	f8 94       	cli
    131a:	de bf       	out	0x3e, r29	; 62
    131c:	0f be       	out	0x3f, r0	; 63
    131e:	cd bf       	out	0x3d, r28	; 61
    1320:	8a 83       	std	Y+2, r24	; 0x02
    1322:	6b 83       	std	Y+3, r22	; 0x03
    1324:	5d 83       	std	Y+5, r21	; 0x05
    1326:	4c 83       	std	Y+4, r20	; 0x04
    1328:	3f 83       	std	Y+7, r19	; 0x07
    132a:	2e 83       	std	Y+6, r18	; 0x06
	unsigned char flag=0;
    132c:	19 82       	std	Y+1, r1	; 0x01
	if(row==0||coloumn==0)
    132e:	8a 81       	ldd	r24, Y+2	; 0x02
    1330:	88 23       	and	r24, r24
    1332:	19 f0       	breq	.+6      	; 0x133a <lcd_print+0x2e>
    1334:	8b 81       	ldd	r24, Y+3	; 0x03
    1336:	88 23       	and	r24, r24
    1338:	19 f4       	brne	.+6      	; 0x1340 <lcd_print+0x34>
	{
		lcd_home();
    133a:	0e 94 1d 09 	call	0x123a	; 0x123a <lcd_home>
    133e:	04 c0       	rjmp	.+8      	; 0x1348 <lcd_print+0x3c>
	}
	else
	{
		lcd_cursor(row,coloumn);
    1340:	8a 81       	ldd	r24, Y+2	; 0x02
    1342:	6b 81       	ldd	r22, Y+3	; 0x03
    1344:	0e 94 44 09 	call	0x1288	; 0x1288 <lcd_cursor>
	}
	if(digits==5 || flag==1)
    1348:	8e 81       	ldd	r24, Y+6	; 0x06
    134a:	9f 81       	ldd	r25, Y+7	; 0x07
    134c:	85 30       	cpi	r24, 0x05	; 5
    134e:	91 05       	cpc	r25, r1
    1350:	19 f0       	breq	.+6      	; 0x1358 <lcd_print+0x4c>
    1352:	89 81       	ldd	r24, Y+1	; 0x01
    1354:	81 30       	cpi	r24, 0x01	; 1
    1356:	a9 f4       	brne	.+42     	; 0x1382 <lcd_print+0x76>
	{
		million=value/10000+48;
    1358:	8c 81       	ldd	r24, Y+4	; 0x04
    135a:	9d 81       	ldd	r25, Y+5	; 0x05
    135c:	20 e1       	ldi	r18, 0x10	; 16
    135e:	37 e2       	ldi	r19, 0x27	; 39
    1360:	b9 01       	movw	r22, r18
    1362:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    1366:	cb 01       	movw	r24, r22
    1368:	c0 96       	adiw	r24, 0x30	; 48
    136a:	90 93 1b 03 	sts	0x031B, r25
    136e:	80 93 1a 03 	sts	0x031A, r24
		lcd_wr_char(million);
    1372:	80 91 1a 03 	lds	r24, 0x031A
    1376:	90 91 1b 03 	lds	r25, 0x031B
    137a:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
		flag=1;
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==4 || flag==1)
    1382:	8e 81       	ldd	r24, Y+6	; 0x06
    1384:	9f 81       	ldd	r25, Y+7	; 0x07
    1386:	84 30       	cpi	r24, 0x04	; 4
    1388:	91 05       	cpc	r25, r1
    138a:	19 f0       	breq	.+6      	; 0x1392 <lcd_print+0x86>
    138c:	89 81       	ldd	r24, Y+1	; 0x01
    138e:	81 30       	cpi	r24, 0x01	; 1
    1390:	11 f5       	brne	.+68     	; 0x13d6 <lcd_print+0xca>
	{
		temp = value/1000;
    1392:	8c 81       	ldd	r24, Y+4	; 0x04
    1394:	9d 81       	ldd	r25, Y+5	; 0x05
    1396:	28 ee       	ldi	r18, 0xE8	; 232
    1398:	33 e0       	ldi	r19, 0x03	; 3
    139a:	b9 01       	movw	r22, r18
    139c:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    13a0:	cb 01       	movw	r24, r22
    13a2:	90 93 1d 03 	sts	0x031D, r25
    13a6:	80 93 1c 03 	sts	0x031C, r24
		thousand = temp%10 + 48;
    13aa:	80 91 1c 03 	lds	r24, 0x031C
    13ae:	90 91 1d 03 	lds	r25, 0x031D
    13b2:	2a e0       	ldi	r18, 0x0A	; 10
    13b4:	30 e0       	ldi	r19, 0x00	; 0
    13b6:	b9 01       	movw	r22, r18
    13b8:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    13bc:	c0 96       	adiw	r24, 0x30	; 48
    13be:	90 93 27 03 	sts	0x0327, r25
    13c2:	80 93 26 03 	sts	0x0326, r24
		lcd_wr_char(thousand);
    13c6:	80 91 26 03 	lds	r24, 0x0326
    13ca:	90 91 27 03 	lds	r25, 0x0327
    13ce:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
		flag=1;
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==3 || flag==1)
    13d6:	8e 81       	ldd	r24, Y+6	; 0x06
    13d8:	9f 81       	ldd	r25, Y+7	; 0x07
    13da:	83 30       	cpi	r24, 0x03	; 3
    13dc:	91 05       	cpc	r25, r1
    13de:	19 f0       	breq	.+6      	; 0x13e6 <lcd_print+0xda>
    13e0:	89 81       	ldd	r24, Y+1	; 0x01
    13e2:	81 30       	cpi	r24, 0x01	; 1
    13e4:	11 f5       	brne	.+68     	; 0x142a <lcd_print+0x11e>
	{
		temp = value/100;
    13e6:	8c 81       	ldd	r24, Y+4	; 0x04
    13e8:	9d 81       	ldd	r25, Y+5	; 0x05
    13ea:	24 e6       	ldi	r18, 0x64	; 100
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	b9 01       	movw	r22, r18
    13f0:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    13f4:	cb 01       	movw	r24, r22
    13f6:	90 93 1d 03 	sts	0x031D, r25
    13fa:	80 93 1c 03 	sts	0x031C, r24
		hundred = temp%10 + 48;
    13fe:	80 91 1c 03 	lds	r24, 0x031C
    1402:	90 91 1d 03 	lds	r25, 0x031D
    1406:	2a e0       	ldi	r18, 0x0A	; 10
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	b9 01       	movw	r22, r18
    140c:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    1410:	c0 96       	adiw	r24, 0x30	; 48
    1412:	90 93 23 03 	sts	0x0323, r25
    1416:	80 93 22 03 	sts	0x0322, r24
		lcd_wr_char(hundred);
    141a:	80 91 22 03 	lds	r24, 0x0322
    141e:	90 91 23 03 	lds	r25, 0x0323
    1422:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
		flag=1;
    1426:	81 e0       	ldi	r24, 0x01	; 1
    1428:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==2 || flag==1)
    142a:	8e 81       	ldd	r24, Y+6	; 0x06
    142c:	9f 81       	ldd	r25, Y+7	; 0x07
    142e:	82 30       	cpi	r24, 0x02	; 2
    1430:	91 05       	cpc	r25, r1
    1432:	19 f0       	breq	.+6      	; 0x143a <lcd_print+0x12e>
    1434:	89 81       	ldd	r24, Y+1	; 0x01
    1436:	81 30       	cpi	r24, 0x01	; 1
    1438:	11 f5       	brne	.+68     	; 0x147e <lcd_print+0x172>
	{
		temp = value/10;
    143a:	8c 81       	ldd	r24, Y+4	; 0x04
    143c:	9d 81       	ldd	r25, Y+5	; 0x05
    143e:	2a e0       	ldi	r18, 0x0A	; 10
    1440:	30 e0       	ldi	r19, 0x00	; 0
    1442:	b9 01       	movw	r22, r18
    1444:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    1448:	cb 01       	movw	r24, r22
    144a:	90 93 1d 03 	sts	0x031D, r25
    144e:	80 93 1c 03 	sts	0x031C, r24
		tens = temp%10 + 48;
    1452:	80 91 1c 03 	lds	r24, 0x031C
    1456:	90 91 1d 03 	lds	r25, 0x031D
    145a:	2a e0       	ldi	r18, 0x0A	; 10
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	b9 01       	movw	r22, r18
    1460:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    1464:	c0 96       	adiw	r24, 0x30	; 48
    1466:	90 93 21 03 	sts	0x0321, r25
    146a:	80 93 20 03 	sts	0x0320, r24
		lcd_wr_char(tens);
    146e:	80 91 20 03 	lds	r24, 0x0320
    1472:	90 91 21 03 	lds	r25, 0x0321
    1476:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
		flag=1;
    147a:	81 e0       	ldi	r24, 0x01	; 1
    147c:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==1 || flag==1)
    147e:	8e 81       	ldd	r24, Y+6	; 0x06
    1480:	9f 81       	ldd	r25, Y+7	; 0x07
    1482:	81 30       	cpi	r24, 0x01	; 1
    1484:	91 05       	cpc	r25, r1
    1486:	19 f0       	breq	.+6      	; 0x148e <lcd_print+0x182>
    1488:	89 81       	ldd	r24, Y+1	; 0x01
    148a:	81 30       	cpi	r24, 0x01	; 1
    148c:	91 f4       	brne	.+36     	; 0x14b2 <lcd_print+0x1a6>
	{
		unit = value%10 + 48;
    148e:	8c 81       	ldd	r24, Y+4	; 0x04
    1490:	9d 81       	ldd	r25, Y+5	; 0x05
    1492:	2a e0       	ldi	r18, 0x0A	; 10
    1494:	30 e0       	ldi	r19, 0x00	; 0
    1496:	b9 01       	movw	r22, r18
    1498:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    149c:	c0 96       	adiw	r24, 0x30	; 48
    149e:	90 93 25 03 	sts	0x0325, r25
    14a2:	80 93 24 03 	sts	0x0324, r24
		lcd_wr_char(unit);
    14a6:	80 91 24 03 	lds	r24, 0x0324
    14aa:	90 91 25 03 	lds	r25, 0x0325
    14ae:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
	}
	if(digits>5)
    14b2:	8e 81       	ldd	r24, Y+6	; 0x06
    14b4:	9f 81       	ldd	r25, Y+7	; 0x07
    14b6:	86 30       	cpi	r24, 0x06	; 6
    14b8:	91 05       	cpc	r25, r1
    14ba:	1c f0       	brlt	.+6      	; 0x14c2 <lcd_print+0x1b6>
	{
		lcd_wr_char('E');
    14bc:	85 e4       	ldi	r24, 0x45	; 69
    14be:	0e 94 c3 07 	call	0xf86	; 0xf86 <lcd_wr_char>
	}
	
}
    14c2:	27 96       	adiw	r28, 0x07	; 7
    14c4:	0f b6       	in	r0, 0x3f	; 63
    14c6:	f8 94       	cli
    14c8:	de bf       	out	0x3e, r29	; 62
    14ca:	0f be       	out	0x3f, r0	; 63
    14cc:	cd bf       	out	0x3d, r28	; 61
    14ce:	cf 91       	pop	r28
    14d0:	df 91       	pop	r29
    14d2:	08 95       	ret

000014d4 <__vector_5>:

unsigned int rightShaftCount = 0;
unsigned int leftShaftCount = 0;

ISR(INT4_vect)
{
    14d4:	1f 92       	push	r1
    14d6:	0f 92       	push	r0
    14d8:	0f b6       	in	r0, 0x3f	; 63
    14da:	0f 92       	push	r0
    14dc:	11 24       	eor	r1, r1
    14de:	8f 93       	push	r24
    14e0:	9f 93       	push	r25
    14e2:	df 93       	push	r29
    14e4:	cf 93       	push	r28
    14e6:	cd b7       	in	r28, 0x3d	; 61
    14e8:	de b7       	in	r29, 0x3e	; 62
	leftShaftCount++;
    14ea:	80 91 0e 03 	lds	r24, 0x030E
    14ee:	90 91 0f 03 	lds	r25, 0x030F
    14f2:	01 96       	adiw	r24, 0x01	; 1
    14f4:	90 93 0f 03 	sts	0x030F, r25
    14f8:	80 93 0e 03 	sts	0x030E, r24
}
    14fc:	cf 91       	pop	r28
    14fe:	df 91       	pop	r29
    1500:	9f 91       	pop	r25
    1502:	8f 91       	pop	r24
    1504:	0f 90       	pop	r0
    1506:	0f be       	out	0x3f, r0	; 63
    1508:	0f 90       	pop	r0
    150a:	1f 90       	pop	r1
    150c:	18 95       	reti

0000150e <__vector_6>:

ISR(INT5_vect)
{
    150e:	1f 92       	push	r1
    1510:	0f 92       	push	r0
    1512:	0f b6       	in	r0, 0x3f	; 63
    1514:	0f 92       	push	r0
    1516:	11 24       	eor	r1, r1
    1518:	8f 93       	push	r24
    151a:	9f 93       	push	r25
    151c:	df 93       	push	r29
    151e:	cf 93       	push	r28
    1520:	cd b7       	in	r28, 0x3d	; 61
    1522:	de b7       	in	r29, 0x3e	; 62
	rightShaftCount++;
    1524:	80 91 0c 03 	lds	r24, 0x030C
    1528:	90 91 0d 03 	lds	r25, 0x030D
    152c:	01 96       	adiw	r24, 0x01	; 1
    152e:	90 93 0d 03 	sts	0x030D, r25
    1532:	80 93 0c 03 	sts	0x030C, r24
}
    1536:	cf 91       	pop	r28
    1538:	df 91       	pop	r29
    153a:	9f 91       	pop	r25
    153c:	8f 91       	pop	r24
    153e:	0f 90       	pop	r0
    1540:	0f be       	out	0x3f, r0	; 63
    1542:	0f 90       	pop	r0
    1544:	1f 90       	pop	r1
    1546:	18 95       	reti

00001548 <motion_pin_config>:

void motion_pin_config()
{
    1548:	df 93       	push	r29
    154a:	cf 93       	push	r28
    154c:	cd b7       	in	r28, 0x3d	; 61
    154e:	de b7       	in	r29, 0x3e	; 62
	//init motion control ports
	DDRA = 0x0F; // 0000 1111, lower 4 bits are output
    1550:	e1 e2       	ldi	r30, 0x21	; 33
    1552:	f0 e0       	ldi	r31, 0x00	; 0
    1554:	8f e0       	ldi	r24, 0x0F	; 15
    1556:	80 83       	st	Z, r24
	PORTA = 0x00; // initialize
    1558:	e2 e2       	ldi	r30, 0x22	; 34
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	10 82       	st	Z, r1
	
	//init  velocity control ports
	DDRL = 0x18; // 0001 1000, 3rd and 4th bit are set for output
    155e:	ea e0       	ldi	r30, 0x0A	; 10
    1560:	f1 e0       	ldi	r31, 0x01	; 1
    1562:	88 e1       	ldi	r24, 0x18	; 24
    1564:	80 83       	st	Z, r24
	PORTL = 0x18; // initialize
    1566:	eb e0       	ldi	r30, 0x0B	; 11
    1568:	f1 e0       	ldi	r31, 0x01	; 1
    156a:	88 e1       	ldi	r24, 0x18	; 24
    156c:	80 83       	st	Z, r24

	//init interrupt control ports, 4 is for left, 5 is for right
	cli(); //clear interrupts
    156e:	f8 94       	cli
	EICRB = EICRB | 0x0A; //for contol register B,4th and 5th interrupts 0000 1010 (falling edge)
    1570:	aa e6       	ldi	r26, 0x6A	; 106
    1572:	b0 e0       	ldi	r27, 0x00	; 0
    1574:	ea e6       	ldi	r30, 0x6A	; 106
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	80 81       	ld	r24, Z
    157a:	8a 60       	ori	r24, 0x0A	; 10
    157c:	8c 93       	st	X, r24
	EIMSK = EIMSK | 0x30; //mask for 8 interuts, we use 4 and 5, so 00110000
    157e:	ad e3       	ldi	r26, 0x3D	; 61
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	ed e3       	ldi	r30, 0x3D	; 61
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	80 63       	ori	r24, 0x30	; 48
    158a:	8c 93       	st	X, r24
	sei(); //enable global interrupts
    158c:	78 94       	sei

	//init PORTE, PE4 and PE5 is for interrupt
	DDRE = 0xCF; // 4th and 5th are for input, 1100 1111
    158e:	ed e2       	ldi	r30, 0x2D	; 45
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	8f ec       	ldi	r24, 0xCF	; 207
    1594:	80 83       	st	Z, r24
	PORTE = 0x00; // initialize to zero
    1596:	ee e2       	ldi	r30, 0x2E	; 46
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	10 82       	st	Z, r1

	rightShaftCount = 0;
    159c:	10 92 0d 03 	sts	0x030D, r1
    15a0:	10 92 0c 03 	sts	0x030C, r1
	leftShaftCount = 0;
    15a4:	10 92 0f 03 	sts	0x030F, r1
    15a8:	10 92 0e 03 	sts	0x030E, r1
}
    15ac:	cf 91       	pop	r28
    15ae:	df 91       	pop	r29
    15b0:	08 95       	ret

000015b2 <forward>:

void forward()
{
    15b2:	df 93       	push	r29
    15b4:	cf 93       	push	r28
    15b6:	cd b7       	in	r28, 0x3d	; 61
    15b8:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x06;
    15ba:	e2 e2       	ldi	r30, 0x22	; 34
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	86 e0       	ldi	r24, 0x06	; 6
    15c0:	80 83       	st	Z, r24
}
    15c2:	cf 91       	pop	r28
    15c4:	df 91       	pop	r29
    15c6:	08 95       	ret

000015c8 <backward>:

void backward()
{
    15c8:	df 93       	push	r29
    15ca:	cf 93       	push	r28
    15cc:	cd b7       	in	r28, 0x3d	; 61
    15ce:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x09;
    15d0:	e2 e2       	ldi	r30, 0x22	; 34
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	89 e0       	ldi	r24, 0x09	; 9
    15d6:	80 83       	st	Z, r24
}
    15d8:	cf 91       	pop	r28
    15da:	df 91       	pop	r29
    15dc:	08 95       	ret

000015de <hard_left>:

void hard_left()
{
    15de:	df 93       	push	r29
    15e0:	cf 93       	push	r28
    15e2:	cd b7       	in	r28, 0x3d	; 61
    15e4:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x05;
    15e6:	e2 e2       	ldi	r30, 0x22	; 34
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	85 e0       	ldi	r24, 0x05	; 5
    15ec:	80 83       	st	Z, r24
}
    15ee:	cf 91       	pop	r28
    15f0:	df 91       	pop	r29
    15f2:	08 95       	ret

000015f4 <hard_right>:

void hard_right()
{
    15f4:	df 93       	push	r29
    15f6:	cf 93       	push	r28
    15f8:	cd b7       	in	r28, 0x3d	; 61
    15fa:	de b7       	in	r29, 0x3e	; 62
	PORTA =  0x0A;
    15fc:	e2 e2       	ldi	r30, 0x22	; 34
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	8a e0       	ldi	r24, 0x0A	; 10
    1602:	80 83       	st	Z, r24
}
    1604:	cf 91       	pop	r28
    1606:	df 91       	pop	r29
    1608:	08 95       	ret

0000160a <soft_left>:

void soft_left()
{
    160a:	df 93       	push	r29
    160c:	cf 93       	push	r28
    160e:	cd b7       	in	r28, 0x3d	; 61
    1610:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x04;
    1612:	e2 e2       	ldi	r30, 0x22	; 34
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	84 e0       	ldi	r24, 0x04	; 4
    1618:	80 83       	st	Z, r24
}
    161a:	cf 91       	pop	r28
    161c:	df 91       	pop	r29
    161e:	08 95       	ret

00001620 <soft_right>:

void soft_right()
{
    1620:	df 93       	push	r29
    1622:	cf 93       	push	r28
    1624:	cd b7       	in	r28, 0x3d	; 61
    1626:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x02;
    1628:	e2 e2       	ldi	r30, 0x22	; 34
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	82 e0       	ldi	r24, 0x02	; 2
    162e:	80 83       	st	Z, r24
}
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <stop>:


void stop()
{
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	cd b7       	in	r28, 0x3d	; 61
    163c:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x00;
    163e:	e2 e2       	ldi	r30, 0x22	; 34
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	10 82       	st	Z, r1
}
    1644:	cf 91       	pop	r28
    1646:	df 91       	pop	r29
    1648:	08 95       	ret

0000164a <move_forward>:

void move_forward(int d) //d in mm
{
    164a:	df 93       	push	r29
    164c:	cf 93       	push	r28
    164e:	00 d0       	rcall	.+0      	; 0x1650 <move_forward+0x6>
    1650:	0f 92       	push	r0
    1652:	cd b7       	in	r28, 0x3d	; 61
    1654:	de b7       	in	r29, 0x3e	; 62
    1656:	9c 83       	std	Y+4, r25	; 0x04
    1658:	8b 83       	std	Y+3, r24	; 0x03
	unsigned int reqdLeftShaftCount=0;
    165a:	1a 82       	std	Y+2, r1	; 0x02
    165c:	19 82       	std	Y+1, r1	; 0x01

	reqdLeftShaftCount = d/5;
    165e:	8b 81       	ldd	r24, Y+3	; 0x03
    1660:	9c 81       	ldd	r25, Y+4	; 0x04
    1662:	25 e0       	ldi	r18, 0x05	; 5
    1664:	30 e0       	ldi	r19, 0x00	; 0
    1666:	b9 01       	movw	r22, r18
    1668:	0e 94 cf 19 	call	0x339e	; 0x339e <__divmodhi4>
    166c:	cb 01       	movw	r24, r22
    166e:	9a 83       	std	Y+2, r25	; 0x02
    1670:	89 83       	std	Y+1, r24	; 0x01
    1672:	02 c0       	rjmp	.+4      	; 0x1678 <move_forward+0x2e>

	while( leftShaftCount < reqdLeftShaftCount) {
		forward();
    1674:	0e 94 d9 0a 	call	0x15b2	; 0x15b2 <forward>
{
	unsigned int reqdLeftShaftCount=0;

	reqdLeftShaftCount = d/5;

	while( leftShaftCount < reqdLeftShaftCount) {
    1678:	20 91 0e 03 	lds	r18, 0x030E
    167c:	30 91 0f 03 	lds	r19, 0x030F
    1680:	89 81       	ldd	r24, Y+1	; 0x01
    1682:	9a 81       	ldd	r25, Y+2	; 0x02
    1684:	28 17       	cp	r18, r24
    1686:	39 07       	cpc	r19, r25
    1688:	a8 f3       	brcs	.-22     	; 0x1674 <move_forward+0x2a>
		forward();
	}
	stop();
    168a:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
}
    168e:	0f 90       	pop	r0
    1690:	0f 90       	pop	r0
    1692:	0f 90       	pop	r0
    1694:	0f 90       	pop	r0
    1696:	cf 91       	pop	r28
    1698:	df 91       	pop	r29
    169a:	08 95       	ret

0000169c <move_backward>:

void move_backward(int d) //d in mm
{
    169c:	df 93       	push	r29
    169e:	cf 93       	push	r28
    16a0:	00 d0       	rcall	.+0      	; 0x16a2 <move_backward+0x6>
    16a2:	0f 92       	push	r0
    16a4:	cd b7       	in	r28, 0x3d	; 61
    16a6:	de b7       	in	r29, 0x3e	; 62
    16a8:	9c 83       	std	Y+4, r25	; 0x04
    16aa:	8b 83       	std	Y+3, r24	; 0x03
	unsigned int reqdLeftShaftCount=0;
    16ac:	1a 82       	std	Y+2, r1	; 0x02
    16ae:	19 82       	std	Y+1, r1	; 0x01

	reqdLeftShaftCount = d/5;
    16b0:	8b 81       	ldd	r24, Y+3	; 0x03
    16b2:	9c 81       	ldd	r25, Y+4	; 0x04
    16b4:	25 e0       	ldi	r18, 0x05	; 5
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	b9 01       	movw	r22, r18
    16ba:	0e 94 cf 19 	call	0x339e	; 0x339e <__divmodhi4>
    16be:	cb 01       	movw	r24, r22
    16c0:	9a 83       	std	Y+2, r25	; 0x02
    16c2:	89 83       	std	Y+1, r24	; 0x01
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <move_backward+0x2e>

	while( leftShaftCount < reqdLeftShaftCount) {
		backward();
    16c6:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <backward>
{
	unsigned int reqdLeftShaftCount=0;

	reqdLeftShaftCount = d/5;

	while( leftShaftCount < reqdLeftShaftCount) {
    16ca:	20 91 0e 03 	lds	r18, 0x030E
    16ce:	30 91 0f 03 	lds	r19, 0x030F
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	9a 81       	ldd	r25, Y+2	; 0x02
    16d6:	28 17       	cp	r18, r24
    16d8:	39 07       	cpc	r19, r25
    16da:	a8 f3       	brcs	.-22     	; 0x16c6 <move_backward+0x2a>
		backward();
	}
	stop();
    16dc:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
}
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	cf 91       	pop	r28
    16ea:	df 91       	pop	r29
    16ec:	08 95       	ret

000016ee <turn_soft_right>:
	
void turn_soft_right(int degree)
{
    16ee:	df 93       	push	r29
    16f0:	cf 93       	push	r28
    16f2:	00 d0       	rcall	.+0      	; 0x16f4 <turn_soft_right+0x6>
    16f4:	00 d0       	rcall	.+0      	; 0x16f6 <turn_soft_right+0x8>
    16f6:	cd b7       	in	r28, 0x3d	; 61
    16f8:	de b7       	in	r29, 0x3e	; 62
    16fa:	9c 83       	std	Y+4, r25	; 0x04
    16fc:	8b 83       	std	Y+3, r24	; 0x03
	unsigned int reqdLeftShaftCount = 0;
    16fe:	1a 82       	std	Y+2, r1	; 0x02
    1700:	19 82       	std	Y+1, r1	; 0x01
	reqdLeftShaftCount = degree/2;
    1702:	8b 81       	ldd	r24, Y+3	; 0x03
    1704:	9c 81       	ldd	r25, Y+4	; 0x04
    1706:	9e 83       	std	Y+6, r25	; 0x06
    1708:	8d 83       	std	Y+5, r24	; 0x05
    170a:	8d 81       	ldd	r24, Y+5	; 0x05
    170c:	9e 81       	ldd	r25, Y+6	; 0x06
    170e:	99 23       	and	r25, r25
    1710:	2c f4       	brge	.+10     	; 0x171c <turn_soft_right+0x2e>
    1712:	8d 81       	ldd	r24, Y+5	; 0x05
    1714:	9e 81       	ldd	r25, Y+6	; 0x06
    1716:	01 96       	adiw	r24, 0x01	; 1
    1718:	9e 83       	std	Y+6, r25	; 0x06
    171a:	8d 83       	std	Y+5, r24	; 0x05
    171c:	8d 81       	ldd	r24, Y+5	; 0x05
    171e:	9e 81       	ldd	r25, Y+6	; 0x06
    1720:	95 95       	asr	r25
    1722:	87 95       	ror	r24
    1724:	9a 83       	std	Y+2, r25	; 0x02
    1726:	89 83       	std	Y+1, r24	; 0x01
    1728:	02 c0       	rjmp	.+4      	; 0x172e <turn_soft_right+0x40>

	while(leftShaftCount < reqdLeftShaftCount) {
		soft_right();
    172a:	0e 94 10 0b 	call	0x1620	; 0x1620 <soft_right>
void turn_soft_right(int degree)
{
	unsigned int reqdLeftShaftCount = 0;
	reqdLeftShaftCount = degree/2;

	while(leftShaftCount < reqdLeftShaftCount) {
    172e:	20 91 0e 03 	lds	r18, 0x030E
    1732:	30 91 0f 03 	lds	r19, 0x030F
    1736:	89 81       	ldd	r24, Y+1	; 0x01
    1738:	9a 81       	ldd	r25, Y+2	; 0x02
    173a:	28 17       	cp	r18, r24
    173c:	39 07       	cpc	r19, r25
    173e:	a8 f3       	brcs	.-22     	; 0x172a <turn_soft_right+0x3c>
		soft_right();
	}
	stop();
    1740:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
}
    1744:	26 96       	adiw	r28, 0x06	; 6
    1746:	0f b6       	in	r0, 0x3f	; 63
    1748:	f8 94       	cli
    174a:	de bf       	out	0x3e, r29	; 62
    174c:	0f be       	out	0x3f, r0	; 63
    174e:	cd bf       	out	0x3d, r28	; 61
    1750:	cf 91       	pop	r28
    1752:	df 91       	pop	r29
    1754:	08 95       	ret

00001756 <turn_soft_left>:

void turn_soft_left(int degree)
{
    1756:	df 93       	push	r29
    1758:	cf 93       	push	r28
    175a:	00 d0       	rcall	.+0      	; 0x175c <turn_soft_left+0x6>
    175c:	00 d0       	rcall	.+0      	; 0x175e <turn_soft_left+0x8>
    175e:	cd b7       	in	r28, 0x3d	; 61
    1760:	de b7       	in	r29, 0x3e	; 62
    1762:	9c 83       	std	Y+4, r25	; 0x04
    1764:	8b 83       	std	Y+3, r24	; 0x03
	unsigned int reqdRightShaftCount = 0;
    1766:	1a 82       	std	Y+2, r1	; 0x02
    1768:	19 82       	std	Y+1, r1	; 0x01
	reqdRightShaftCount = degree/2;
    176a:	8b 81       	ldd	r24, Y+3	; 0x03
    176c:	9c 81       	ldd	r25, Y+4	; 0x04
    176e:	9e 83       	std	Y+6, r25	; 0x06
    1770:	8d 83       	std	Y+5, r24	; 0x05
    1772:	8d 81       	ldd	r24, Y+5	; 0x05
    1774:	9e 81       	ldd	r25, Y+6	; 0x06
    1776:	99 23       	and	r25, r25
    1778:	2c f4       	brge	.+10     	; 0x1784 <turn_soft_left+0x2e>
    177a:	8d 81       	ldd	r24, Y+5	; 0x05
    177c:	9e 81       	ldd	r25, Y+6	; 0x06
    177e:	01 96       	adiw	r24, 0x01	; 1
    1780:	9e 83       	std	Y+6, r25	; 0x06
    1782:	8d 83       	std	Y+5, r24	; 0x05
    1784:	8d 81       	ldd	r24, Y+5	; 0x05
    1786:	9e 81       	ldd	r25, Y+6	; 0x06
    1788:	95 95       	asr	r25
    178a:	87 95       	ror	r24
    178c:	9a 83       	std	Y+2, r25	; 0x02
    178e:	89 83       	std	Y+1, r24	; 0x01
    1790:	02 c0       	rjmp	.+4      	; 0x1796 <turn_soft_left+0x40>

	while(rightShaftCount < reqdRightShaftCount) {
		soft_left();
    1792:	0e 94 05 0b 	call	0x160a	; 0x160a <soft_left>
void turn_soft_left(int degree)
{
	unsigned int reqdRightShaftCount = 0;
	reqdRightShaftCount = degree/2;

	while(rightShaftCount < reqdRightShaftCount) {
    1796:	20 91 0c 03 	lds	r18, 0x030C
    179a:	30 91 0d 03 	lds	r19, 0x030D
    179e:	89 81       	ldd	r24, Y+1	; 0x01
    17a0:	9a 81       	ldd	r25, Y+2	; 0x02
    17a2:	28 17       	cp	r18, r24
    17a4:	39 07       	cpc	r19, r25
    17a6:	a8 f3       	brcs	.-22     	; 0x1792 <turn_soft_left+0x3c>
		soft_left();
	}
	stop();
    17a8:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
}
    17ac:	26 96       	adiw	r28, 0x06	; 6
    17ae:	0f b6       	in	r0, 0x3f	; 63
    17b0:	f8 94       	cli
    17b2:	de bf       	out	0x3e, r29	; 62
    17b4:	0f be       	out	0x3f, r0	; 63
    17b6:	cd bf       	out	0x3d, r28	; 61
    17b8:	cf 91       	pop	r28
    17ba:	df 91       	pop	r29
    17bc:	08 95       	ret

000017be <turn_hard_right>:

void turn_hard_right(int degree)
{
    17be:	df 93       	push	r29
    17c0:	cf 93       	push	r28
    17c2:	cd b7       	in	r28, 0x3d	; 61
    17c4:	de b7       	in	r29, 0x3e	; 62
    17c6:	2a 97       	sbiw	r28, 0x0a	; 10
    17c8:	0f b6       	in	r0, 0x3f	; 63
    17ca:	f8 94       	cli
    17cc:	de bf       	out	0x3e, r29	; 62
    17ce:	0f be       	out	0x3f, r0	; 63
    17d0:	cd bf       	out	0x3d, r28	; 61
    17d2:	9e 83       	std	Y+6, r25	; 0x06
    17d4:	8d 83       	std	Y+5, r24	; 0x05
	unsigned int reqdRightShaftCount = 0;
    17d6:	1c 82       	std	Y+4, r1	; 0x04
    17d8:	1b 82       	std	Y+3, r1	; 0x03
	unsigned int reqdLeftShaftCount = 0;
    17da:	1a 82       	std	Y+2, r1	; 0x02
    17dc:	19 82       	std	Y+1, r1	; 0x01

	reqdRightShaftCount = degree/4;
    17de:	8d 81       	ldd	r24, Y+5	; 0x05
    17e0:	9e 81       	ldd	r25, Y+6	; 0x06
    17e2:	98 87       	std	Y+8, r25	; 0x08
    17e4:	8f 83       	std	Y+7, r24	; 0x07
    17e6:	8f 81       	ldd	r24, Y+7	; 0x07
    17e8:	98 85       	ldd	r25, Y+8	; 0x08
    17ea:	99 23       	and	r25, r25
    17ec:	2c f4       	brge	.+10     	; 0x17f8 <turn_hard_right+0x3a>
    17ee:	8f 81       	ldd	r24, Y+7	; 0x07
    17f0:	98 85       	ldd	r25, Y+8	; 0x08
    17f2:	03 96       	adiw	r24, 0x03	; 3
    17f4:	98 87       	std	Y+8, r25	; 0x08
    17f6:	8f 83       	std	Y+7, r24	; 0x07
    17f8:	8f 81       	ldd	r24, Y+7	; 0x07
    17fa:	98 85       	ldd	r25, Y+8	; 0x08
    17fc:	95 95       	asr	r25
    17fe:	87 95       	ror	r24
    1800:	95 95       	asr	r25
    1802:	87 95       	ror	r24
    1804:	9c 83       	std	Y+4, r25	; 0x04
    1806:	8b 83       	std	Y+3, r24	; 0x03
	reqdLeftShaftCount = degree/4;
    1808:	8d 81       	ldd	r24, Y+5	; 0x05
    180a:	9e 81       	ldd	r25, Y+6	; 0x06
    180c:	9a 87       	std	Y+10, r25	; 0x0a
    180e:	89 87       	std	Y+9, r24	; 0x09
    1810:	89 85       	ldd	r24, Y+9	; 0x09
    1812:	9a 85       	ldd	r25, Y+10	; 0x0a
    1814:	99 23       	and	r25, r25
    1816:	2c f4       	brge	.+10     	; 0x1822 <turn_hard_right+0x64>
    1818:	89 85       	ldd	r24, Y+9	; 0x09
    181a:	9a 85       	ldd	r25, Y+10	; 0x0a
    181c:	03 96       	adiw	r24, 0x03	; 3
    181e:	9a 87       	std	Y+10, r25	; 0x0a
    1820:	89 87       	std	Y+9, r24	; 0x09
    1822:	89 85       	ldd	r24, Y+9	; 0x09
    1824:	9a 85       	ldd	r25, Y+10	; 0x0a
    1826:	95 95       	asr	r25
    1828:	87 95       	ror	r24
    182a:	95 95       	asr	r25
    182c:	87 95       	ror	r24
    182e:	9a 83       	std	Y+2, r25	; 0x02
    1830:	89 83       	std	Y+1, r24	; 0x01
    1832:	02 c0       	rjmp	.+4      	; 0x1838 <turn_hard_right+0x7a>

	while((rightShaftCount < reqdRightShaftCount) && (leftShaftCount < reqdLeftShaftCount)) {
		hard_right();
    1834:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <hard_right>
	unsigned int reqdLeftShaftCount = 0;

	reqdRightShaftCount = degree/4;
	reqdLeftShaftCount = degree/4;

	while((rightShaftCount < reqdRightShaftCount) && (leftShaftCount < reqdLeftShaftCount)) {
    1838:	20 91 0c 03 	lds	r18, 0x030C
    183c:	30 91 0d 03 	lds	r19, 0x030D
    1840:	8b 81       	ldd	r24, Y+3	; 0x03
    1842:	9c 81       	ldd	r25, Y+4	; 0x04
    1844:	28 17       	cp	r18, r24
    1846:	39 07       	cpc	r19, r25
    1848:	48 f4       	brcc	.+18     	; 0x185c <turn_hard_right+0x9e>
    184a:	20 91 0e 03 	lds	r18, 0x030E
    184e:	30 91 0f 03 	lds	r19, 0x030F
    1852:	89 81       	ldd	r24, Y+1	; 0x01
    1854:	9a 81       	ldd	r25, Y+2	; 0x02
    1856:	28 17       	cp	r18, r24
    1858:	39 07       	cpc	r19, r25
    185a:	60 f3       	brcs	.-40     	; 0x1834 <turn_hard_right+0x76>
		hard_right();
	}
	stop();
    185c:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
}
    1860:	2a 96       	adiw	r28, 0x0a	; 10
    1862:	0f b6       	in	r0, 0x3f	; 63
    1864:	f8 94       	cli
    1866:	de bf       	out	0x3e, r29	; 62
    1868:	0f be       	out	0x3f, r0	; 63
    186a:	cd bf       	out	0x3d, r28	; 61
    186c:	cf 91       	pop	r28
    186e:	df 91       	pop	r29
    1870:	08 95       	ret

00001872 <turn_hard_left>:

void turn_hard_left(int degree)
{
    1872:	df 93       	push	r29
    1874:	cf 93       	push	r28
    1876:	cd b7       	in	r28, 0x3d	; 61
    1878:	de b7       	in	r29, 0x3e	; 62
    187a:	2a 97       	sbiw	r28, 0x0a	; 10
    187c:	0f b6       	in	r0, 0x3f	; 63
    187e:	f8 94       	cli
    1880:	de bf       	out	0x3e, r29	; 62
    1882:	0f be       	out	0x3f, r0	; 63
    1884:	cd bf       	out	0x3d, r28	; 61
    1886:	9e 83       	std	Y+6, r25	; 0x06
    1888:	8d 83       	std	Y+5, r24	; 0x05
	unsigned int reqdRightShaftCount = 0;
    188a:	1c 82       	std	Y+4, r1	; 0x04
    188c:	1b 82       	std	Y+3, r1	; 0x03
	unsigned int reqdLeftShaftCount = 0;
    188e:	1a 82       	std	Y+2, r1	; 0x02
    1890:	19 82       	std	Y+1, r1	; 0x01

	reqdRightShaftCount = degree/4;
    1892:	8d 81       	ldd	r24, Y+5	; 0x05
    1894:	9e 81       	ldd	r25, Y+6	; 0x06
    1896:	98 87       	std	Y+8, r25	; 0x08
    1898:	8f 83       	std	Y+7, r24	; 0x07
    189a:	8f 81       	ldd	r24, Y+7	; 0x07
    189c:	98 85       	ldd	r25, Y+8	; 0x08
    189e:	99 23       	and	r25, r25
    18a0:	2c f4       	brge	.+10     	; 0x18ac <turn_hard_left+0x3a>
    18a2:	8f 81       	ldd	r24, Y+7	; 0x07
    18a4:	98 85       	ldd	r25, Y+8	; 0x08
    18a6:	03 96       	adiw	r24, 0x03	; 3
    18a8:	98 87       	std	Y+8, r25	; 0x08
    18aa:	8f 83       	std	Y+7, r24	; 0x07
    18ac:	8f 81       	ldd	r24, Y+7	; 0x07
    18ae:	98 85       	ldd	r25, Y+8	; 0x08
    18b0:	95 95       	asr	r25
    18b2:	87 95       	ror	r24
    18b4:	95 95       	asr	r25
    18b6:	87 95       	ror	r24
    18b8:	9c 83       	std	Y+4, r25	; 0x04
    18ba:	8b 83       	std	Y+3, r24	; 0x03
	reqdLeftShaftCount = degree/4;
    18bc:	8d 81       	ldd	r24, Y+5	; 0x05
    18be:	9e 81       	ldd	r25, Y+6	; 0x06
    18c0:	9a 87       	std	Y+10, r25	; 0x0a
    18c2:	89 87       	std	Y+9, r24	; 0x09
    18c4:	89 85       	ldd	r24, Y+9	; 0x09
    18c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    18c8:	99 23       	and	r25, r25
    18ca:	2c f4       	brge	.+10     	; 0x18d6 <turn_hard_left+0x64>
    18cc:	89 85       	ldd	r24, Y+9	; 0x09
    18ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    18d0:	03 96       	adiw	r24, 0x03	; 3
    18d2:	9a 87       	std	Y+10, r25	; 0x0a
    18d4:	89 87       	std	Y+9, r24	; 0x09
    18d6:	89 85       	ldd	r24, Y+9	; 0x09
    18d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    18da:	95 95       	asr	r25
    18dc:	87 95       	ror	r24
    18de:	95 95       	asr	r25
    18e0:	87 95       	ror	r24
    18e2:	9a 83       	std	Y+2, r25	; 0x02
    18e4:	89 83       	std	Y+1, r24	; 0x01
    18e6:	02 c0       	rjmp	.+4      	; 0x18ec <turn_hard_left+0x7a>

	while((rightShaftCount < reqdRightShaftCount) && (leftShaftCount < reqdLeftShaftCount)) {
		hard_left();
    18e8:	0e 94 ef 0a 	call	0x15de	; 0x15de <hard_left>
	unsigned int reqdLeftShaftCount = 0;

	reqdRightShaftCount = degree/4;
	reqdLeftShaftCount = degree/4;

	while((rightShaftCount < reqdRightShaftCount) && (leftShaftCount < reqdLeftShaftCount)) {
    18ec:	20 91 0c 03 	lds	r18, 0x030C
    18f0:	30 91 0d 03 	lds	r19, 0x030D
    18f4:	8b 81       	ldd	r24, Y+3	; 0x03
    18f6:	9c 81       	ldd	r25, Y+4	; 0x04
    18f8:	28 17       	cp	r18, r24
    18fa:	39 07       	cpc	r19, r25
    18fc:	48 f4       	brcc	.+18     	; 0x1910 <turn_hard_left+0x9e>
    18fe:	20 91 0e 03 	lds	r18, 0x030E
    1902:	30 91 0f 03 	lds	r19, 0x030F
    1906:	89 81       	ldd	r24, Y+1	; 0x01
    1908:	9a 81       	ldd	r25, Y+2	; 0x02
    190a:	28 17       	cp	r18, r24
    190c:	39 07       	cpc	r19, r25
    190e:	60 f3       	brcs	.-40     	; 0x18e8 <turn_hard_left+0x76>
		hard_left();
	}
	stop();
    1910:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
}
    1914:	2a 96       	adiw	r28, 0x0a	; 10
    1916:	0f b6       	in	r0, 0x3f	; 63
    1918:	f8 94       	cli
    191a:	de bf       	out	0x3e, r29	; 62
    191c:	0f be       	out	0x3f, r0	; 63
    191e:	cd bf       	out	0x3d, r28	; 61
    1920:	cf 91       	pop	r28
    1922:	df 91       	pop	r29
    1924:	08 95       	ret

00001926 <adc_pin_config>:
unsigned char ADC_Conversion(unsigned char);
unsigned char prevSignal='~'; //!< saves what was the previous signal

//for measuring distance
void adc_pin_config (void)
{
    1926:	df 93       	push	r29
    1928:	cf 93       	push	r28
    192a:	cd b7       	in	r28, 0x3d	; 61
    192c:	de b7       	in	r29, 0x3e	; 62
	DDRF = 0x00; 
    192e:	e0 e3       	ldi	r30, 0x30	; 48
    1930:	f0 e0       	ldi	r31, 0x00	; 0
    1932:	10 82       	st	Z, r1
	PORTF = 0x00;
    1934:	e1 e3       	ldi	r30, 0x31	; 49
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	10 82       	st	Z, r1
	DDRK = 0x00;
    193a:	e7 e0       	ldi	r30, 0x07	; 7
    193c:	f1 e0       	ldi	r31, 0x01	; 1
    193e:	10 82       	st	Z, r1
	PORTK = 0x00;
    1940:	e8 e0       	ldi	r30, 0x08	; 8
    1942:	f1 e0       	ldi	r31, 0x01	; 1
    1944:	10 82       	st	Z, r1
}
    1946:	cf 91       	pop	r28
    1948:	df 91       	pop	r29
    194a:	08 95       	ret

0000194c <adc_init>:

void adc_init()
{
    194c:	df 93       	push	r29
    194e:	cf 93       	push	r28
    1950:	cd b7       	in	r28, 0x3d	; 61
    1952:	de b7       	in	r29, 0x3e	; 62
	ADCSRA = 0x00;
    1954:	ea e7       	ldi	r30, 0x7A	; 122
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	10 82       	st	Z, r1
	ADCSRB = 0x00;		//MUX5 = 0
    195a:	eb e7       	ldi	r30, 0x7B	; 123
    195c:	f0 e0       	ldi	r31, 0x00	; 0
    195e:	10 82       	st	Z, r1
	ADMUX = 0x20;		//Vref=5V external --- ADLAR=1 --- MUX4:0 = 0000
    1960:	ec e7       	ldi	r30, 0x7C	; 124
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 e2       	ldi	r24, 0x20	; 32
    1966:	80 83       	st	Z, r24
	ACSR = 0x80;
    1968:	e0 e5       	ldi	r30, 0x50	; 80
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	80 e8       	ldi	r24, 0x80	; 128
    196e:	80 83       	st	Z, r24
	ADCSRA = 0x86;		//ADEN=1 --- ADIE=1 --- ADPS2:0 = 1 1 0
    1970:	ea e7       	ldi	r30, 0x7A	; 122
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	86 e8       	ldi	r24, 0x86	; 134
    1976:	80 83       	st	Z, r24
}
    1978:	cf 91       	pop	r28
    197a:	df 91       	pop	r29
    197c:	08 95       	ret

0000197e <ADC_Conversion>:

unsigned char ADC_Conversion(unsigned char Ch)
{
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	0f 92       	push	r0
    1984:	0f 92       	push	r0
    1986:	cd b7       	in	r28, 0x3d	; 61
    1988:	de b7       	in	r29, 0x3e	; 62
    198a:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char a;
	if(Ch>7)
    198c:	8a 81       	ldd	r24, Y+2	; 0x02
    198e:	88 30       	cpi	r24, 0x08	; 8
    1990:	20 f0       	brcs	.+8      	; 0x199a <ADC_Conversion+0x1c>
	{
		ADCSRB = 0x08;			// select the ch. > 7
    1992:	eb e7       	ldi	r30, 0x7B	; 123
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	88 e0       	ldi	r24, 0x08	; 8
    1998:	80 83       	st	Z, r24
	}
	Ch = Ch & 0x07;  			
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	87 70       	andi	r24, 0x07	; 7
    199e:	8a 83       	std	Y+2, r24	; 0x02
	ADMUX= 0x20| Ch;	   		//do not disturb the left adjustment
    19a0:	ec e7       	ldi	r30, 0x7C	; 124
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	8a 81       	ldd	r24, Y+2	; 0x02
    19a6:	80 62       	ori	r24, 0x20	; 32
    19a8:	80 83       	st	Z, r24
	ADCSRA = ADCSRA | 0x40;		//Set start conversion bit
    19aa:	aa e7       	ldi	r26, 0x7A	; 122
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	ea e7       	ldi	r30, 0x7A	; 122
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	80 81       	ld	r24, Z
    19b4:	80 64       	ori	r24, 0x40	; 64
    19b6:	8c 93       	st	X, r24
	while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
    19b8:	ea e7       	ldi	r30, 0x7A	; 122
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	80 81       	ld	r24, Z
    19be:	88 2f       	mov	r24, r24
    19c0:	90 e0       	ldi	r25, 0x00	; 0
    19c2:	80 71       	andi	r24, 0x10	; 16
    19c4:	90 70       	andi	r25, 0x00	; 0
    19c6:	00 97       	sbiw	r24, 0x00	; 0
    19c8:	b9 f3       	breq	.-18     	; 0x19b8 <ADC_Conversion+0x3a>
	a=ADCH;
    19ca:	e9 e7       	ldi	r30, 0x79	; 121
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	80 81       	ld	r24, Z
    19d0:	89 83       	std	Y+1, r24	; 0x01
	ADCSRA = ADCSRA|0x10; 		//clear ADIF (ADC Interrupt Flag) by writing 1 to it
    19d2:	aa e7       	ldi	r26, 0x7A	; 122
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	ea e7       	ldi	r30, 0x7A	; 122
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	80 61       	ori	r24, 0x10	; 16
    19de:	8c 93       	st	X, r24
	ADCSRB = 0x00;
    19e0:	eb e7       	ldi	r30, 0x7B	; 123
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	10 82       	st	Z, r1
	return a;
    19e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    19e8:	0f 90       	pop	r0
    19ea:	0f 90       	pop	r0
    19ec:	cf 91       	pop	r28
    19ee:	df 91       	pop	r29
    19f0:	08 95       	ret

000019f2 <Sharp_GP2D12_estimation>:

unsigned int Sharp_GP2D12_estimation(unsigned char adc_reading)
{
    19f2:	df 93       	push	r29
    19f4:	cf 93       	push	r28
    19f6:	cd b7       	in	r28, 0x3d	; 61
    19f8:	de b7       	in	r29, 0x3e	; 62
    19fa:	27 97       	sbiw	r28, 0x07	; 7
    19fc:	0f b6       	in	r0, 0x3f	; 63
    19fe:	f8 94       	cli
    1a00:	de bf       	out	0x3e, r29	; 62
    1a02:	0f be       	out	0x3f, r0	; 63
    1a04:	cd bf       	out	0x3d, r28	; 61
    1a06:	8f 83       	std	Y+7, r24	; 0x07
	float distance;
	unsigned int distanceInt;
	distance = (int)(10.00*(2799.6*(1.00/(pow(adc_reading,1.1546)))));
    1a08:	8f 81       	ldd	r24, Y+7	; 0x07
    1a0a:	88 2f       	mov	r24, r24
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	a0 e0       	ldi	r26, 0x00	; 0
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	bc 01       	movw	r22, r24
    1a14:	cd 01       	movw	r24, r26
    1a16:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <__floatunsisf>
    1a1a:	dc 01       	movw	r26, r24
    1a1c:	cb 01       	movw	r24, r22
    1a1e:	bc 01       	movw	r22, r24
    1a20:	cd 01       	movw	r24, r26
    1a22:	2f ee       	ldi	r18, 0xEF	; 239
    1a24:	39 ec       	ldi	r19, 0xC9	; 201
    1a26:	43 e9       	ldi	r20, 0x93	; 147
    1a28:	5f e3       	ldi	r21, 0x3F	; 63
    1a2a:	0e 94 19 1a 	call	0x3432	; 0x3432 <pow>
    1a2e:	dc 01       	movw	r26, r24
    1a30:	cb 01       	movw	r24, r22
    1a32:	9c 01       	movw	r18, r24
    1a34:	ad 01       	movw	r20, r26
    1a36:	60 e0       	ldi	r22, 0x00	; 0
    1a38:	70 e0       	ldi	r23, 0x00	; 0
    1a3a:	80 e8       	ldi	r24, 0x80	; 128
    1a3c:	9f e3       	ldi	r25, 0x3F	; 63
    1a3e:	0e 94 5f 15 	call	0x2abe	; 0x2abe <__divsf3>
    1a42:	dc 01       	movw	r26, r24
    1a44:	cb 01       	movw	r24, r22
    1a46:	bc 01       	movw	r22, r24
    1a48:	cd 01       	movw	r24, r26
    1a4a:	2a e9       	ldi	r18, 0x9A	; 154
    1a4c:	39 ef       	ldi	r19, 0xF9	; 249
    1a4e:	4e e2       	ldi	r20, 0x2E	; 46
    1a50:	55 e4       	ldi	r21, 0x45	; 69
    1a52:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    1a56:	dc 01       	movw	r26, r24
    1a58:	cb 01       	movw	r24, r22
    1a5a:	bc 01       	movw	r22, r24
    1a5c:	cd 01       	movw	r24, r26
    1a5e:	20 e0       	ldi	r18, 0x00	; 0
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	40 e2       	ldi	r20, 0x20	; 32
    1a64:	51 e4       	ldi	r21, 0x41	; 65
    1a66:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    1a6a:	dc 01       	movw	r26, r24
    1a6c:	cb 01       	movw	r24, r22
    1a6e:	bc 01       	movw	r22, r24
    1a70:	cd 01       	movw	r24, r26
    1a72:	0e 94 f9 16 	call	0x2df2	; 0x2df2 <__fixsfsi>
    1a76:	dc 01       	movw	r26, r24
    1a78:	cb 01       	movw	r24, r22
    1a7a:	aa 27       	eor	r26, r26
    1a7c:	97 fd       	sbrc	r25, 7
    1a7e:	a0 95       	com	r26
    1a80:	ba 2f       	mov	r27, r26
    1a82:	bc 01       	movw	r22, r24
    1a84:	cd 01       	movw	r24, r26
    1a86:	0e 94 9b 16 	call	0x2d36	; 0x2d36 <__floatsisf>
    1a8a:	dc 01       	movw	r26, r24
    1a8c:	cb 01       	movw	r24, r22
    1a8e:	8b 83       	std	Y+3, r24	; 0x03
    1a90:	9c 83       	std	Y+4, r25	; 0x04
    1a92:	ad 83       	std	Y+5, r26	; 0x05
    1a94:	be 83       	std	Y+6, r27	; 0x06
	distanceInt = (int)distance;
    1a96:	6b 81       	ldd	r22, Y+3	; 0x03
    1a98:	7c 81       	ldd	r23, Y+4	; 0x04
    1a9a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a9c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a9e:	0e 94 f9 16 	call	0x2df2	; 0x2df2 <__fixsfsi>
    1aa2:	dc 01       	movw	r26, r24
    1aa4:	cb 01       	movw	r24, r22
    1aa6:	9a 83       	std	Y+2, r25	; 0x02
    1aa8:	89 83       	std	Y+1, r24	; 0x01
	if(distanceInt>800)
    1aaa:	89 81       	ldd	r24, Y+1	; 0x01
    1aac:	9a 81       	ldd	r25, Y+2	; 0x02
    1aae:	23 e0       	ldi	r18, 0x03	; 3
    1ab0:	81 32       	cpi	r24, 0x21	; 33
    1ab2:	92 07       	cpc	r25, r18
    1ab4:	20 f0       	brcs	.+8      	; 0x1abe <Sharp_GP2D12_estimation+0xcc>
	{
		distanceInt=800;
    1ab6:	80 e2       	ldi	r24, 0x20	; 32
    1ab8:	93 e0       	ldi	r25, 0x03	; 3
    1aba:	9a 83       	std	Y+2, r25	; 0x02
    1abc:	89 83       	std	Y+1, r24	; 0x01
	}
	return distanceInt;
    1abe:	89 81       	ldd	r24, Y+1	; 0x01
    1ac0:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1ac2:	27 96       	adiw	r28, 0x07	; 7
    1ac4:	0f b6       	in	r0, 0x3f	; 63
    1ac6:	f8 94       	cli
    1ac8:	de bf       	out	0x3e, r29	; 62
    1aca:	0f be       	out	0x3f, r0	; 63
    1acc:	cd bf       	out	0x3d, r28	; 61
    1ace:	cf 91       	pop	r28
    1ad0:	df 91       	pop	r29
    1ad2:	08 95       	ret

00001ad4 <lcd_port_config>:

//for showing distance ON LCD
void lcd_port_config (void)
{
    1ad4:	df 93       	push	r29
    1ad6:	cf 93       	push	r28
    1ad8:	cd b7       	in	r28, 0x3d	; 61
    1ada:	de b7       	in	r29, 0x3e	; 62
	DDRC = DDRC | 0xF7; 	//all the LCD pin's direction set as output
    1adc:	a7 e2       	ldi	r26, 0x27	; 39
    1ade:	b0 e0       	ldi	r27, 0x00	; 0
    1ae0:	e7 e2       	ldi	r30, 0x27	; 39
    1ae2:	f0 e0       	ldi	r31, 0x00	; 0
    1ae4:	80 81       	ld	r24, Z
    1ae6:	87 6f       	ori	r24, 0xF7	; 247
    1ae8:	8c 93       	st	X, r24
	PORTC = PORTC & 0x80; 	// all the LCD pins are set to logic 0 except PORTC 7
    1aea:	a8 e2       	ldi	r26, 0x28	; 40
    1aec:	b0 e0       	ldi	r27, 0x00	; 0
    1aee:	e8 e2       	ldi	r30, 0x28	; 40
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	80 81       	ld	r24, Z
    1af4:	80 78       	andi	r24, 0x80	; 128
    1af6:	8c 93       	st	X, r24
}
    1af8:	cf 91       	pop	r28
    1afa:	df 91       	pop	r29
    1afc:	08 95       	ret

00001afe <uart0_init>:


//for zigbee communication
void uart0_init(void)
{
    1afe:	df 93       	push	r29
    1b00:	cf 93       	push	r28
    1b02:	cd b7       	in	r28, 0x3d	; 61
    1b04:	de b7       	in	r29, 0x3e	; 62
 UCSR0B = 0x00; //disable while setting baud rate
    1b06:	e1 ec       	ldi	r30, 0xC1	; 193
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	10 82       	st	Z, r1
 UCSR0A = 0x00;
    1b0c:	e0 ec       	ldi	r30, 0xC0	; 192
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	10 82       	st	Z, r1
 UCSR0C = 0x06;
    1b12:	e2 ec       	ldi	r30, 0xC2	; 194
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	86 e0       	ldi	r24, 0x06	; 6
    1b18:	80 83       	st	Z, r24
 UBRR0L = 0x47; //set baud rate lo
    1b1a:	e4 ec       	ldi	r30, 0xC4	; 196
    1b1c:	f0 e0       	ldi	r31, 0x00	; 0
    1b1e:	87 e4       	ldi	r24, 0x47	; 71
    1b20:	80 83       	st	Z, r24
 UBRR0H = 0x00; //set baud rate hi
    1b22:	e5 ec       	ldi	r30, 0xC5	; 197
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	10 82       	st	Z, r1
 UCSR0B = 0x98;
    1b28:	e1 ec       	ldi	r30, 0xC1	; 193
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	88 e9       	ldi	r24, 0x98	; 152
    1b2e:	80 83       	st	Z, r24
}
    1b30:	cf 91       	pop	r28
    1b32:	df 91       	pop	r29
    1b34:	08 95       	ret

00001b36 <servo1_pin_config>:

//Configure PORTB 5 pin for servo motor 1 operation
void servo1_pin_config (void)
{
    1b36:	df 93       	push	r29
    1b38:	cf 93       	push	r28
    1b3a:	cd b7       	in	r28, 0x3d	; 61
    1b3c:	de b7       	in	r29, 0x3e	; 62
	DDRB  = DDRB | 0x20;  //making PORTB 5 pin output
    1b3e:	a4 e2       	ldi	r26, 0x24	; 36
    1b40:	b0 e0       	ldi	r27, 0x00	; 0
    1b42:	e4 e2       	ldi	r30, 0x24	; 36
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	80 81       	ld	r24, Z
    1b48:	80 62       	ori	r24, 0x20	; 32
    1b4a:	8c 93       	st	X, r24
	PORTB = PORTB | 0x20; //setting PORTB 5 pin to logic 1
    1b4c:	a5 e2       	ldi	r26, 0x25	; 37
    1b4e:	b0 e0       	ldi	r27, 0x00	; 0
    1b50:	e5 e2       	ldi	r30, 0x25	; 37
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	80 81       	ld	r24, Z
    1b56:	80 62       	ori	r24, 0x20	; 32
    1b58:	8c 93       	st	X, r24
}
    1b5a:	cf 91       	pop	r28
    1b5c:	df 91       	pop	r29
    1b5e:	08 95       	ret

00001b60 <port_init>:


//Initialize the ports
void port_init(void)
{
    1b60:	df 93       	push	r29
    1b62:	cf 93       	push	r28
    1b64:	cd b7       	in	r28, 0x3d	; 61
    1b66:	de b7       	in	r29, 0x3e	; 62
	servo1_pin_config(); //Configure PORTB 5 pin for servo motor 1 operation
    1b68:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <servo1_pin_config>
	adc_pin_config();	
    1b6c:	0e 94 93 0c 	call	0x1926	; 0x1926 <adc_pin_config>
	lcd_port_config();
    1b70:	0e 94 6a 0d 	call	0x1ad4	; 0x1ad4 <lcd_port_config>
	motion_pin_config(); //robot motion pins config
    1b74:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
//	left_encoder_pin_config(); //left encoder pin config
// 	right_encoder_pin_config(); //right encoder pin config	

}
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	08 95       	ret

00001b7e <timer1_init>:
//TIMER1 initialization in 10 bit fast PWM mode  
//prescale:256
// WGM: 7) PWM 10bit fast, TOP=0x03FF
// actual value: 42.187Hz 
void timer1_init(void)
{
    1b7e:	df 93       	push	r29
    1b80:	cf 93       	push	r28
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
	TCCR1B = 0x00; //stop
    1b86:	e1 e8       	ldi	r30, 0x81	; 129
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	10 82       	st	Z, r1
	TCNT1H = 0xFC; //Counter high value to which OCR1xH value is to be compared with
    1b8c:	e5 e8       	ldi	r30, 0x85	; 133
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	8c ef       	ldi	r24, 0xFC	; 252
    1b92:	80 83       	st	Z, r24
	TCNT1L = 0x01;	//Counter low value to which OCR1xH value is to be compared with
    1b94:	e4 e8       	ldi	r30, 0x84	; 132
    1b96:	f0 e0       	ldi	r31, 0x00	; 0
    1b98:	81 e0       	ldi	r24, 0x01	; 1
    1b9a:	80 83       	st	Z, r24
	OCR1AH = 0x03;	//Output compare eegister high value for servo 1
    1b9c:	e9 e8       	ldi	r30, 0x89	; 137
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	83 e0       	ldi	r24, 0x03	; 3
    1ba2:	80 83       	st	Z, r24
	OCR1AL = 0xFF;	//Output Compare Register low Value For servo 1
    1ba4:	e8 e8       	ldi	r30, 0x88	; 136
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	8f ef       	ldi	r24, 0xFF	; 255
    1baa:	80 83       	st	Z, r24
	OCR1BH = 0x03;	//Output compare eegister high value for servo 2
    1bac:	eb e8       	ldi	r30, 0x8B	; 139
    1bae:	f0 e0       	ldi	r31, 0x00	; 0
    1bb0:	83 e0       	ldi	r24, 0x03	; 3
    1bb2:	80 83       	st	Z, r24
	OCR1BL = 0xFF;	//Output Compare Register low Value For servo 2
    1bb4:	ea e8       	ldi	r30, 0x8A	; 138
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	8f ef       	ldi	r24, 0xFF	; 255
    1bba:	80 83       	st	Z, r24
	OCR1CH = 0x03;	///Output compare eegister high value for servo 3
    1bbc:	ed e8       	ldi	r30, 0x8D	; 141
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	83 e0       	ldi	r24, 0x03	; 3
    1bc2:	80 83       	st	Z, r24
	OCR1CL = 0xFF;	//Output Compare Register low Value For servo 3
    1bc4:	ec e8       	ldi	r30, 0x8C	; 140
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	8f ef       	ldi	r24, 0xFF	; 255
    1bca:	80 83       	st	Z, r24
	ICR1H  = 0x03;	
    1bcc:	e7 e8       	ldi	r30, 0x87	; 135
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	83 e0       	ldi	r24, 0x03	; 3
    1bd2:	80 83       	st	Z, r24
	ICR1L  = 0xFF;
    1bd4:	e6 e8       	ldi	r30, 0x86	; 134
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	8f ef       	ldi	r24, 0xFF	; 255
    1bda:	80 83       	st	Z, r24
	TCCR1A = 0xAB; /*{COM1A1=1, COM1A0=0; COM1B1=1, COM1B0=0; COM1C1=1 COM1C0=0}
    1bdc:	e0 e8       	ldi	r30, 0x80	; 128
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	8b ea       	ldi	r24, 0xAB	; 171
    1be2:	80 83       	st	Z, r24
					 For Overriding normal port functionalit to OCRnA outputs.
					 {WGM11=1, WGM10=1} Along With WGM12 in TCCR1B for Selecting FAST PWM Mode*/
	TCCR1C = 0x00;
    1be4:	e2 e8       	ldi	r30, 0x82	; 130
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	10 82       	st	Z, r1
	TCCR1B = 0x0C; //WGM12=1; CS12=1, CS11=0, CS10=0 (Prescaler=256)
    1bea:	e1 e8       	ldi	r30, 0x81	; 129
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	8c e0       	ldi	r24, 0x0C	; 12
    1bf0:	80 83       	st	Z, r24
}
    1bf2:	cf 91       	pop	r28
    1bf4:	df 91       	pop	r29
    1bf6:	08 95       	ret

00001bf8 <init_devices>:


//Function to initialize all the peripherals
void init_devices(void)
{
    1bf8:	df 93       	push	r29
    1bfa:	cf 93       	push	r28
    1bfc:	cd b7       	in	r28, 0x3d	; 61
    1bfe:	de b7       	in	r29, 0x3e	; 62
	cli(); //disable all interrupts
    1c00:	f8 94       	cli
	port_init();
    1c02:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <port_init>
	timer1_init();
    1c06:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <timer1_init>
	adc_init();
    1c0a:	0e 94 a6 0c 	call	0x194c	; 0x194c <adc_init>
	uart0_init(); 
    1c0e:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <uart0_init>
//	left_position_encoder_interrupt_init();
// 	right_position_encoder_interrupt_init();
	sei(); //re-enable interrupts 
    1c12:	78 94       	sei
}
    1c14:	cf 91       	pop	r28
    1c16:	df 91       	pop	r29
    1c18:	08 95       	ret

00001c1a <servo_1>:


//Function to rotate Servo 1 by a specified angle in the multiples of 2.25 degrees
void servo_1(unsigned char degrees)  
{
    1c1a:	0f 93       	push	r16
    1c1c:	1f 93       	push	r17
    1c1e:	df 93       	push	r29
    1c20:	cf 93       	push	r28
    1c22:	00 d0       	rcall	.+0      	; 0x1c24 <servo_1+0xa>
    1c24:	0f 92       	push	r0
    1c26:	0f 92       	push	r0
    1c28:	cd b7       	in	r28, 0x3d	; 61
    1c2a:	de b7       	in	r29, 0x3e	; 62
    1c2c:	8d 83       	std	Y+5, r24	; 0x05
	float PositionPanServo = 0;
    1c2e:	80 e0       	ldi	r24, 0x00	; 0
    1c30:	90 e0       	ldi	r25, 0x00	; 0
    1c32:	a0 e0       	ldi	r26, 0x00	; 0
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	89 83       	std	Y+1, r24	; 0x01
    1c38:	9a 83       	std	Y+2, r25	; 0x02
    1c3a:	ab 83       	std	Y+3, r26	; 0x03
    1c3c:	bc 83       	std	Y+4, r27	; 0x04
	PositionPanServo = ((float)degrees / 2.25) + 21.0;
    1c3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c40:	88 2f       	mov	r24, r24
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	a0 e0       	ldi	r26, 0x00	; 0
    1c46:	b0 e0       	ldi	r27, 0x00	; 0
    1c48:	bc 01       	movw	r22, r24
    1c4a:	cd 01       	movw	r24, r26
    1c4c:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <__floatunsisf>
    1c50:	dc 01       	movw	r26, r24
    1c52:	cb 01       	movw	r24, r22
    1c54:	bc 01       	movw	r22, r24
    1c56:	cd 01       	movw	r24, r26
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	40 e1       	ldi	r20, 0x10	; 16
    1c5e:	50 e4       	ldi	r21, 0x40	; 64
    1c60:	0e 94 5f 15 	call	0x2abe	; 0x2abe <__divsf3>
    1c64:	dc 01       	movw	r26, r24
    1c66:	cb 01       	movw	r24, r22
    1c68:	bc 01       	movw	r22, r24
    1c6a:	cd 01       	movw	r24, r26
    1c6c:	20 e0       	ldi	r18, 0x00	; 0
    1c6e:	30 e0       	ldi	r19, 0x00	; 0
    1c70:	48 ea       	ldi	r20, 0xA8	; 168
    1c72:	51 e4       	ldi	r21, 0x41	; 65
    1c74:	0e 94 38 14 	call	0x2870	; 0x2870 <__addsf3>
    1c78:	dc 01       	movw	r26, r24
    1c7a:	cb 01       	movw	r24, r22
    1c7c:	89 83       	std	Y+1, r24	; 0x01
    1c7e:	9a 83       	std	Y+2, r25	; 0x02
    1c80:	ab 83       	std	Y+3, r26	; 0x03
    1c82:	bc 83       	std	Y+4, r27	; 0x04
	OCR1AH = 0x00;
    1c84:	e9 e8       	ldi	r30, 0x89	; 137
    1c86:	f0 e0       	ldi	r31, 0x00	; 0
    1c88:	10 82       	st	Z, r1
	OCR1AL = (unsigned char) PositionPanServo;
    1c8a:	08 e8       	ldi	r16, 0x88	; 136
    1c8c:	10 e0       	ldi	r17, 0x00	; 0
    1c8e:	69 81       	ldd	r22, Y+1	; 0x01
    1c90:	7a 81       	ldd	r23, Y+2	; 0x02
    1c92:	8b 81       	ldd	r24, Y+3	; 0x03
    1c94:	9c 81       	ldd	r25, Y+4	; 0x04
    1c96:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    1c9a:	dc 01       	movw	r26, r24
    1c9c:	cb 01       	movw	r24, r22
    1c9e:	f8 01       	movw	r30, r16
    1ca0:	80 83       	st	Z, r24
}
    1ca2:	0f 90       	pop	r0
    1ca4:	0f 90       	pop	r0
    1ca6:	0f 90       	pop	r0
    1ca8:	0f 90       	pop	r0
    1caa:	0f 90       	pop	r0
    1cac:	cf 91       	pop	r28
    1cae:	df 91       	pop	r29
    1cb0:	1f 91       	pop	r17
    1cb2:	0f 91       	pop	r16
    1cb4:	08 95       	ret

00001cb6 <servo_1_free>:
 * and make them free by giving 100% duty cycle at the PWM. This function can be used to 
 * reduce the power consumption of the motor if it is holding load against the gravity.
 */

void servo_1_free (void) //makes servo 1 free rotating
{
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	cd b7       	in	r28, 0x3d	; 61
    1cbc:	de b7       	in	r29, 0x3e	; 62
	OCR1AH = 0x03; 
    1cbe:	e9 e8       	ldi	r30, 0x89	; 137
    1cc0:	f0 e0       	ldi	r31, 0x00	; 0
    1cc2:	83 e0       	ldi	r24, 0x03	; 3
    1cc4:	80 83       	st	Z, r24
	OCR1AL = 0xFF; //Servo 1 off
    1cc6:	e8 e8       	ldi	r30, 0x88	; 136
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	8f ef       	ldi	r24, 0xFF	; 255
    1ccc:	80 83       	st	Z, r24
}
    1cce:	cf 91       	pop	r28
    1cd0:	df 91       	pop	r29
    1cd2:	08 95       	ret

00001cd4 <sendNumber>:
 * Sends the number through zigbee. 
 * When it is sending the number, matlab may or may not execute read command so sent 50 times.
 * @param number  - unsigned number to be sent
 */
void sendNumber(unsigned int number)
{
    1cd4:	df 93       	push	r29
    1cd6:	cf 93       	push	r28
    1cd8:	cd b7       	in	r28, 0x3d	; 61
    1cda:	de b7       	in	r29, 0x3e	; 62
    1cdc:	62 97       	sbiw	r28, 0x12	; 18
    1cde:	0f b6       	in	r0, 0x3f	; 63
    1ce0:	f8 94       	cli
    1ce2:	de bf       	out	0x3e, r29	; 62
    1ce4:	0f be       	out	0x3f, r0	; 63
    1ce6:	cd bf       	out	0x3d, r28	; 61
    1ce8:	9a 8b       	std	Y+18, r25	; 0x12
    1cea:	89 8b       	std	Y+17, r24	; 0x11
	int i;
	for(i=0; i<50; ++i) {
    1cec:	18 8a       	std	Y+16, r1	; 0x10
    1cee:	1f 86       	std	Y+15, r1	; 0x0f
    1cf0:	7b c0       	rjmp	.+246    	; 0x1de8 <sendNumber+0x114>
		UDR0 = number;
    1cf2:	e6 ec       	ldi	r30, 0xC6	; 198
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	89 89       	ldd	r24, Y+17	; 0x11
    1cf8:	80 83       	st	Z, r24
    1cfa:	80 e0       	ldi	r24, 0x00	; 0
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	a0 e2       	ldi	r26, 0x20	; 32
    1d00:	b1 e4       	ldi	r27, 0x41	; 65
    1d02:	8b 87       	std	Y+11, r24	; 0x0b
    1d04:	9c 87       	std	Y+12, r25	; 0x0c
    1d06:	ad 87       	std	Y+13, r26	; 0x0d
    1d08:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d0a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d0c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d0e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d10:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d12:	2d ec       	ldi	r18, 0xCD	; 205
    1d14:	3c ec       	ldi	r19, 0xCC	; 204
    1d16:	4c e2       	ldi	r20, 0x2C	; 44
    1d18:	55 e4       	ldi	r21, 0x45	; 69
    1d1a:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    1d1e:	dc 01       	movw	r26, r24
    1d20:	cb 01       	movw	r24, r22
    1d22:	8f 83       	std	Y+7, r24	; 0x07
    1d24:	98 87       	std	Y+8, r25	; 0x08
    1d26:	a9 87       	std	Y+9, r26	; 0x09
    1d28:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d2a:	6f 81       	ldd	r22, Y+7	; 0x07
    1d2c:	78 85       	ldd	r23, Y+8	; 0x08
    1d2e:	89 85       	ldd	r24, Y+9	; 0x09
    1d30:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	40 e8       	ldi	r20, 0x80	; 128
    1d38:	5f e3       	ldi	r21, 0x3F	; 63
    1d3a:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
    1d3e:	88 23       	and	r24, r24
    1d40:	2c f4       	brge	.+10     	; 0x1d4c <sendNumber+0x78>
		__ticks = 1;
    1d42:	81 e0       	ldi	r24, 0x01	; 1
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	9e 83       	std	Y+6, r25	; 0x06
    1d48:	8d 83       	std	Y+5, r24	; 0x05
    1d4a:	3f c0       	rjmp	.+126    	; 0x1dca <sendNumber+0xf6>
	else if (__tmp > 65535)
    1d4c:	6f 81       	ldd	r22, Y+7	; 0x07
    1d4e:	78 85       	ldd	r23, Y+8	; 0x08
    1d50:	89 85       	ldd	r24, Y+9	; 0x09
    1d52:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d54:	20 e0       	ldi	r18, 0x00	; 0
    1d56:	3f ef       	ldi	r19, 0xFF	; 255
    1d58:	4f e7       	ldi	r20, 0x7F	; 127
    1d5a:	57 e4       	ldi	r21, 0x47	; 71
    1d5c:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
    1d60:	18 16       	cp	r1, r24
    1d62:	4c f5       	brge	.+82     	; 0x1db6 <sendNumber+0xe2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d64:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d66:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d68:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d6a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d6c:	20 e0       	ldi	r18, 0x00	; 0
    1d6e:	30 e0       	ldi	r19, 0x00	; 0
    1d70:	40 e2       	ldi	r20, 0x20	; 32
    1d72:	51 e4       	ldi	r21, 0x41	; 65
    1d74:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    1d78:	dc 01       	movw	r26, r24
    1d7a:	cb 01       	movw	r24, r22
    1d7c:	bc 01       	movw	r22, r24
    1d7e:	cd 01       	movw	r24, r26
    1d80:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    1d84:	dc 01       	movw	r26, r24
    1d86:	cb 01       	movw	r24, r22
    1d88:	9e 83       	std	Y+6, r25	; 0x06
    1d8a:	8d 83       	std	Y+5, r24	; 0x05
    1d8c:	0f c0       	rjmp	.+30     	; 0x1dac <sendNumber+0xd8>
    1d8e:	84 e1       	ldi	r24, 0x14	; 20
    1d90:	91 e0       	ldi	r25, 0x01	; 1
    1d92:	9c 83       	std	Y+4, r25	; 0x04
    1d94:	8b 83       	std	Y+3, r24	; 0x03
    1d96:	8b 81       	ldd	r24, Y+3	; 0x03
    1d98:	9c 81       	ldd	r25, Y+4	; 0x04
    1d9a:	01 97       	sbiw	r24, 0x01	; 1
    1d9c:	f1 f7       	brne	.-4      	; 0x1d9a <sendNumber+0xc6>
    1d9e:	9c 83       	std	Y+4, r25	; 0x04
    1da0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1da2:	8d 81       	ldd	r24, Y+5	; 0x05
    1da4:	9e 81       	ldd	r25, Y+6	; 0x06
    1da6:	01 97       	sbiw	r24, 0x01	; 1
    1da8:	9e 83       	std	Y+6, r25	; 0x06
    1daa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dac:	8d 81       	ldd	r24, Y+5	; 0x05
    1dae:	9e 81       	ldd	r25, Y+6	; 0x06
    1db0:	00 97       	sbiw	r24, 0x00	; 0
    1db2:	69 f7       	brne	.-38     	; 0x1d8e <sendNumber+0xba>
    1db4:	14 c0       	rjmp	.+40     	; 0x1dde <sendNumber+0x10a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1db6:	6f 81       	ldd	r22, Y+7	; 0x07
    1db8:	78 85       	ldd	r23, Y+8	; 0x08
    1dba:	89 85       	ldd	r24, Y+9	; 0x09
    1dbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dbe:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    1dc2:	dc 01       	movw	r26, r24
    1dc4:	cb 01       	movw	r24, r22
    1dc6:	9e 83       	std	Y+6, r25	; 0x06
    1dc8:	8d 83       	std	Y+5, r24	; 0x05
    1dca:	8d 81       	ldd	r24, Y+5	; 0x05
    1dcc:	9e 81       	ldd	r25, Y+6	; 0x06
    1dce:	9a 83       	std	Y+2, r25	; 0x02
    1dd0:	89 83       	std	Y+1, r24	; 0x01
    1dd2:	89 81       	ldd	r24, Y+1	; 0x01
    1dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd6:	01 97       	sbiw	r24, 0x01	; 1
    1dd8:	f1 f7       	brne	.-4      	; 0x1dd6 <sendNumber+0x102>
    1dda:	9a 83       	std	Y+2, r25	; 0x02
    1ddc:	89 83       	std	Y+1, r24	; 0x01
 * @param number  - unsigned number to be sent
 */
void sendNumber(unsigned int number)
{
	int i;
	for(i=0; i<50; ++i) {
    1dde:	8f 85       	ldd	r24, Y+15	; 0x0f
    1de0:	98 89       	ldd	r25, Y+16	; 0x10
    1de2:	01 96       	adiw	r24, 0x01	; 1
    1de4:	98 8b       	std	Y+16, r25	; 0x10
    1de6:	8f 87       	std	Y+15, r24	; 0x0f
    1de8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1dea:	98 89       	ldd	r25, Y+16	; 0x10
    1dec:	82 33       	cpi	r24, 0x32	; 50
    1dee:	91 05       	cpc	r25, r1
    1df0:	0c f4       	brge	.+2      	; 0x1df4 <sendNumber+0x120>
    1df2:	7f cf       	rjmp	.-258    	; 0x1cf2 <sendNumber+0x1e>
		UDR0 = number;
		_delay_ms(10);
	}
}
    1df4:	62 96       	adiw	r28, 0x12	; 18
    1df6:	0f b6       	in	r0, 0x3f	; 63
    1df8:	f8 94       	cli
    1dfa:	de bf       	out	0x3e, r29	; 62
    1dfc:	0f be       	out	0x3f, r0	; 63
    1dfe:	cd bf       	out	0x3d, r28	; 61
    1e00:	cf 91       	pop	r28
    1e02:	df 91       	pop	r29
    1e04:	08 95       	ret

00001e06 <__vector_25>:
/**
 * Receives the data through zigbee.
 * Automatically called.
 */
SIGNAL(SIG_USART0_RECV)
{
    1e06:	1f 92       	push	r1
    1e08:	0f 92       	push	r0
    1e0a:	0f b6       	in	r0, 0x3f	; 63
    1e0c:	0f 92       	push	r0
    1e0e:	00 90 5b 00 	lds	r0, 0x005B
    1e12:	0f 92       	push	r0
    1e14:	11 24       	eor	r1, r1
    1e16:	2f 93       	push	r18
    1e18:	3f 93       	push	r19
    1e1a:	4f 93       	push	r20
    1e1c:	5f 93       	push	r21
    1e1e:	6f 93       	push	r22
    1e20:	7f 93       	push	r23
    1e22:	8f 93       	push	r24
    1e24:	9f 93       	push	r25
    1e26:	af 93       	push	r26
    1e28:	bf 93       	push	r27
    1e2a:	ef 93       	push	r30
    1e2c:	ff 93       	push	r31
    1e2e:	df 93       	push	r29
    1e30:	cf 93       	push	r28
    1e32:	0f 92       	push	r0
    1e34:	cd b7       	in	r28, 0x3d	; 61
    1e36:	de b7       	in	r29, 0x3e	; 62
	unsigned char signal = '|'; ///< save received in signal variable
    1e38:	8c e7       	ldi	r24, 0x7C	; 124
    1e3a:	89 83       	std	Y+1, r24	; 0x01
	signal = UDR0;
    1e3c:	e6 ec       	ldi	r30, 0xC6	; 198
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * if previous signal was 'n' then a number will come now.
	 */
	if (prevSignal == 'n') {
    1e44:	80 91 02 02 	lds	r24, 0x0202
    1e48:	8e 36       	cpi	r24, 0x6E	; 110
    1e4a:	61 f4       	brne	.+24     	; 0x1e64 <__vector_25+0x5e>
		prevSignal = '~';
    1e4c:	8e e7       	ldi	r24, 0x7E	; 126
    1e4e:	80 93 02 02 	sts	0x0202, r24
		saveNumber = signal; //if prev signal was n, the number is coming
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	88 2f       	mov	r24, r24
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	90 93 01 02 	sts	0x0201, r25
    1e5c:	80 93 00 02 	sts	0x0200, r24
		signal = '|';
    1e60:	8c e7       	ldi	r24, 0x7C	; 124
    1e62:	89 83       	std	Y+1, r24	; 0x01
	 * 'q' = reset prevI, the angle from which motor starts rotating
	 * '2/4/5/6/8' = navigation keys
	 * '1/3' = soft left/right rotation
	 * '7/9' = hard left/right rotation
	 */
	if (signal == 's') { //stop rotation
    1e64:	89 81       	ldd	r24, Y+1	; 0x01
    1e66:	83 37       	cpi	r24, 0x73	; 115
    1e68:	29 f4       	brne	.+10     	; 0x1e74 <__vector_25+0x6e>
		rotate = 0;
    1e6a:	10 92 11 03 	sts	0x0311, r1
    1e6e:	10 92 10 03 	sts	0x0310, r1
    1e72:	97 c1       	rjmp	.+814    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'r') { //start rotation
    1e74:	89 81       	ldd	r24, Y+1	; 0x01
    1e76:	82 37       	cpi	r24, 0x72	; 114
    1e78:	39 f4       	brne	.+14     	; 0x1e88 <__vector_25+0x82>
		rotate = 1;
    1e7a:	81 e0       	ldi	r24, 0x01	; 1
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	90 93 11 03 	sts	0x0311, r25
    1e82:	80 93 10 03 	sts	0x0310, r24
    1e86:	8d c1       	rjmp	.+794    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'a') { // continue sending angle
    1e88:	89 81       	ldd	r24, Y+1	; 0x01
    1e8a:	81 36       	cpi	r24, 0x61	; 97
    1e8c:	39 f4       	brne	.+14     	; 0x1e9c <__vector_25+0x96>
		sendAngle = 1;
    1e8e:	81 e0       	ldi	r24, 0x01	; 1
    1e90:	90 e0       	ldi	r25, 0x00	; 0
    1e92:	90 93 15 03 	sts	0x0315, r25
    1e96:	80 93 14 03 	sts	0x0314, r24
    1e9a:	83 c1       	rjmp	.+774    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'd') { // continue sending next
    1e9c:	89 81       	ldd	r24, Y+1	; 0x01
    1e9e:	84 36       	cpi	r24, 0x64	; 100
    1ea0:	39 f4       	brne	.+14     	; 0x1eb0 <__vector_25+0xaa>
		sendDistance = 1;
    1ea2:	81 e0       	ldi	r24, 0x01	; 1
    1ea4:	90 e0       	ldi	r25, 0x00	; 0
    1ea6:	90 93 13 03 	sts	0x0313, r25
    1eaa:	80 93 12 03 	sts	0x0312, r24
    1eae:	79 c1       	rjmp	.+754    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'q') { // reset
    1eb0:	89 81       	ldd	r24, Y+1	; 0x01
    1eb2:	81 37       	cpi	r24, 0x71	; 113
    1eb4:	29 f4       	brne	.+10     	; 0x1ec0 <__vector_25+0xba>
		prevI = 0;
    1eb6:	10 92 17 03 	sts	0x0317, r1
    1eba:	10 92 16 03 	sts	0x0316, r1
    1ebe:	71 c1       	rjmp	.+738    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'f') { //forward
    1ec0:	89 81       	ldd	r24, Y+1	; 0x01
    1ec2:	86 36       	cpi	r24, 0x66	; 102
    1ec4:	29 f4       	brne	.+10     	; 0x1ed0 <__vector_25+0xca>
		motion_pin_config();
    1ec6:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
		forward();
    1eca:	0e 94 d9 0a 	call	0x15b2	; 0x15b2 <forward>
    1ece:	69 c1       	rjmp	.+722    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'h') { //halt
    1ed0:	89 81       	ldd	r24, Y+1	; 0x01
    1ed2:	88 36       	cpi	r24, 0x68	; 104
    1ed4:	29 f4       	brne	.+10     	; 0x1ee0 <__vector_25+0xda>
		motion_pin_config();
    1ed6:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
		stop();
    1eda:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
    1ede:	61 c1       	rjmp	.+706    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'n') { //number will come next
    1ee0:	89 81       	ldd	r24, Y+1	; 0x01
    1ee2:	8e 36       	cpi	r24, 0x6E	; 110
    1ee4:	51 f4       	brne	.+20     	; 0x1efa <__vector_25+0xf4>
			prevSignal = 'n';
    1ee6:	8e e6       	ldi	r24, 0x6E	; 110
    1ee8:	80 93 02 02 	sts	0x0202, r24
			saveNumber = 1000;
    1eec:	88 ee       	ldi	r24, 0xE8	; 232
    1eee:	93 e0       	ldi	r25, 0x03	; 3
    1ef0:	90 93 01 02 	sts	0x0201, r25
    1ef4:	80 93 00 02 	sts	0x0200, r24
    1ef8:	54 c1       	rjmp	.+680    	; 0x21a2 <__vector_25+0x39c>
	} else if (signal == 'p') {
    1efa:	89 81       	ldd	r24, Y+1	; 0x01
    1efc:	80 37       	cpi	r24, 0x70	; 112
    1efe:	c1 f4       	brne	.+48     	; 0x1f30 <__vector_25+0x12a>
		if(saveNumber < 800) {
    1f00:	80 91 00 02 	lds	r24, 0x0200
    1f04:	90 91 01 02 	lds	r25, 0x0201
    1f08:	23 e0       	ldi	r18, 0x03	; 3
    1f0a:	80 32       	cpi	r24, 0x20	; 32
    1f0c:	92 07       	cpc	r25, r18
    1f0e:	08 f0       	brcs	.+2      	; 0x1f12 <__vector_25+0x10c>
    1f10:	48 c1       	rjmp	.+656    	; 0x21a2 <__vector_25+0x39c>
			phase = saveNumber;
    1f12:	80 91 00 02 	lds	r24, 0x0200
    1f16:	90 91 01 02 	lds	r25, 0x0201
    1f1a:	90 93 19 03 	sts	0x0319, r25
    1f1e:	80 93 18 03 	sts	0x0318, r24
			saveNumber = 1000;
    1f22:	88 ee       	ldi	r24, 0xE8	; 232
    1f24:	93 e0       	ldi	r25, 0x03	; 3
    1f26:	90 93 01 02 	sts	0x0201, r25
    1f2a:	80 93 00 02 	sts	0x0200, r24
    1f2e:	39 c1       	rjmp	.+626    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == 'm') {
    1f30:	89 81       	ldd	r24, Y+1	; 0x01
    1f32:	8d 36       	cpi	r24, 0x6D	; 109
    1f34:	b1 f4       	brne	.+44     	; 0x1f62 <__vector_25+0x15c>
		if(saveNumber < 800) {
    1f36:	80 91 00 02 	lds	r24, 0x0200
    1f3a:	90 91 01 02 	lds	r25, 0x0201
    1f3e:	23 e0       	ldi	r18, 0x03	; 3
    1f40:	80 32       	cpi	r24, 0x20	; 32
    1f42:	92 07       	cpc	r25, r18
    1f44:	08 f0       	brcs	.+2      	; 0x1f48 <__vector_25+0x142>
    1f46:	2d c1       	rjmp	.+602    	; 0x21a2 <__vector_25+0x39c>
			servo_1(saveNumber);
    1f48:	80 91 00 02 	lds	r24, 0x0200
    1f4c:	90 91 01 02 	lds	r25, 0x0201
    1f50:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <servo_1>
			saveNumber = 1000;
    1f54:	88 ee       	ldi	r24, 0xE8	; 232
    1f56:	93 e0       	ldi	r25, 0x03	; 3
    1f58:	90 93 01 02 	sts	0x0201, r25
    1f5c:	80 93 00 02 	sts	0x0200, r24
    1f60:	20 c1       	rjmp	.+576    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '1') {
    1f62:	89 81       	ldd	r24, Y+1	; 0x01
    1f64:	81 33       	cpi	r24, 0x31	; 49
    1f66:	c1 f4       	brne	.+48     	; 0x1f98 <__vector_25+0x192>
		if(saveNumber < 800) {
    1f68:	80 91 00 02 	lds	r24, 0x0200
    1f6c:	90 91 01 02 	lds	r25, 0x0201
    1f70:	23 e0       	ldi	r18, 0x03	; 3
    1f72:	80 32       	cpi	r24, 0x20	; 32
    1f74:	92 07       	cpc	r25, r18
    1f76:	08 f0       	brcs	.+2      	; 0x1f7a <__vector_25+0x174>
    1f78:	14 c1       	rjmp	.+552    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    1f7a:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			turn_soft_left(saveNumber);
    1f7e:	80 91 00 02 	lds	r24, 0x0200
    1f82:	90 91 01 02 	lds	r25, 0x0201
    1f86:	0e 94 ab 0b 	call	0x1756	; 0x1756 <turn_soft_left>
			saveNumber = 1000;
    1f8a:	88 ee       	ldi	r24, 0xE8	; 232
    1f8c:	93 e0       	ldi	r25, 0x03	; 3
    1f8e:	90 93 01 02 	sts	0x0201, r25
    1f92:	80 93 00 02 	sts	0x0200, r24
    1f96:	05 c1       	rjmp	.+522    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '2') {
    1f98:	89 81       	ldd	r24, Y+1	; 0x01
    1f9a:	82 33       	cpi	r24, 0x32	; 50
    1f9c:	11 f5       	brne	.+68     	; 0x1fe2 <__vector_25+0x1dc>
		if(saveNumber < 800) {
    1f9e:	80 91 00 02 	lds	r24, 0x0200
    1fa2:	90 91 01 02 	lds	r25, 0x0201
    1fa6:	23 e0       	ldi	r18, 0x03	; 3
    1fa8:	80 32       	cpi	r24, 0x20	; 32
    1faa:	92 07       	cpc	r25, r18
    1fac:	08 f0       	brcs	.+2      	; 0x1fb0 <__vector_25+0x1aa>
    1fae:	f9 c0       	rjmp	.+498    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    1fb0:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			move_backward(saveNumber*10);
    1fb4:	80 91 00 02 	lds	r24, 0x0200
    1fb8:	90 91 01 02 	lds	r25, 0x0201
    1fbc:	9c 01       	movw	r18, r24
    1fbe:	22 0f       	add	r18, r18
    1fc0:	33 1f       	adc	r19, r19
    1fc2:	c9 01       	movw	r24, r18
    1fc4:	88 0f       	add	r24, r24
    1fc6:	99 1f       	adc	r25, r25
    1fc8:	88 0f       	add	r24, r24
    1fca:	99 1f       	adc	r25, r25
    1fcc:	82 0f       	add	r24, r18
    1fce:	93 1f       	adc	r25, r19
    1fd0:	0e 94 4e 0b 	call	0x169c	; 0x169c <move_backward>
			saveNumber = 1000;
    1fd4:	88 ee       	ldi	r24, 0xE8	; 232
    1fd6:	93 e0       	ldi	r25, 0x03	; 3
    1fd8:	90 93 01 02 	sts	0x0201, r25
    1fdc:	80 93 00 02 	sts	0x0200, r24
    1fe0:	e0 c0       	rjmp	.+448    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '3') {
    1fe2:	89 81       	ldd	r24, Y+1	; 0x01
    1fe4:	83 33       	cpi	r24, 0x33	; 51
    1fe6:	c1 f4       	brne	.+48     	; 0x2018 <__vector_25+0x212>
		if(saveNumber < 800) {
    1fe8:	80 91 00 02 	lds	r24, 0x0200
    1fec:	90 91 01 02 	lds	r25, 0x0201
    1ff0:	23 e0       	ldi	r18, 0x03	; 3
    1ff2:	80 32       	cpi	r24, 0x20	; 32
    1ff4:	92 07       	cpc	r25, r18
    1ff6:	08 f0       	brcs	.+2      	; 0x1ffa <__vector_25+0x1f4>
    1ff8:	d4 c0       	rjmp	.+424    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    1ffa:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			turn_soft_right(saveNumber);
    1ffe:	80 91 00 02 	lds	r24, 0x0200
    2002:	90 91 01 02 	lds	r25, 0x0201
    2006:	0e 94 77 0b 	call	0x16ee	; 0x16ee <turn_soft_right>
			saveNumber = 1000;
    200a:	88 ee       	ldi	r24, 0xE8	; 232
    200c:	93 e0       	ldi	r25, 0x03	; 3
    200e:	90 93 01 02 	sts	0x0201, r25
    2012:	80 93 00 02 	sts	0x0200, r24
    2016:	c5 c0       	rjmp	.+394    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '4') {
    2018:	89 81       	ldd	r24, Y+1	; 0x01
    201a:	84 33       	cpi	r24, 0x34	; 52
    201c:	41 f5       	brne	.+80     	; 0x206e <__vector_25+0x268>
		if(saveNumber < 800) {
    201e:	80 91 00 02 	lds	r24, 0x0200
    2022:	90 91 01 02 	lds	r25, 0x0201
    2026:	23 e0       	ldi	r18, 0x03	; 3
    2028:	80 32       	cpi	r24, 0x20	; 32
    202a:	92 07       	cpc	r25, r18
    202c:	08 f0       	brcs	.+2      	; 0x2030 <__vector_25+0x22a>
    202e:	b9 c0       	rjmp	.+370    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    2030:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			turn_hard_right(90);
    2034:	8a e5       	ldi	r24, 0x5A	; 90
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	0e 94 df 0b 	call	0x17be	; 0x17be <turn_hard_right>
			motion_pin_config();
    203c:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			move_forward(saveNumber*10);
    2040:	80 91 00 02 	lds	r24, 0x0200
    2044:	90 91 01 02 	lds	r25, 0x0201
    2048:	9c 01       	movw	r18, r24
    204a:	22 0f       	add	r18, r18
    204c:	33 1f       	adc	r19, r19
    204e:	c9 01       	movw	r24, r18
    2050:	88 0f       	add	r24, r24
    2052:	99 1f       	adc	r25, r25
    2054:	88 0f       	add	r24, r24
    2056:	99 1f       	adc	r25, r25
    2058:	82 0f       	add	r24, r18
    205a:	93 1f       	adc	r25, r19
    205c:	0e 94 25 0b 	call	0x164a	; 0x164a <move_forward>
			saveNumber = 1000;
    2060:	88 ee       	ldi	r24, 0xE8	; 232
    2062:	93 e0       	ldi	r25, 0x03	; 3
    2064:	90 93 01 02 	sts	0x0201, r25
    2068:	80 93 00 02 	sts	0x0200, r24
    206c:	9a c0       	rjmp	.+308    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '5') {
    206e:	89 81       	ldd	r24, Y+1	; 0x01
    2070:	85 33       	cpi	r24, 0x35	; 53
    2072:	a1 f4       	brne	.+40     	; 0x209c <__vector_25+0x296>
		if(saveNumber < 800) {
    2074:	80 91 00 02 	lds	r24, 0x0200
    2078:	90 91 01 02 	lds	r25, 0x0201
    207c:	23 e0       	ldi	r18, 0x03	; 3
    207e:	80 32       	cpi	r24, 0x20	; 32
    2080:	92 07       	cpc	r25, r18
    2082:	08 f0       	brcs	.+2      	; 0x2086 <__vector_25+0x280>
    2084:	8e c0       	rjmp	.+284    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    2086:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			stop();
    208a:	0e 94 1b 0b 	call	0x1636	; 0x1636 <stop>
			saveNumber = 1000;
    208e:	88 ee       	ldi	r24, 0xE8	; 232
    2090:	93 e0       	ldi	r25, 0x03	; 3
    2092:	90 93 01 02 	sts	0x0201, r25
    2096:	80 93 00 02 	sts	0x0200, r24
    209a:	83 c0       	rjmp	.+262    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '6') {
    209c:	89 81       	ldd	r24, Y+1	; 0x01
    209e:	86 33       	cpi	r24, 0x36	; 54
    20a0:	41 f5       	brne	.+80     	; 0x20f2 <__vector_25+0x2ec>
		if(saveNumber < 800) {
    20a2:	80 91 00 02 	lds	r24, 0x0200
    20a6:	90 91 01 02 	lds	r25, 0x0201
    20aa:	23 e0       	ldi	r18, 0x03	; 3
    20ac:	80 32       	cpi	r24, 0x20	; 32
    20ae:	92 07       	cpc	r25, r18
    20b0:	08 f0       	brcs	.+2      	; 0x20b4 <__vector_25+0x2ae>
    20b2:	77 c0       	rjmp	.+238    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    20b4:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			turn_hard_right(90);
    20b8:	8a e5       	ldi	r24, 0x5A	; 90
    20ba:	90 e0       	ldi	r25, 0x00	; 0
    20bc:	0e 94 df 0b 	call	0x17be	; 0x17be <turn_hard_right>
			motion_pin_config();
    20c0:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			move_forward(saveNumber*10);
    20c4:	80 91 00 02 	lds	r24, 0x0200
    20c8:	90 91 01 02 	lds	r25, 0x0201
    20cc:	9c 01       	movw	r18, r24
    20ce:	22 0f       	add	r18, r18
    20d0:	33 1f       	adc	r19, r19
    20d2:	c9 01       	movw	r24, r18
    20d4:	88 0f       	add	r24, r24
    20d6:	99 1f       	adc	r25, r25
    20d8:	88 0f       	add	r24, r24
    20da:	99 1f       	adc	r25, r25
    20dc:	82 0f       	add	r24, r18
    20de:	93 1f       	adc	r25, r19
    20e0:	0e 94 25 0b 	call	0x164a	; 0x164a <move_forward>
			saveNumber = 1000;
    20e4:	88 ee       	ldi	r24, 0xE8	; 232
    20e6:	93 e0       	ldi	r25, 0x03	; 3
    20e8:	90 93 01 02 	sts	0x0201, r25
    20ec:	80 93 00 02 	sts	0x0200, r24
    20f0:	58 c0       	rjmp	.+176    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '7') {
    20f2:	89 81       	ldd	r24, Y+1	; 0x01
    20f4:	87 33       	cpi	r24, 0x37	; 55
    20f6:	c1 f4       	brne	.+48     	; 0x2128 <__vector_25+0x322>
		if(saveNumber < 800) {
    20f8:	80 91 00 02 	lds	r24, 0x0200
    20fc:	90 91 01 02 	lds	r25, 0x0201
    2100:	23 e0       	ldi	r18, 0x03	; 3
    2102:	80 32       	cpi	r24, 0x20	; 32
    2104:	92 07       	cpc	r25, r18
    2106:	08 f0       	brcs	.+2      	; 0x210a <__vector_25+0x304>
    2108:	4c c0       	rjmp	.+152    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    210a:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			turn_hard_left(saveNumber);
    210e:	80 91 00 02 	lds	r24, 0x0200
    2112:	90 91 01 02 	lds	r25, 0x0201
    2116:	0e 94 39 0c 	call	0x1872	; 0x1872 <turn_hard_left>
			saveNumber = 1000;
    211a:	88 ee       	ldi	r24, 0xE8	; 232
    211c:	93 e0       	ldi	r25, 0x03	; 3
    211e:	90 93 01 02 	sts	0x0201, r25
    2122:	80 93 00 02 	sts	0x0200, r24
    2126:	3d c0       	rjmp	.+122    	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '8') {
    2128:	89 81       	ldd	r24, Y+1	; 0x01
    212a:	88 33       	cpi	r24, 0x38	; 56
    212c:	09 f5       	brne	.+66     	; 0x2170 <__vector_25+0x36a>
		if(saveNumber < 800) {
    212e:	80 91 00 02 	lds	r24, 0x0200
    2132:	90 91 01 02 	lds	r25, 0x0201
    2136:	23 e0       	ldi	r18, 0x03	; 3
    2138:	80 32       	cpi	r24, 0x20	; 32
    213a:	92 07       	cpc	r25, r18
    213c:	90 f5       	brcc	.+100    	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    213e:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			move_forward(saveNumber*10);
    2142:	80 91 00 02 	lds	r24, 0x0200
    2146:	90 91 01 02 	lds	r25, 0x0201
    214a:	9c 01       	movw	r18, r24
    214c:	22 0f       	add	r18, r18
    214e:	33 1f       	adc	r19, r19
    2150:	c9 01       	movw	r24, r18
    2152:	88 0f       	add	r24, r24
    2154:	99 1f       	adc	r25, r25
    2156:	88 0f       	add	r24, r24
    2158:	99 1f       	adc	r25, r25
    215a:	82 0f       	add	r24, r18
    215c:	93 1f       	adc	r25, r19
    215e:	0e 94 25 0b 	call	0x164a	; 0x164a <move_forward>
			saveNumber = 1000;
    2162:	88 ee       	ldi	r24, 0xE8	; 232
    2164:	93 e0       	ldi	r25, 0x03	; 3
    2166:	90 93 01 02 	sts	0x0201, r25
    216a:	80 93 00 02 	sts	0x0200, r24
    216e:	19 c0       	rjmp	.+50     	; 0x21a2 <__vector_25+0x39c>
		}
	} else if (signal == '9') {
    2170:	89 81       	ldd	r24, Y+1	; 0x01
    2172:	89 33       	cpi	r24, 0x39	; 57
    2174:	b1 f4       	brne	.+44     	; 0x21a2 <__vector_25+0x39c>
		if(saveNumber < 800) {
    2176:	80 91 00 02 	lds	r24, 0x0200
    217a:	90 91 01 02 	lds	r25, 0x0201
    217e:	23 e0       	ldi	r18, 0x03	; 3
    2180:	80 32       	cpi	r24, 0x20	; 32
    2182:	92 07       	cpc	r25, r18
    2184:	70 f4       	brcc	.+28     	; 0x21a2 <__vector_25+0x39c>
			motion_pin_config();
    2186:	0e 94 a4 0a 	call	0x1548	; 0x1548 <motion_pin_config>
			turn_hard_right(saveNumber);
    218a:	80 91 00 02 	lds	r24, 0x0200
    218e:	90 91 01 02 	lds	r25, 0x0201
    2192:	0e 94 df 0b 	call	0x17be	; 0x17be <turn_hard_right>
			saveNumber = 1000;
    2196:	88 ee       	ldi	r24, 0xE8	; 232
    2198:	93 e0       	ldi	r25, 0x03	; 3
    219a:	90 93 01 02 	sts	0x0201, r25
    219e:	80 93 00 02 	sts	0x0200, r24
		}
	}
}
    21a2:	0f 90       	pop	r0
    21a4:	cf 91       	pop	r28
    21a6:	df 91       	pop	r29
    21a8:	ff 91       	pop	r31
    21aa:	ef 91       	pop	r30
    21ac:	bf 91       	pop	r27
    21ae:	af 91       	pop	r26
    21b0:	9f 91       	pop	r25
    21b2:	8f 91       	pop	r24
    21b4:	7f 91       	pop	r23
    21b6:	6f 91       	pop	r22
    21b8:	5f 91       	pop	r21
    21ba:	4f 91       	pop	r20
    21bc:	3f 91       	pop	r19
    21be:	2f 91       	pop	r18
    21c0:	0f 90       	pop	r0
    21c2:	00 92 5b 00 	sts	0x005B, r0
    21c6:	0f 90       	pop	r0
    21c8:	0f be       	out	0x3f, r0	; 63
    21ca:	0f 90       	pop	r0
    21cc:	1f 90       	pop	r1
    21ce:	18 95       	reti

000021d0 <locate>:

/**
 * Function called using matlab, used to detect red/green/blue poles.
 */
int locate()
{
    21d0:	df 93       	push	r29
    21d2:	cf 93       	push	r28
    21d4:	cd b7       	in	r28, 0x3d	; 61
    21d6:	de b7       	in	r29, 0x3e	; 62
    21d8:	a4 97       	sbiw	r28, 0x24	; 36
    21da:	0f b6       	in	r0, 0x3f	; 63
    21dc:	f8 94       	cli
    21de:	de bf       	out	0x3e, r29	; 62
    21e0:	0f be       	out	0x3f, r0	; 63
    21e2:	cd bf       	out	0x3d, r28	; 61
	unsigned char i = 0, sharp;
    21e4:	1a a2       	std	Y+34, r1	; 0x22
	unsigned int value=0, cm;
    21e6:	18 a2       	std	Y+32, r1	; 0x20
    21e8:	1f 8e       	std	Y+31, r1	; 0x1f
	if (rotate == 1) {
    21ea:	80 91 10 03 	lds	r24, 0x0310
    21ee:	90 91 11 03 	lds	r25, 0x0311
    21f2:	81 30       	cpi	r24, 0x01	; 1
    21f4:	91 05       	cpc	r25, r1
    21f6:	09 f0       	breq	.+2      	; 0x21fa <locate+0x2a>
    21f8:	5d c1       	rjmp	.+698    	; 0x24b4 <__stack+0x2b5>
		for (i = prevI; i < 180; i++) {
    21fa:	80 91 16 03 	lds	r24, 0x0316
    21fe:	90 91 17 03 	lds	r25, 0x0317
    2202:	8a a3       	std	Y+34, r24	; 0x22
    2204:	e1 c0       	rjmp	.+450    	; 0x23c8 <__stack+0x1c9>
			servo_1(i);
    2206:	8a a1       	ldd	r24, Y+34	; 0x22
    2208:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <servo_1>
    220c:	80 e0       	ldi	r24, 0x00	; 0
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	a6 e9       	ldi	r26, 0x96	; 150
    2212:	b3 e4       	ldi	r27, 0x43	; 67
    2214:	89 8f       	std	Y+25, r24	; 0x19
    2216:	9a 8f       	std	Y+26, r25	; 0x1a
    2218:	ab 8f       	std	Y+27, r26	; 0x1b
    221a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    221c:	69 8d       	ldd	r22, Y+25	; 0x19
    221e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2220:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2222:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2224:	2d ec       	ldi	r18, 0xCD	; 205
    2226:	3c ec       	ldi	r19, 0xCC	; 204
    2228:	4c e2       	ldi	r20, 0x2C	; 44
    222a:	55 e4       	ldi	r21, 0x45	; 69
    222c:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    2230:	dc 01       	movw	r26, r24
    2232:	cb 01       	movw	r24, r22
    2234:	8d 8b       	std	Y+21, r24	; 0x15
    2236:	9e 8b       	std	Y+22, r25	; 0x16
    2238:	af 8b       	std	Y+23, r26	; 0x17
    223a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    223c:	6d 89       	ldd	r22, Y+21	; 0x15
    223e:	7e 89       	ldd	r23, Y+22	; 0x16
    2240:	8f 89       	ldd	r24, Y+23	; 0x17
    2242:	98 8d       	ldd	r25, Y+24	; 0x18
    2244:	20 e0       	ldi	r18, 0x00	; 0
    2246:	30 e0       	ldi	r19, 0x00	; 0
    2248:	40 e8       	ldi	r20, 0x80	; 128
    224a:	5f e3       	ldi	r21, 0x3F	; 63
    224c:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
    2250:	88 23       	and	r24, r24
    2252:	2c f4       	brge	.+10     	; 0x225e <__stack+0x5f>
		__ticks = 1;
    2254:	81 e0       	ldi	r24, 0x01	; 1
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	9c 8b       	std	Y+20, r25	; 0x14
    225a:	8b 8b       	std	Y+19, r24	; 0x13
    225c:	3f c0       	rjmp	.+126    	; 0x22dc <__stack+0xdd>
	else if (__tmp > 65535)
    225e:	6d 89       	ldd	r22, Y+21	; 0x15
    2260:	7e 89       	ldd	r23, Y+22	; 0x16
    2262:	8f 89       	ldd	r24, Y+23	; 0x17
    2264:	98 8d       	ldd	r25, Y+24	; 0x18
    2266:	20 e0       	ldi	r18, 0x00	; 0
    2268:	3f ef       	ldi	r19, 0xFF	; 255
    226a:	4f e7       	ldi	r20, 0x7F	; 127
    226c:	57 e4       	ldi	r21, 0x47	; 71
    226e:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
    2272:	18 16       	cp	r1, r24
    2274:	4c f5       	brge	.+82     	; 0x22c8 <__stack+0xc9>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2276:	69 8d       	ldd	r22, Y+25	; 0x19
    2278:	7a 8d       	ldd	r23, Y+26	; 0x1a
    227a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    227c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    227e:	20 e0       	ldi	r18, 0x00	; 0
    2280:	30 e0       	ldi	r19, 0x00	; 0
    2282:	40 e2       	ldi	r20, 0x20	; 32
    2284:	51 e4       	ldi	r21, 0x41	; 65
    2286:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    228a:	dc 01       	movw	r26, r24
    228c:	cb 01       	movw	r24, r22
    228e:	bc 01       	movw	r22, r24
    2290:	cd 01       	movw	r24, r26
    2292:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    2296:	dc 01       	movw	r26, r24
    2298:	cb 01       	movw	r24, r22
    229a:	9c 8b       	std	Y+20, r25	; 0x14
    229c:	8b 8b       	std	Y+19, r24	; 0x13
    229e:	0f c0       	rjmp	.+30     	; 0x22be <__stack+0xbf>
    22a0:	84 e1       	ldi	r24, 0x14	; 20
    22a2:	91 e0       	ldi	r25, 0x01	; 1
    22a4:	9a 8b       	std	Y+18, r25	; 0x12
    22a6:	89 8b       	std	Y+17, r24	; 0x11
    22a8:	89 89       	ldd	r24, Y+17	; 0x11
    22aa:	9a 89       	ldd	r25, Y+18	; 0x12
    22ac:	01 97       	sbiw	r24, 0x01	; 1
    22ae:	f1 f7       	brne	.-4      	; 0x22ac <__stack+0xad>
    22b0:	9a 8b       	std	Y+18, r25	; 0x12
    22b2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22b4:	8b 89       	ldd	r24, Y+19	; 0x13
    22b6:	9c 89       	ldd	r25, Y+20	; 0x14
    22b8:	01 97       	sbiw	r24, 0x01	; 1
    22ba:	9c 8b       	std	Y+20, r25	; 0x14
    22bc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22be:	8b 89       	ldd	r24, Y+19	; 0x13
    22c0:	9c 89       	ldd	r25, Y+20	; 0x14
    22c2:	00 97       	sbiw	r24, 0x00	; 0
    22c4:	69 f7       	brne	.-38     	; 0x22a0 <__stack+0xa1>
    22c6:	14 c0       	rjmp	.+40     	; 0x22f0 <__stack+0xf1>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22c8:	6d 89       	ldd	r22, Y+21	; 0x15
    22ca:	7e 89       	ldd	r23, Y+22	; 0x16
    22cc:	8f 89       	ldd	r24, Y+23	; 0x17
    22ce:	98 8d       	ldd	r25, Y+24	; 0x18
    22d0:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    22d4:	dc 01       	movw	r26, r24
    22d6:	cb 01       	movw	r24, r22
    22d8:	9c 8b       	std	Y+20, r25	; 0x14
    22da:	8b 8b       	std	Y+19, r24	; 0x13
    22dc:	8b 89       	ldd	r24, Y+19	; 0x13
    22de:	9c 89       	ldd	r25, Y+20	; 0x14
    22e0:	98 8b       	std	Y+16, r25	; 0x10
    22e2:	8f 87       	std	Y+15, r24	; 0x0f
    22e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    22e6:	98 89       	ldd	r25, Y+16	; 0x10
    22e8:	01 97       	sbiw	r24, 0x01	; 1
    22ea:	f1 f7       	brne	.-4      	; 0x22e8 <__stack+0xe9>
    22ec:	98 8b       	std	Y+16, r25	; 0x10
    22ee:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(300);
			sharp = ADC_Conversion(11); //Stores the Analog value of front sharp connected to ADC channel 11 into variable "sharp"
    22f0:	8b e0       	ldi	r24, 0x0B	; 11
    22f2:	0e 94 bf 0c 	call	0x197e	; 0x197e <ADC_Conversion>
    22f6:	89 a3       	std	Y+33, r24	; 0x21
			value = Sharp_GP2D12_estimation(sharp); //Stores Distance calculated in a variable "value".
    22f8:	89 a1       	ldd	r24, Y+33	; 0x21
    22fa:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Sharp_GP2D12_estimation>
    22fe:	98 a3       	std	Y+32, r25	; 0x20
    2300:	8f 8f       	std	Y+31, r24	; 0x1f
			lcd_print(2,1,value,3);
    2302:	2f 8d       	ldd	r18, Y+31	; 0x1f
    2304:	38 a1       	ldd	r19, Y+32	; 0x20
    2306:	82 e0       	ldi	r24, 0x02	; 2
    2308:	61 e0       	ldi	r22, 0x01	; 1
    230a:	a9 01       	movw	r20, r18
    230c:	23 e0       	ldi	r18, 0x03	; 3
    230e:	30 e0       	ldi	r19, 0x00	; 0
    2310:	0e 94 86 09 	call	0x130c	; 0x130c <lcd_print>
			lcd_print(2,6,i,3);
    2314:	8a a1       	ldd	r24, Y+34	; 0x22
    2316:	28 2f       	mov	r18, r24
    2318:	30 e0       	ldi	r19, 0x00	; 0
    231a:	82 e0       	ldi	r24, 0x02	; 2
    231c:	66 e0       	ldi	r22, 0x06	; 6
    231e:	a9 01       	movw	r20, r18
    2320:	23 e0       	ldi	r18, 0x03	; 3
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	0e 94 86 09 	call	0x130c	; 0x130c <lcd_print>
			if (rotate == 0) {
    2328:	80 91 10 03 	lds	r24, 0x0310
    232c:	90 91 11 03 	lds	r25, 0x0311
    2330:	00 97       	sbiw	r24, 0x00	; 0
    2332:	09 f0       	breq	.+2      	; 0x2336 <__stack+0x137>
    2334:	3f c0       	rjmp	.+126    	; 0x23b4 <__stack+0x1b5>
				prevI = i;
    2336:	8a a1       	ldd	r24, Y+34	; 0x22
    2338:	88 2f       	mov	r24, r24
    233a:	90 e0       	ldi	r25, 0x00	; 0
    233c:	90 93 17 03 	sts	0x0317, r25
    2340:	80 93 16 03 	sts	0x0316, r24
				/*
				 * Distance measured by sharp sensor is in mm, convert to cm for sending send.
				 * for example 230 is send as 23; 233 as 230; 238 as 24 so max error is 5 mm
				 */
				cm = value/10;
    2344:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2346:	98 a1       	ldd	r25, Y+32	; 0x20
    2348:	2a e0       	ldi	r18, 0x0A	; 10
    234a:	30 e0       	ldi	r19, 0x00	; 0
    234c:	b9 01       	movw	r22, r18
    234e:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    2352:	cb 01       	movw	r24, r22
    2354:	9e 8f       	std	Y+30, r25	; 0x1e
    2356:	8d 8f       	std	Y+29, r24	; 0x1d
				if (value%cm > 5) {
    2358:	8f 8d       	ldd	r24, Y+31	; 0x1f
    235a:	98 a1       	ldd	r25, Y+32	; 0x20
    235c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    235e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    2360:	b9 01       	movw	r22, r18
    2362:	0e 94 bb 19 	call	0x3376	; 0x3376 <__udivmodhi4>
    2366:	86 30       	cpi	r24, 0x06	; 6
    2368:	91 05       	cpc	r25, r1
    236a:	28 f0       	brcs	.+10     	; 0x2376 <__stack+0x177>
					cm += 1;
    236c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    236e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2370:	01 96       	adiw	r24, 0x01	; 1
    2372:	9e 8f       	std	Y+30, r25	; 0x1e
    2374:	8d 8f       	std	Y+29, r24	; 0x1d
				}
				while (sendDistance==0); //wait till matlab is ready to accept distance
    2376:	80 91 12 03 	lds	r24, 0x0312
    237a:	90 91 13 03 	lds	r25, 0x0313
    237e:	00 97       	sbiw	r24, 0x00	; 0
    2380:	d1 f3       	breq	.-12     	; 0x2376 <__stack+0x177>
				sendNumber(cm);
    2382:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2384:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2386:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <sendNumber>
				sendDistance = 0;
    238a:	10 92 13 03 	sts	0x0313, r1
    238e:	10 92 12 03 	sts	0x0312, r1
				while (sendAngle==0); // wait till matlab is ready to receive angle.
    2392:	80 91 14 03 	lds	r24, 0x0314
    2396:	90 91 15 03 	lds	r25, 0x0315
    239a:	00 97       	sbiw	r24, 0x00	; 0
    239c:	d1 f3       	breq	.-12     	; 0x2392 <__stack+0x193>
				sendNumber(i);
    239e:	8a a1       	ldd	r24, Y+34	; 0x22
    23a0:	88 2f       	mov	r24, r24
    23a2:	90 e0       	ldi	r25, 0x00	; 0
    23a4:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <sendNumber>
				sendAngle = 0; // disable sendNext, 
    23a8:	10 92 15 03 	sts	0x0315, r1
    23ac:	10 92 14 03 	sts	0x0314, r1
				i=180; //any random number to get us out of for loop
    23b0:	84 eb       	ldi	r24, 0xB4	; 180
    23b2:	8a a3       	std	Y+34, r24	; 0x22
			}
			if (i == 179) {
    23b4:	8a a1       	ldd	r24, Y+34	; 0x22
    23b6:	83 3b       	cpi	r24, 0xB3	; 179
    23b8:	21 f4       	brne	.+8      	; 0x23c2 <__stack+0x1c3>
				prevI = 0;
    23ba:	10 92 17 03 	sts	0x0317, r1
    23be:	10 92 16 03 	sts	0x0316, r1
int locate()
{
	unsigned char i = 0, sharp;
	unsigned int value=0, cm;
	if (rotate == 1) {
		for (i = prevI; i < 180; i++) {
    23c2:	8a a1       	ldd	r24, Y+34	; 0x22
    23c4:	8f 5f       	subi	r24, 0xFF	; 255
    23c6:	8a a3       	std	Y+34, r24	; 0x22
    23c8:	8a a1       	ldd	r24, Y+34	; 0x22
    23ca:	84 3b       	cpi	r24, 0xB4	; 180
    23cc:	08 f4       	brcc	.+2      	; 0x23d0 <__stack+0x1d1>
    23ce:	1b cf       	rjmp	.-458    	; 0x2206 <__stack+0x7>
    23d0:	80 e0       	ldi	r24, 0x00	; 0
    23d2:	90 e0       	ldi	r25, 0x00	; 0
    23d4:	aa ef       	ldi	r26, 0xFA	; 250
    23d6:	b3 e4       	ldi	r27, 0x43	; 67
    23d8:	8b 87       	std	Y+11, r24	; 0x0b
    23da:	9c 87       	std	Y+12, r25	; 0x0c
    23dc:	ad 87       	std	Y+13, r26	; 0x0d
    23de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    23e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    23e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    23e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    23e8:	2d ec       	ldi	r18, 0xCD	; 205
    23ea:	3c ec       	ldi	r19, 0xCC	; 204
    23ec:	4c e2       	ldi	r20, 0x2C	; 44
    23ee:	55 e4       	ldi	r21, 0x45	; 69
    23f0:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    23f4:	dc 01       	movw	r26, r24
    23f6:	cb 01       	movw	r24, r22
    23f8:	8f 83       	std	Y+7, r24	; 0x07
    23fa:	98 87       	std	Y+8, r25	; 0x08
    23fc:	a9 87       	std	Y+9, r26	; 0x09
    23fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2400:	6f 81       	ldd	r22, Y+7	; 0x07
    2402:	78 85       	ldd	r23, Y+8	; 0x08
    2404:	89 85       	ldd	r24, Y+9	; 0x09
    2406:	9a 85       	ldd	r25, Y+10	; 0x0a
    2408:	20 e0       	ldi	r18, 0x00	; 0
    240a:	30 e0       	ldi	r19, 0x00	; 0
    240c:	40 e8       	ldi	r20, 0x80	; 128
    240e:	5f e3       	ldi	r21, 0x3F	; 63
    2410:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <__ltsf2>
    2414:	88 23       	and	r24, r24
    2416:	2c f4       	brge	.+10     	; 0x2422 <__stack+0x223>
		__ticks = 1;
    2418:	81 e0       	ldi	r24, 0x01	; 1
    241a:	90 e0       	ldi	r25, 0x00	; 0
    241c:	9e 83       	std	Y+6, r25	; 0x06
    241e:	8d 83       	std	Y+5, r24	; 0x05
    2420:	3f c0       	rjmp	.+126    	; 0x24a0 <__stack+0x2a1>
	else if (__tmp > 65535)
    2422:	6f 81       	ldd	r22, Y+7	; 0x07
    2424:	78 85       	ldd	r23, Y+8	; 0x08
    2426:	89 85       	ldd	r24, Y+9	; 0x09
    2428:	9a 85       	ldd	r25, Y+10	; 0x0a
    242a:	20 e0       	ldi	r18, 0x00	; 0
    242c:	3f ef       	ldi	r19, 0xFF	; 255
    242e:	4f e7       	ldi	r20, 0x7F	; 127
    2430:	57 e4       	ldi	r21, 0x47	; 71
    2432:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__gtsf2>
    2436:	18 16       	cp	r1, r24
    2438:	4c f5       	brge	.+82     	; 0x248c <__stack+0x28d>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    243a:	6b 85       	ldd	r22, Y+11	; 0x0b
    243c:	7c 85       	ldd	r23, Y+12	; 0x0c
    243e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2440:	9e 85       	ldd	r25, Y+14	; 0x0e
    2442:	20 e0       	ldi	r18, 0x00	; 0
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	40 e2       	ldi	r20, 0x20	; 32
    2448:	51 e4       	ldi	r21, 0x41	; 65
    244a:	0e 94 65 14 	call	0x28ca	; 0x28ca <__mulsf3>
    244e:	dc 01       	movw	r26, r24
    2450:	cb 01       	movw	r24, r22
    2452:	bc 01       	movw	r22, r24
    2454:	cd 01       	movw	r24, r26
    2456:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    245a:	dc 01       	movw	r26, r24
    245c:	cb 01       	movw	r24, r22
    245e:	9e 83       	std	Y+6, r25	; 0x06
    2460:	8d 83       	std	Y+5, r24	; 0x05
    2462:	0f c0       	rjmp	.+30     	; 0x2482 <__stack+0x283>
    2464:	84 e1       	ldi	r24, 0x14	; 20
    2466:	91 e0       	ldi	r25, 0x01	; 1
    2468:	9c 83       	std	Y+4, r25	; 0x04
    246a:	8b 83       	std	Y+3, r24	; 0x03
    246c:	8b 81       	ldd	r24, Y+3	; 0x03
    246e:	9c 81       	ldd	r25, Y+4	; 0x04
    2470:	01 97       	sbiw	r24, 0x01	; 1
    2472:	f1 f7       	brne	.-4      	; 0x2470 <__stack+0x271>
    2474:	9c 83       	std	Y+4, r25	; 0x04
    2476:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2478:	8d 81       	ldd	r24, Y+5	; 0x05
    247a:	9e 81       	ldd	r25, Y+6	; 0x06
    247c:	01 97       	sbiw	r24, 0x01	; 1
    247e:	9e 83       	std	Y+6, r25	; 0x06
    2480:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2482:	8d 81       	ldd	r24, Y+5	; 0x05
    2484:	9e 81       	ldd	r25, Y+6	; 0x06
    2486:	00 97       	sbiw	r24, 0x00	; 0
    2488:	69 f7       	brne	.-38     	; 0x2464 <__stack+0x265>
    248a:	14 c0       	rjmp	.+40     	; 0x24b4 <__stack+0x2b5>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    248c:	6f 81       	ldd	r22, Y+7	; 0x07
    248e:	78 85       	ldd	r23, Y+8	; 0x08
    2490:	89 85       	ldd	r24, Y+9	; 0x09
    2492:	9a 85       	ldd	r25, Y+10	; 0x0a
    2494:	0e 94 8f 12 	call	0x251e	; 0x251e <__fixunssfsi>
    2498:	dc 01       	movw	r26, r24
    249a:	cb 01       	movw	r24, r22
    249c:	9e 83       	std	Y+6, r25	; 0x06
    249e:	8d 83       	std	Y+5, r24	; 0x05
    24a0:	8d 81       	ldd	r24, Y+5	; 0x05
    24a2:	9e 81       	ldd	r25, Y+6	; 0x06
    24a4:	9a 83       	std	Y+2, r25	; 0x02
    24a6:	89 83       	std	Y+1, r24	; 0x01
    24a8:	89 81       	ldd	r24, Y+1	; 0x01
    24aa:	9a 81       	ldd	r25, Y+2	; 0x02
    24ac:	01 97       	sbiw	r24, 0x01	; 1
    24ae:	f1 f7       	brne	.-4      	; 0x24ac <__stack+0x2ad>
    24b0:	9a 83       	std	Y+2, r25	; 0x02
    24b2:	89 83       	std	Y+1, r24	; 0x01
				prevI = 0;
			}
		}
	_delay_ms(500);
	}
}
    24b4:	a4 96       	adiw	r28, 0x24	; 36
    24b6:	0f b6       	in	r0, 0x3f	; 63
    24b8:	f8 94       	cli
    24ba:	de bf       	out	0x3e, r29	; 62
    24bc:	0f be       	out	0x3f, r0	; 63
    24be:	cd bf       	out	0x3d, r28	; 61
    24c0:	cf 91       	pop	r28
    24c2:	df 91       	pop	r29
    24c4:	08 95       	ret

000024c6 <main>:

/*
 * Main function, will call different phases, locate/clean
 */
int main(void)
{
    24c6:	df 93       	push	r29
    24c8:	cf 93       	push	r28
    24ca:	00 d0       	rcall	.+0      	; 0x24cc <main+0x6>
    24cc:	cd b7       	in	r28, 0x3d	; 61
    24ce:	de b7       	in	r29, 0x3e	; 62
	unsigned char sharp;
	unsigned int value=0;
    24d0:	1a 82       	std	Y+2, r1	; 0x02
    24d2:	19 82       	std	Y+1, r1	; 0x01
	init_devices();
    24d4:	0e 94 fc 0d 	call	0x1bf8	; 0x1bf8 <init_devices>
	lcd_set_4bit();
    24d8:	0e 94 d6 00 	call	0x1ac	; 0x1ac <lcd_set_4bit>
	lcd_init();
    24dc:	0e 94 d5 05 	call	0xbaa	; 0xbaa <lcd_init>
	lcd_wr_command(0x0C);// Display ON Cursor OFF
    24e0:	8c e0       	ldi	r24, 0x0C	; 12
    24e2:	0e 94 69 06 	call	0xcd2	; 0xcd2 <lcd_wr_command>
	while(1) {
		if (phase == 1) {
    24e6:	80 91 18 03 	lds	r24, 0x0318
    24ea:	90 91 19 03 	lds	r25, 0x0319
    24ee:	81 30       	cpi	r24, 0x01	; 1
    24f0:	91 05       	cpc	r25, r1
    24f2:	11 f4       	brne	.+4      	; 0x24f8 <main+0x32>
			locate();	
    24f4:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <locate>
		}
		sharp = ADC_Conversion(11);	//Stores the Analog value of front sharp connected to ADC channel 11 into variable "sharp"
    24f8:	8b e0       	ldi	r24, 0x0B	; 11
    24fa:	0e 94 bf 0c 	call	0x197e	; 0x197e <ADC_Conversion>
    24fe:	8b 83       	std	Y+3, r24	; 0x03
		value = Sharp_GP2D12_estimation(sharp); //Stores Distance calsulated in a variable "value".
    2500:	8b 81       	ldd	r24, Y+3	; 0x03
    2502:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Sharp_GP2D12_estimation>
    2506:	9a 83       	std	Y+2, r25	; 0x02
    2508:	89 83       	std	Y+1, r24	; 0x01
		lcd_print(2,1,value,3);
    250a:	29 81       	ldd	r18, Y+1	; 0x01
    250c:	3a 81       	ldd	r19, Y+2	; 0x02
    250e:	82 e0       	ldi	r24, 0x02	; 2
    2510:	61 e0       	ldi	r22, 0x01	; 1
    2512:	a9 01       	movw	r20, r18
    2514:	23 e0       	ldi	r18, 0x03	; 3
    2516:	30 e0       	ldi	r19, 0x00	; 0
    2518:	0e 94 86 09 	call	0x130c	; 0x130c <lcd_print>
    251c:	e4 cf       	rjmp	.-56     	; 0x24e6 <main+0x20>

0000251e <__fixunssfsi>:
    251e:	ef 92       	push	r14
    2520:	ff 92       	push	r15
    2522:	0f 93       	push	r16
    2524:	1f 93       	push	r17
    2526:	7b 01       	movw	r14, r22
    2528:	8c 01       	movw	r16, r24
    252a:	20 e0       	ldi	r18, 0x00	; 0
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	40 e0       	ldi	r20, 0x00	; 0
    2530:	5f e4       	ldi	r21, 0x4F	; 79
    2532:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <__gesf2>
    2536:	88 23       	and	r24, r24
    2538:	8c f0       	brlt	.+34     	; 0x255c <__fixunssfsi+0x3e>
    253a:	c8 01       	movw	r24, r16
    253c:	b7 01       	movw	r22, r14
    253e:	20 e0       	ldi	r18, 0x00	; 0
    2540:	30 e0       	ldi	r19, 0x00	; 0
    2542:	40 e0       	ldi	r20, 0x00	; 0
    2544:	5f e4       	ldi	r21, 0x4F	; 79
    2546:	0e 94 07 14 	call	0x280e	; 0x280e <__subsf3>
    254a:	0e 94 f9 16 	call	0x2df2	; 0x2df2 <__fixsfsi>
    254e:	9b 01       	movw	r18, r22
    2550:	ac 01       	movw	r20, r24
    2552:	20 50       	subi	r18, 0x00	; 0
    2554:	30 40       	sbci	r19, 0x00	; 0
    2556:	40 40       	sbci	r20, 0x00	; 0
    2558:	50 48       	sbci	r21, 0x80	; 128
    255a:	06 c0       	rjmp	.+12     	; 0x2568 <__fixunssfsi+0x4a>
    255c:	c8 01       	movw	r24, r16
    255e:	b7 01       	movw	r22, r14
    2560:	0e 94 f9 16 	call	0x2df2	; 0x2df2 <__fixsfsi>
    2564:	9b 01       	movw	r18, r22
    2566:	ac 01       	movw	r20, r24
    2568:	b9 01       	movw	r22, r18
    256a:	ca 01       	movw	r24, r20
    256c:	1f 91       	pop	r17
    256e:	0f 91       	pop	r16
    2570:	ff 90       	pop	r15
    2572:	ef 90       	pop	r14
    2574:	08 95       	ret

00002576 <_fpadd_parts>:
    2576:	a0 e0       	ldi	r26, 0x00	; 0
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	e1 ec       	ldi	r30, 0xC1	; 193
    257c:	f2 e1       	ldi	r31, 0x12	; 18
    257e:	0c 94 e2 19 	jmp	0x33c4	; 0x33c4 <__prologue_saves__>
    2582:	dc 01       	movw	r26, r24
    2584:	2b 01       	movw	r4, r22
    2586:	fa 01       	movw	r30, r20
    2588:	9c 91       	ld	r25, X
    258a:	92 30       	cpi	r25, 0x02	; 2
    258c:	08 f4       	brcc	.+2      	; 0x2590 <_fpadd_parts+0x1a>
    258e:	39 c1       	rjmp	.+626    	; 0x2802 <_fpadd_parts+0x28c>
    2590:	eb 01       	movw	r28, r22
    2592:	88 81       	ld	r24, Y
    2594:	82 30       	cpi	r24, 0x02	; 2
    2596:	08 f4       	brcc	.+2      	; 0x259a <_fpadd_parts+0x24>
    2598:	33 c1       	rjmp	.+614    	; 0x2800 <_fpadd_parts+0x28a>
    259a:	94 30       	cpi	r25, 0x04	; 4
    259c:	69 f4       	brne	.+26     	; 0x25b8 <_fpadd_parts+0x42>
    259e:	84 30       	cpi	r24, 0x04	; 4
    25a0:	09 f0       	breq	.+2      	; 0x25a4 <_fpadd_parts+0x2e>
    25a2:	2f c1       	rjmp	.+606    	; 0x2802 <_fpadd_parts+0x28c>
    25a4:	11 96       	adiw	r26, 0x01	; 1
    25a6:	9c 91       	ld	r25, X
    25a8:	11 97       	sbiw	r26, 0x01	; 1
    25aa:	89 81       	ldd	r24, Y+1	; 0x01
    25ac:	98 17       	cp	r25, r24
    25ae:	09 f4       	brne	.+2      	; 0x25b2 <_fpadd_parts+0x3c>
    25b0:	28 c1       	rjmp	.+592    	; 0x2802 <_fpadd_parts+0x28c>
    25b2:	a3 e0       	ldi	r26, 0x03	; 3
    25b4:	b2 e0       	ldi	r27, 0x02	; 2
    25b6:	25 c1       	rjmp	.+586    	; 0x2802 <_fpadd_parts+0x28c>
    25b8:	84 30       	cpi	r24, 0x04	; 4
    25ba:	09 f4       	brne	.+2      	; 0x25be <_fpadd_parts+0x48>
    25bc:	21 c1       	rjmp	.+578    	; 0x2800 <_fpadd_parts+0x28a>
    25be:	82 30       	cpi	r24, 0x02	; 2
    25c0:	a9 f4       	brne	.+42     	; 0x25ec <_fpadd_parts+0x76>
    25c2:	92 30       	cpi	r25, 0x02	; 2
    25c4:	09 f0       	breq	.+2      	; 0x25c8 <_fpadd_parts+0x52>
    25c6:	1d c1       	rjmp	.+570    	; 0x2802 <_fpadd_parts+0x28c>
    25c8:	9a 01       	movw	r18, r20
    25ca:	ad 01       	movw	r20, r26
    25cc:	88 e0       	ldi	r24, 0x08	; 8
    25ce:	ea 01       	movw	r28, r20
    25d0:	09 90       	ld	r0, Y+
    25d2:	ae 01       	movw	r20, r28
    25d4:	e9 01       	movw	r28, r18
    25d6:	09 92       	st	Y+, r0
    25d8:	9e 01       	movw	r18, r28
    25da:	81 50       	subi	r24, 0x01	; 1
    25dc:	c1 f7       	brne	.-16     	; 0x25ce <_fpadd_parts+0x58>
    25de:	e2 01       	movw	r28, r4
    25e0:	89 81       	ldd	r24, Y+1	; 0x01
    25e2:	11 96       	adiw	r26, 0x01	; 1
    25e4:	9c 91       	ld	r25, X
    25e6:	89 23       	and	r24, r25
    25e8:	81 83       	std	Z+1, r24	; 0x01
    25ea:	08 c1       	rjmp	.+528    	; 0x27fc <_fpadd_parts+0x286>
    25ec:	92 30       	cpi	r25, 0x02	; 2
    25ee:	09 f4       	brne	.+2      	; 0x25f2 <_fpadd_parts+0x7c>
    25f0:	07 c1       	rjmp	.+526    	; 0x2800 <_fpadd_parts+0x28a>
    25f2:	12 96       	adiw	r26, 0x02	; 2
    25f4:	2d 90       	ld	r2, X+
    25f6:	3c 90       	ld	r3, X
    25f8:	13 97       	sbiw	r26, 0x03	; 3
    25fa:	eb 01       	movw	r28, r22
    25fc:	8a 81       	ldd	r24, Y+2	; 0x02
    25fe:	9b 81       	ldd	r25, Y+3	; 0x03
    2600:	14 96       	adiw	r26, 0x04	; 4
    2602:	ad 90       	ld	r10, X+
    2604:	bd 90       	ld	r11, X+
    2606:	cd 90       	ld	r12, X+
    2608:	dc 90       	ld	r13, X
    260a:	17 97       	sbiw	r26, 0x07	; 7
    260c:	ec 80       	ldd	r14, Y+4	; 0x04
    260e:	fd 80       	ldd	r15, Y+5	; 0x05
    2610:	0e 81       	ldd	r16, Y+6	; 0x06
    2612:	1f 81       	ldd	r17, Y+7	; 0x07
    2614:	91 01       	movw	r18, r2
    2616:	28 1b       	sub	r18, r24
    2618:	39 0b       	sbc	r19, r25
    261a:	b9 01       	movw	r22, r18
    261c:	37 ff       	sbrs	r19, 7
    261e:	04 c0       	rjmp	.+8      	; 0x2628 <_fpadd_parts+0xb2>
    2620:	66 27       	eor	r22, r22
    2622:	77 27       	eor	r23, r23
    2624:	62 1b       	sub	r22, r18
    2626:	73 0b       	sbc	r23, r19
    2628:	60 32       	cpi	r22, 0x20	; 32
    262a:	71 05       	cpc	r23, r1
    262c:	0c f0       	brlt	.+2      	; 0x2630 <_fpadd_parts+0xba>
    262e:	61 c0       	rjmp	.+194    	; 0x26f2 <_fpadd_parts+0x17c>
    2630:	12 16       	cp	r1, r18
    2632:	13 06       	cpc	r1, r19
    2634:	6c f5       	brge	.+90     	; 0x2690 <_fpadd_parts+0x11a>
    2636:	37 01       	movw	r6, r14
    2638:	48 01       	movw	r8, r16
    263a:	06 2e       	mov	r0, r22
    263c:	04 c0       	rjmp	.+8      	; 0x2646 <_fpadd_parts+0xd0>
    263e:	96 94       	lsr	r9
    2640:	87 94       	ror	r8
    2642:	77 94       	ror	r7
    2644:	67 94       	ror	r6
    2646:	0a 94       	dec	r0
    2648:	d2 f7       	brpl	.-12     	; 0x263e <_fpadd_parts+0xc8>
    264a:	21 e0       	ldi	r18, 0x01	; 1
    264c:	30 e0       	ldi	r19, 0x00	; 0
    264e:	40 e0       	ldi	r20, 0x00	; 0
    2650:	50 e0       	ldi	r21, 0x00	; 0
    2652:	04 c0       	rjmp	.+8      	; 0x265c <_fpadd_parts+0xe6>
    2654:	22 0f       	add	r18, r18
    2656:	33 1f       	adc	r19, r19
    2658:	44 1f       	adc	r20, r20
    265a:	55 1f       	adc	r21, r21
    265c:	6a 95       	dec	r22
    265e:	d2 f7       	brpl	.-12     	; 0x2654 <_fpadd_parts+0xde>
    2660:	21 50       	subi	r18, 0x01	; 1
    2662:	30 40       	sbci	r19, 0x00	; 0
    2664:	40 40       	sbci	r20, 0x00	; 0
    2666:	50 40       	sbci	r21, 0x00	; 0
    2668:	2e 21       	and	r18, r14
    266a:	3f 21       	and	r19, r15
    266c:	40 23       	and	r20, r16
    266e:	51 23       	and	r21, r17
    2670:	21 15       	cp	r18, r1
    2672:	31 05       	cpc	r19, r1
    2674:	41 05       	cpc	r20, r1
    2676:	51 05       	cpc	r21, r1
    2678:	21 f0       	breq	.+8      	; 0x2682 <_fpadd_parts+0x10c>
    267a:	21 e0       	ldi	r18, 0x01	; 1
    267c:	30 e0       	ldi	r19, 0x00	; 0
    267e:	40 e0       	ldi	r20, 0x00	; 0
    2680:	50 e0       	ldi	r21, 0x00	; 0
    2682:	79 01       	movw	r14, r18
    2684:	8a 01       	movw	r16, r20
    2686:	e6 28       	or	r14, r6
    2688:	f7 28       	or	r15, r7
    268a:	08 29       	or	r16, r8
    268c:	19 29       	or	r17, r9
    268e:	3c c0       	rjmp	.+120    	; 0x2708 <_fpadd_parts+0x192>
    2690:	23 2b       	or	r18, r19
    2692:	d1 f1       	breq	.+116    	; 0x2708 <_fpadd_parts+0x192>
    2694:	26 0e       	add	r2, r22
    2696:	37 1e       	adc	r3, r23
    2698:	35 01       	movw	r6, r10
    269a:	46 01       	movw	r8, r12
    269c:	06 2e       	mov	r0, r22
    269e:	04 c0       	rjmp	.+8      	; 0x26a8 <_fpadd_parts+0x132>
    26a0:	96 94       	lsr	r9
    26a2:	87 94       	ror	r8
    26a4:	77 94       	ror	r7
    26a6:	67 94       	ror	r6
    26a8:	0a 94       	dec	r0
    26aa:	d2 f7       	brpl	.-12     	; 0x26a0 <_fpadd_parts+0x12a>
    26ac:	21 e0       	ldi	r18, 0x01	; 1
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	40 e0       	ldi	r20, 0x00	; 0
    26b2:	50 e0       	ldi	r21, 0x00	; 0
    26b4:	04 c0       	rjmp	.+8      	; 0x26be <_fpadd_parts+0x148>
    26b6:	22 0f       	add	r18, r18
    26b8:	33 1f       	adc	r19, r19
    26ba:	44 1f       	adc	r20, r20
    26bc:	55 1f       	adc	r21, r21
    26be:	6a 95       	dec	r22
    26c0:	d2 f7       	brpl	.-12     	; 0x26b6 <_fpadd_parts+0x140>
    26c2:	21 50       	subi	r18, 0x01	; 1
    26c4:	30 40       	sbci	r19, 0x00	; 0
    26c6:	40 40       	sbci	r20, 0x00	; 0
    26c8:	50 40       	sbci	r21, 0x00	; 0
    26ca:	2a 21       	and	r18, r10
    26cc:	3b 21       	and	r19, r11
    26ce:	4c 21       	and	r20, r12
    26d0:	5d 21       	and	r21, r13
    26d2:	21 15       	cp	r18, r1
    26d4:	31 05       	cpc	r19, r1
    26d6:	41 05       	cpc	r20, r1
    26d8:	51 05       	cpc	r21, r1
    26da:	21 f0       	breq	.+8      	; 0x26e4 <_fpadd_parts+0x16e>
    26dc:	21 e0       	ldi	r18, 0x01	; 1
    26de:	30 e0       	ldi	r19, 0x00	; 0
    26e0:	40 e0       	ldi	r20, 0x00	; 0
    26e2:	50 e0       	ldi	r21, 0x00	; 0
    26e4:	59 01       	movw	r10, r18
    26e6:	6a 01       	movw	r12, r20
    26e8:	a6 28       	or	r10, r6
    26ea:	b7 28       	or	r11, r7
    26ec:	c8 28       	or	r12, r8
    26ee:	d9 28       	or	r13, r9
    26f0:	0b c0       	rjmp	.+22     	; 0x2708 <_fpadd_parts+0x192>
    26f2:	82 15       	cp	r24, r2
    26f4:	93 05       	cpc	r25, r3
    26f6:	2c f0       	brlt	.+10     	; 0x2702 <_fpadd_parts+0x18c>
    26f8:	1c 01       	movw	r2, r24
    26fa:	aa 24       	eor	r10, r10
    26fc:	bb 24       	eor	r11, r11
    26fe:	65 01       	movw	r12, r10
    2700:	03 c0       	rjmp	.+6      	; 0x2708 <_fpadd_parts+0x192>
    2702:	ee 24       	eor	r14, r14
    2704:	ff 24       	eor	r15, r15
    2706:	87 01       	movw	r16, r14
    2708:	11 96       	adiw	r26, 0x01	; 1
    270a:	9c 91       	ld	r25, X
    270c:	d2 01       	movw	r26, r4
    270e:	11 96       	adiw	r26, 0x01	; 1
    2710:	8c 91       	ld	r24, X
    2712:	98 17       	cp	r25, r24
    2714:	09 f4       	brne	.+2      	; 0x2718 <_fpadd_parts+0x1a2>
    2716:	45 c0       	rjmp	.+138    	; 0x27a2 <_fpadd_parts+0x22c>
    2718:	99 23       	and	r25, r25
    271a:	39 f0       	breq	.+14     	; 0x272a <_fpadd_parts+0x1b4>
    271c:	a8 01       	movw	r20, r16
    271e:	97 01       	movw	r18, r14
    2720:	2a 19       	sub	r18, r10
    2722:	3b 09       	sbc	r19, r11
    2724:	4c 09       	sbc	r20, r12
    2726:	5d 09       	sbc	r21, r13
    2728:	06 c0       	rjmp	.+12     	; 0x2736 <_fpadd_parts+0x1c0>
    272a:	a6 01       	movw	r20, r12
    272c:	95 01       	movw	r18, r10
    272e:	2e 19       	sub	r18, r14
    2730:	3f 09       	sbc	r19, r15
    2732:	40 0b       	sbc	r20, r16
    2734:	51 0b       	sbc	r21, r17
    2736:	57 fd       	sbrc	r21, 7
    2738:	08 c0       	rjmp	.+16     	; 0x274a <_fpadd_parts+0x1d4>
    273a:	11 82       	std	Z+1, r1	; 0x01
    273c:	33 82       	std	Z+3, r3	; 0x03
    273e:	22 82       	std	Z+2, r2	; 0x02
    2740:	24 83       	std	Z+4, r18	; 0x04
    2742:	35 83       	std	Z+5, r19	; 0x05
    2744:	46 83       	std	Z+6, r20	; 0x06
    2746:	57 83       	std	Z+7, r21	; 0x07
    2748:	1d c0       	rjmp	.+58     	; 0x2784 <_fpadd_parts+0x20e>
    274a:	81 e0       	ldi	r24, 0x01	; 1
    274c:	81 83       	std	Z+1, r24	; 0x01
    274e:	33 82       	std	Z+3, r3	; 0x03
    2750:	22 82       	std	Z+2, r2	; 0x02
    2752:	88 27       	eor	r24, r24
    2754:	99 27       	eor	r25, r25
    2756:	dc 01       	movw	r26, r24
    2758:	82 1b       	sub	r24, r18
    275a:	93 0b       	sbc	r25, r19
    275c:	a4 0b       	sbc	r26, r20
    275e:	b5 0b       	sbc	r27, r21
    2760:	84 83       	std	Z+4, r24	; 0x04
    2762:	95 83       	std	Z+5, r25	; 0x05
    2764:	a6 83       	std	Z+6, r26	; 0x06
    2766:	b7 83       	std	Z+7, r27	; 0x07
    2768:	0d c0       	rjmp	.+26     	; 0x2784 <_fpadd_parts+0x20e>
    276a:	22 0f       	add	r18, r18
    276c:	33 1f       	adc	r19, r19
    276e:	44 1f       	adc	r20, r20
    2770:	55 1f       	adc	r21, r21
    2772:	24 83       	std	Z+4, r18	; 0x04
    2774:	35 83       	std	Z+5, r19	; 0x05
    2776:	46 83       	std	Z+6, r20	; 0x06
    2778:	57 83       	std	Z+7, r21	; 0x07
    277a:	82 81       	ldd	r24, Z+2	; 0x02
    277c:	93 81       	ldd	r25, Z+3	; 0x03
    277e:	01 97       	sbiw	r24, 0x01	; 1
    2780:	93 83       	std	Z+3, r25	; 0x03
    2782:	82 83       	std	Z+2, r24	; 0x02
    2784:	24 81       	ldd	r18, Z+4	; 0x04
    2786:	35 81       	ldd	r19, Z+5	; 0x05
    2788:	46 81       	ldd	r20, Z+6	; 0x06
    278a:	57 81       	ldd	r21, Z+7	; 0x07
    278c:	da 01       	movw	r26, r20
    278e:	c9 01       	movw	r24, r18
    2790:	01 97       	sbiw	r24, 0x01	; 1
    2792:	a1 09       	sbc	r26, r1
    2794:	b1 09       	sbc	r27, r1
    2796:	8f 5f       	subi	r24, 0xFF	; 255
    2798:	9f 4f       	sbci	r25, 0xFF	; 255
    279a:	af 4f       	sbci	r26, 0xFF	; 255
    279c:	bf 43       	sbci	r27, 0x3F	; 63
    279e:	28 f3       	brcs	.-54     	; 0x276a <_fpadd_parts+0x1f4>
    27a0:	0b c0       	rjmp	.+22     	; 0x27b8 <_fpadd_parts+0x242>
    27a2:	91 83       	std	Z+1, r25	; 0x01
    27a4:	33 82       	std	Z+3, r3	; 0x03
    27a6:	22 82       	std	Z+2, r2	; 0x02
    27a8:	ea 0c       	add	r14, r10
    27aa:	fb 1c       	adc	r15, r11
    27ac:	0c 1d       	adc	r16, r12
    27ae:	1d 1d       	adc	r17, r13
    27b0:	e4 82       	std	Z+4, r14	; 0x04
    27b2:	f5 82       	std	Z+5, r15	; 0x05
    27b4:	06 83       	std	Z+6, r16	; 0x06
    27b6:	17 83       	std	Z+7, r17	; 0x07
    27b8:	83 e0       	ldi	r24, 0x03	; 3
    27ba:	80 83       	st	Z, r24
    27bc:	24 81       	ldd	r18, Z+4	; 0x04
    27be:	35 81       	ldd	r19, Z+5	; 0x05
    27c0:	46 81       	ldd	r20, Z+6	; 0x06
    27c2:	57 81       	ldd	r21, Z+7	; 0x07
    27c4:	57 ff       	sbrs	r21, 7
    27c6:	1a c0       	rjmp	.+52     	; 0x27fc <_fpadd_parts+0x286>
    27c8:	c9 01       	movw	r24, r18
    27ca:	aa 27       	eor	r26, r26
    27cc:	97 fd       	sbrc	r25, 7
    27ce:	a0 95       	com	r26
    27d0:	ba 2f       	mov	r27, r26
    27d2:	81 70       	andi	r24, 0x01	; 1
    27d4:	90 70       	andi	r25, 0x00	; 0
    27d6:	a0 70       	andi	r26, 0x00	; 0
    27d8:	b0 70       	andi	r27, 0x00	; 0
    27da:	56 95       	lsr	r21
    27dc:	47 95       	ror	r20
    27de:	37 95       	ror	r19
    27e0:	27 95       	ror	r18
    27e2:	82 2b       	or	r24, r18
    27e4:	93 2b       	or	r25, r19
    27e6:	a4 2b       	or	r26, r20
    27e8:	b5 2b       	or	r27, r21
    27ea:	84 83       	std	Z+4, r24	; 0x04
    27ec:	95 83       	std	Z+5, r25	; 0x05
    27ee:	a6 83       	std	Z+6, r26	; 0x06
    27f0:	b7 83       	std	Z+7, r27	; 0x07
    27f2:	82 81       	ldd	r24, Z+2	; 0x02
    27f4:	93 81       	ldd	r25, Z+3	; 0x03
    27f6:	01 96       	adiw	r24, 0x01	; 1
    27f8:	93 83       	std	Z+3, r25	; 0x03
    27fa:	82 83       	std	Z+2, r24	; 0x02
    27fc:	df 01       	movw	r26, r30
    27fe:	01 c0       	rjmp	.+2      	; 0x2802 <_fpadd_parts+0x28c>
    2800:	d2 01       	movw	r26, r4
    2802:	cd 01       	movw	r24, r26
    2804:	cd b7       	in	r28, 0x3d	; 61
    2806:	de b7       	in	r29, 0x3e	; 62
    2808:	e2 e1       	ldi	r30, 0x12	; 18
    280a:	0c 94 fe 19 	jmp	0x33fc	; 0x33fc <__epilogue_restores__>

0000280e <__subsf3>:
    280e:	a0 e2       	ldi	r26, 0x20	; 32
    2810:	b0 e0       	ldi	r27, 0x00	; 0
    2812:	ed e0       	ldi	r30, 0x0D	; 13
    2814:	f4 e1       	ldi	r31, 0x14	; 20
    2816:	0c 94 ee 19 	jmp	0x33dc	; 0x33dc <__prologue_saves__+0x18>
    281a:	69 83       	std	Y+1, r22	; 0x01
    281c:	7a 83       	std	Y+2, r23	; 0x02
    281e:	8b 83       	std	Y+3, r24	; 0x03
    2820:	9c 83       	std	Y+4, r25	; 0x04
    2822:	2d 83       	std	Y+5, r18	; 0x05
    2824:	3e 83       	std	Y+6, r19	; 0x06
    2826:	4f 83       	std	Y+7, r20	; 0x07
    2828:	58 87       	std	Y+8, r21	; 0x08
    282a:	e9 e0       	ldi	r30, 0x09	; 9
    282c:	ee 2e       	mov	r14, r30
    282e:	f1 2c       	mov	r15, r1
    2830:	ec 0e       	add	r14, r28
    2832:	fd 1e       	adc	r15, r29
    2834:	ce 01       	movw	r24, r28
    2836:	01 96       	adiw	r24, 0x01	; 1
    2838:	b7 01       	movw	r22, r14
    283a:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    283e:	8e 01       	movw	r16, r28
    2840:	0f 5e       	subi	r16, 0xEF	; 239
    2842:	1f 4f       	sbci	r17, 0xFF	; 255
    2844:	ce 01       	movw	r24, r28
    2846:	05 96       	adiw	r24, 0x05	; 5
    2848:	b8 01       	movw	r22, r16
    284a:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    284e:	8a 89       	ldd	r24, Y+18	; 0x12
    2850:	91 e0       	ldi	r25, 0x01	; 1
    2852:	89 27       	eor	r24, r25
    2854:	8a 8b       	std	Y+18, r24	; 0x12
    2856:	c7 01       	movw	r24, r14
    2858:	b8 01       	movw	r22, r16
    285a:	ae 01       	movw	r20, r28
    285c:	47 5e       	subi	r20, 0xE7	; 231
    285e:	5f 4f       	sbci	r21, 0xFF	; 255
    2860:	0e 94 bb 12 	call	0x2576	; 0x2576 <_fpadd_parts>
    2864:	0e 94 15 18 	call	0x302a	; 0x302a <__pack_f>
    2868:	a0 96       	adiw	r28, 0x20	; 32
    286a:	e6 e0       	ldi	r30, 0x06	; 6
    286c:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__epilogue_restores__+0x18>

00002870 <__addsf3>:
    2870:	a0 e2       	ldi	r26, 0x20	; 32
    2872:	b0 e0       	ldi	r27, 0x00	; 0
    2874:	ee e3       	ldi	r30, 0x3E	; 62
    2876:	f4 e1       	ldi	r31, 0x14	; 20
    2878:	0c 94 ee 19 	jmp	0x33dc	; 0x33dc <__prologue_saves__+0x18>
    287c:	69 83       	std	Y+1, r22	; 0x01
    287e:	7a 83       	std	Y+2, r23	; 0x02
    2880:	8b 83       	std	Y+3, r24	; 0x03
    2882:	9c 83       	std	Y+4, r25	; 0x04
    2884:	2d 83       	std	Y+5, r18	; 0x05
    2886:	3e 83       	std	Y+6, r19	; 0x06
    2888:	4f 83       	std	Y+7, r20	; 0x07
    288a:	58 87       	std	Y+8, r21	; 0x08
    288c:	f9 e0       	ldi	r31, 0x09	; 9
    288e:	ef 2e       	mov	r14, r31
    2890:	f1 2c       	mov	r15, r1
    2892:	ec 0e       	add	r14, r28
    2894:	fd 1e       	adc	r15, r29
    2896:	ce 01       	movw	r24, r28
    2898:	01 96       	adiw	r24, 0x01	; 1
    289a:	b7 01       	movw	r22, r14
    289c:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    28a0:	8e 01       	movw	r16, r28
    28a2:	0f 5e       	subi	r16, 0xEF	; 239
    28a4:	1f 4f       	sbci	r17, 0xFF	; 255
    28a6:	ce 01       	movw	r24, r28
    28a8:	05 96       	adiw	r24, 0x05	; 5
    28aa:	b8 01       	movw	r22, r16
    28ac:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    28b0:	c7 01       	movw	r24, r14
    28b2:	b8 01       	movw	r22, r16
    28b4:	ae 01       	movw	r20, r28
    28b6:	47 5e       	subi	r20, 0xE7	; 231
    28b8:	5f 4f       	sbci	r21, 0xFF	; 255
    28ba:	0e 94 bb 12 	call	0x2576	; 0x2576 <_fpadd_parts>
    28be:	0e 94 15 18 	call	0x302a	; 0x302a <__pack_f>
    28c2:	a0 96       	adiw	r28, 0x20	; 32
    28c4:	e6 e0       	ldi	r30, 0x06	; 6
    28c6:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__epilogue_restores__+0x18>

000028ca <__mulsf3>:
    28ca:	a0 e2       	ldi	r26, 0x20	; 32
    28cc:	b0 e0       	ldi	r27, 0x00	; 0
    28ce:	eb e6       	ldi	r30, 0x6B	; 107
    28d0:	f4 e1       	ldi	r31, 0x14	; 20
    28d2:	0c 94 e2 19 	jmp	0x33c4	; 0x33c4 <__prologue_saves__>
    28d6:	69 83       	std	Y+1, r22	; 0x01
    28d8:	7a 83       	std	Y+2, r23	; 0x02
    28da:	8b 83       	std	Y+3, r24	; 0x03
    28dc:	9c 83       	std	Y+4, r25	; 0x04
    28de:	2d 83       	std	Y+5, r18	; 0x05
    28e0:	3e 83       	std	Y+6, r19	; 0x06
    28e2:	4f 83       	std	Y+7, r20	; 0x07
    28e4:	58 87       	std	Y+8, r21	; 0x08
    28e6:	ce 01       	movw	r24, r28
    28e8:	01 96       	adiw	r24, 0x01	; 1
    28ea:	be 01       	movw	r22, r28
    28ec:	67 5f       	subi	r22, 0xF7	; 247
    28ee:	7f 4f       	sbci	r23, 0xFF	; 255
    28f0:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    28f4:	ce 01       	movw	r24, r28
    28f6:	05 96       	adiw	r24, 0x05	; 5
    28f8:	be 01       	movw	r22, r28
    28fa:	6f 5e       	subi	r22, 0xEF	; 239
    28fc:	7f 4f       	sbci	r23, 0xFF	; 255
    28fe:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2902:	99 85       	ldd	r25, Y+9	; 0x09
    2904:	92 30       	cpi	r25, 0x02	; 2
    2906:	88 f0       	brcs	.+34     	; 0x292a <__mulsf3+0x60>
    2908:	89 89       	ldd	r24, Y+17	; 0x11
    290a:	82 30       	cpi	r24, 0x02	; 2
    290c:	c8 f0       	brcs	.+50     	; 0x2940 <__mulsf3+0x76>
    290e:	94 30       	cpi	r25, 0x04	; 4
    2910:	19 f4       	brne	.+6      	; 0x2918 <__mulsf3+0x4e>
    2912:	82 30       	cpi	r24, 0x02	; 2
    2914:	51 f4       	brne	.+20     	; 0x292a <__mulsf3+0x60>
    2916:	04 c0       	rjmp	.+8      	; 0x2920 <__mulsf3+0x56>
    2918:	84 30       	cpi	r24, 0x04	; 4
    291a:	29 f4       	brne	.+10     	; 0x2926 <__mulsf3+0x5c>
    291c:	92 30       	cpi	r25, 0x02	; 2
    291e:	81 f4       	brne	.+32     	; 0x2940 <__mulsf3+0x76>
    2920:	83 e0       	ldi	r24, 0x03	; 3
    2922:	92 e0       	ldi	r25, 0x02	; 2
    2924:	c6 c0       	rjmp	.+396    	; 0x2ab2 <__mulsf3+0x1e8>
    2926:	92 30       	cpi	r25, 0x02	; 2
    2928:	49 f4       	brne	.+18     	; 0x293c <__mulsf3+0x72>
    292a:	20 e0       	ldi	r18, 0x00	; 0
    292c:	9a 85       	ldd	r25, Y+10	; 0x0a
    292e:	8a 89       	ldd	r24, Y+18	; 0x12
    2930:	98 13       	cpse	r25, r24
    2932:	21 e0       	ldi	r18, 0x01	; 1
    2934:	2a 87       	std	Y+10, r18	; 0x0a
    2936:	ce 01       	movw	r24, r28
    2938:	09 96       	adiw	r24, 0x09	; 9
    293a:	bb c0       	rjmp	.+374    	; 0x2ab2 <__mulsf3+0x1e8>
    293c:	82 30       	cpi	r24, 0x02	; 2
    293e:	49 f4       	brne	.+18     	; 0x2952 <__mulsf3+0x88>
    2940:	20 e0       	ldi	r18, 0x00	; 0
    2942:	9a 85       	ldd	r25, Y+10	; 0x0a
    2944:	8a 89       	ldd	r24, Y+18	; 0x12
    2946:	98 13       	cpse	r25, r24
    2948:	21 e0       	ldi	r18, 0x01	; 1
    294a:	2a 8b       	std	Y+18, r18	; 0x12
    294c:	ce 01       	movw	r24, r28
    294e:	41 96       	adiw	r24, 0x11	; 17
    2950:	b0 c0       	rjmp	.+352    	; 0x2ab2 <__mulsf3+0x1e8>
    2952:	2d 84       	ldd	r2, Y+13	; 0x0d
    2954:	3e 84       	ldd	r3, Y+14	; 0x0e
    2956:	4f 84       	ldd	r4, Y+15	; 0x0f
    2958:	58 88       	ldd	r5, Y+16	; 0x10
    295a:	6d 88       	ldd	r6, Y+21	; 0x15
    295c:	7e 88       	ldd	r7, Y+22	; 0x16
    295e:	8f 88       	ldd	r8, Y+23	; 0x17
    2960:	98 8c       	ldd	r9, Y+24	; 0x18
    2962:	ee 24       	eor	r14, r14
    2964:	ff 24       	eor	r15, r15
    2966:	87 01       	movw	r16, r14
    2968:	aa 24       	eor	r10, r10
    296a:	bb 24       	eor	r11, r11
    296c:	65 01       	movw	r12, r10
    296e:	40 e0       	ldi	r20, 0x00	; 0
    2970:	50 e0       	ldi	r21, 0x00	; 0
    2972:	60 e0       	ldi	r22, 0x00	; 0
    2974:	70 e0       	ldi	r23, 0x00	; 0
    2976:	e0 e0       	ldi	r30, 0x00	; 0
    2978:	f0 e0       	ldi	r31, 0x00	; 0
    297a:	c1 01       	movw	r24, r2
    297c:	81 70       	andi	r24, 0x01	; 1
    297e:	90 70       	andi	r25, 0x00	; 0
    2980:	89 2b       	or	r24, r25
    2982:	e9 f0       	breq	.+58     	; 0x29be <__mulsf3+0xf4>
    2984:	e6 0c       	add	r14, r6
    2986:	f7 1c       	adc	r15, r7
    2988:	08 1d       	adc	r16, r8
    298a:	19 1d       	adc	r17, r9
    298c:	9a 01       	movw	r18, r20
    298e:	ab 01       	movw	r20, r22
    2990:	2a 0d       	add	r18, r10
    2992:	3b 1d       	adc	r19, r11
    2994:	4c 1d       	adc	r20, r12
    2996:	5d 1d       	adc	r21, r13
    2998:	80 e0       	ldi	r24, 0x00	; 0
    299a:	90 e0       	ldi	r25, 0x00	; 0
    299c:	a0 e0       	ldi	r26, 0x00	; 0
    299e:	b0 e0       	ldi	r27, 0x00	; 0
    29a0:	e6 14       	cp	r14, r6
    29a2:	f7 04       	cpc	r15, r7
    29a4:	08 05       	cpc	r16, r8
    29a6:	19 05       	cpc	r17, r9
    29a8:	20 f4       	brcc	.+8      	; 0x29b2 <__mulsf3+0xe8>
    29aa:	81 e0       	ldi	r24, 0x01	; 1
    29ac:	90 e0       	ldi	r25, 0x00	; 0
    29ae:	a0 e0       	ldi	r26, 0x00	; 0
    29b0:	b0 e0       	ldi	r27, 0x00	; 0
    29b2:	ba 01       	movw	r22, r20
    29b4:	a9 01       	movw	r20, r18
    29b6:	48 0f       	add	r20, r24
    29b8:	59 1f       	adc	r21, r25
    29ba:	6a 1f       	adc	r22, r26
    29bc:	7b 1f       	adc	r23, r27
    29be:	aa 0c       	add	r10, r10
    29c0:	bb 1c       	adc	r11, r11
    29c2:	cc 1c       	adc	r12, r12
    29c4:	dd 1c       	adc	r13, r13
    29c6:	97 fe       	sbrs	r9, 7
    29c8:	08 c0       	rjmp	.+16     	; 0x29da <__mulsf3+0x110>
    29ca:	81 e0       	ldi	r24, 0x01	; 1
    29cc:	90 e0       	ldi	r25, 0x00	; 0
    29ce:	a0 e0       	ldi	r26, 0x00	; 0
    29d0:	b0 e0       	ldi	r27, 0x00	; 0
    29d2:	a8 2a       	or	r10, r24
    29d4:	b9 2a       	or	r11, r25
    29d6:	ca 2a       	or	r12, r26
    29d8:	db 2a       	or	r13, r27
    29da:	31 96       	adiw	r30, 0x01	; 1
    29dc:	e0 32       	cpi	r30, 0x20	; 32
    29de:	f1 05       	cpc	r31, r1
    29e0:	49 f0       	breq	.+18     	; 0x29f4 <__mulsf3+0x12a>
    29e2:	66 0c       	add	r6, r6
    29e4:	77 1c       	adc	r7, r7
    29e6:	88 1c       	adc	r8, r8
    29e8:	99 1c       	adc	r9, r9
    29ea:	56 94       	lsr	r5
    29ec:	47 94       	ror	r4
    29ee:	37 94       	ror	r3
    29f0:	27 94       	ror	r2
    29f2:	c3 cf       	rjmp	.-122    	; 0x297a <__mulsf3+0xb0>
    29f4:	fa 85       	ldd	r31, Y+10	; 0x0a
    29f6:	ea 89       	ldd	r30, Y+18	; 0x12
    29f8:	2b 89       	ldd	r18, Y+19	; 0x13
    29fa:	3c 89       	ldd	r19, Y+20	; 0x14
    29fc:	8b 85       	ldd	r24, Y+11	; 0x0b
    29fe:	9c 85       	ldd	r25, Y+12	; 0x0c
    2a00:	28 0f       	add	r18, r24
    2a02:	39 1f       	adc	r19, r25
    2a04:	2e 5f       	subi	r18, 0xFE	; 254
    2a06:	3f 4f       	sbci	r19, 0xFF	; 255
    2a08:	17 c0       	rjmp	.+46     	; 0x2a38 <__mulsf3+0x16e>
    2a0a:	ca 01       	movw	r24, r20
    2a0c:	81 70       	andi	r24, 0x01	; 1
    2a0e:	90 70       	andi	r25, 0x00	; 0
    2a10:	89 2b       	or	r24, r25
    2a12:	61 f0       	breq	.+24     	; 0x2a2c <__mulsf3+0x162>
    2a14:	16 95       	lsr	r17
    2a16:	07 95       	ror	r16
    2a18:	f7 94       	ror	r15
    2a1a:	e7 94       	ror	r14
    2a1c:	80 e0       	ldi	r24, 0x00	; 0
    2a1e:	90 e0       	ldi	r25, 0x00	; 0
    2a20:	a0 e0       	ldi	r26, 0x00	; 0
    2a22:	b0 e8       	ldi	r27, 0x80	; 128
    2a24:	e8 2a       	or	r14, r24
    2a26:	f9 2a       	or	r15, r25
    2a28:	0a 2b       	or	r16, r26
    2a2a:	1b 2b       	or	r17, r27
    2a2c:	76 95       	lsr	r23
    2a2e:	67 95       	ror	r22
    2a30:	57 95       	ror	r21
    2a32:	47 95       	ror	r20
    2a34:	2f 5f       	subi	r18, 0xFF	; 255
    2a36:	3f 4f       	sbci	r19, 0xFF	; 255
    2a38:	77 fd       	sbrc	r23, 7
    2a3a:	e7 cf       	rjmp	.-50     	; 0x2a0a <__mulsf3+0x140>
    2a3c:	0c c0       	rjmp	.+24     	; 0x2a56 <__mulsf3+0x18c>
    2a3e:	44 0f       	add	r20, r20
    2a40:	55 1f       	adc	r21, r21
    2a42:	66 1f       	adc	r22, r22
    2a44:	77 1f       	adc	r23, r23
    2a46:	17 fd       	sbrc	r17, 7
    2a48:	41 60       	ori	r20, 0x01	; 1
    2a4a:	ee 0c       	add	r14, r14
    2a4c:	ff 1c       	adc	r15, r15
    2a4e:	00 1f       	adc	r16, r16
    2a50:	11 1f       	adc	r17, r17
    2a52:	21 50       	subi	r18, 0x01	; 1
    2a54:	30 40       	sbci	r19, 0x00	; 0
    2a56:	40 30       	cpi	r20, 0x00	; 0
    2a58:	90 e0       	ldi	r25, 0x00	; 0
    2a5a:	59 07       	cpc	r21, r25
    2a5c:	90 e0       	ldi	r25, 0x00	; 0
    2a5e:	69 07       	cpc	r22, r25
    2a60:	90 e4       	ldi	r25, 0x40	; 64
    2a62:	79 07       	cpc	r23, r25
    2a64:	60 f3       	brcs	.-40     	; 0x2a3e <__mulsf3+0x174>
    2a66:	2b 8f       	std	Y+27, r18	; 0x1b
    2a68:	3c 8f       	std	Y+28, r19	; 0x1c
    2a6a:	db 01       	movw	r26, r22
    2a6c:	ca 01       	movw	r24, r20
    2a6e:	8f 77       	andi	r24, 0x7F	; 127
    2a70:	90 70       	andi	r25, 0x00	; 0
    2a72:	a0 70       	andi	r26, 0x00	; 0
    2a74:	b0 70       	andi	r27, 0x00	; 0
    2a76:	80 34       	cpi	r24, 0x40	; 64
    2a78:	91 05       	cpc	r25, r1
    2a7a:	a1 05       	cpc	r26, r1
    2a7c:	b1 05       	cpc	r27, r1
    2a7e:	61 f4       	brne	.+24     	; 0x2a98 <__mulsf3+0x1ce>
    2a80:	47 fd       	sbrc	r20, 7
    2a82:	0a c0       	rjmp	.+20     	; 0x2a98 <__mulsf3+0x1ce>
    2a84:	e1 14       	cp	r14, r1
    2a86:	f1 04       	cpc	r15, r1
    2a88:	01 05       	cpc	r16, r1
    2a8a:	11 05       	cpc	r17, r1
    2a8c:	29 f0       	breq	.+10     	; 0x2a98 <__mulsf3+0x1ce>
    2a8e:	40 5c       	subi	r20, 0xC0	; 192
    2a90:	5f 4f       	sbci	r21, 0xFF	; 255
    2a92:	6f 4f       	sbci	r22, 0xFF	; 255
    2a94:	7f 4f       	sbci	r23, 0xFF	; 255
    2a96:	40 78       	andi	r20, 0x80	; 128
    2a98:	1a 8e       	std	Y+26, r1	; 0x1a
    2a9a:	fe 17       	cp	r31, r30
    2a9c:	11 f0       	breq	.+4      	; 0x2aa2 <__mulsf3+0x1d8>
    2a9e:	81 e0       	ldi	r24, 0x01	; 1
    2aa0:	8a 8f       	std	Y+26, r24	; 0x1a
    2aa2:	4d 8f       	std	Y+29, r20	; 0x1d
    2aa4:	5e 8f       	std	Y+30, r21	; 0x1e
    2aa6:	6f 8f       	std	Y+31, r22	; 0x1f
    2aa8:	78 a3       	std	Y+32, r23	; 0x20
    2aaa:	83 e0       	ldi	r24, 0x03	; 3
    2aac:	89 8f       	std	Y+25, r24	; 0x19
    2aae:	ce 01       	movw	r24, r28
    2ab0:	49 96       	adiw	r24, 0x19	; 25
    2ab2:	0e 94 15 18 	call	0x302a	; 0x302a <__pack_f>
    2ab6:	a0 96       	adiw	r28, 0x20	; 32
    2ab8:	e2 e1       	ldi	r30, 0x12	; 18
    2aba:	0c 94 fe 19 	jmp	0x33fc	; 0x33fc <__epilogue_restores__>

00002abe <__divsf3>:
    2abe:	a8 e1       	ldi	r26, 0x18	; 24
    2ac0:	b0 e0       	ldi	r27, 0x00	; 0
    2ac2:	e5 e6       	ldi	r30, 0x65	; 101
    2ac4:	f5 e1       	ldi	r31, 0x15	; 21
    2ac6:	0c 94 ea 19 	jmp	0x33d4	; 0x33d4 <__prologue_saves__+0x10>
    2aca:	69 83       	std	Y+1, r22	; 0x01
    2acc:	7a 83       	std	Y+2, r23	; 0x02
    2ace:	8b 83       	std	Y+3, r24	; 0x03
    2ad0:	9c 83       	std	Y+4, r25	; 0x04
    2ad2:	2d 83       	std	Y+5, r18	; 0x05
    2ad4:	3e 83       	std	Y+6, r19	; 0x06
    2ad6:	4f 83       	std	Y+7, r20	; 0x07
    2ad8:	58 87       	std	Y+8, r21	; 0x08
    2ada:	b9 e0       	ldi	r27, 0x09	; 9
    2adc:	eb 2e       	mov	r14, r27
    2ade:	f1 2c       	mov	r15, r1
    2ae0:	ec 0e       	add	r14, r28
    2ae2:	fd 1e       	adc	r15, r29
    2ae4:	ce 01       	movw	r24, r28
    2ae6:	01 96       	adiw	r24, 0x01	; 1
    2ae8:	b7 01       	movw	r22, r14
    2aea:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2aee:	8e 01       	movw	r16, r28
    2af0:	0f 5e       	subi	r16, 0xEF	; 239
    2af2:	1f 4f       	sbci	r17, 0xFF	; 255
    2af4:	ce 01       	movw	r24, r28
    2af6:	05 96       	adiw	r24, 0x05	; 5
    2af8:	b8 01       	movw	r22, r16
    2afa:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2afe:	29 85       	ldd	r18, Y+9	; 0x09
    2b00:	22 30       	cpi	r18, 0x02	; 2
    2b02:	08 f4       	brcc	.+2      	; 0x2b06 <__divsf3+0x48>
    2b04:	7e c0       	rjmp	.+252    	; 0x2c02 <__divsf3+0x144>
    2b06:	39 89       	ldd	r19, Y+17	; 0x11
    2b08:	32 30       	cpi	r19, 0x02	; 2
    2b0a:	10 f4       	brcc	.+4      	; 0x2b10 <__divsf3+0x52>
    2b0c:	b8 01       	movw	r22, r16
    2b0e:	7c c0       	rjmp	.+248    	; 0x2c08 <__divsf3+0x14a>
    2b10:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b12:	9a 89       	ldd	r25, Y+18	; 0x12
    2b14:	89 27       	eor	r24, r25
    2b16:	8a 87       	std	Y+10, r24	; 0x0a
    2b18:	24 30       	cpi	r18, 0x04	; 4
    2b1a:	11 f0       	breq	.+4      	; 0x2b20 <__divsf3+0x62>
    2b1c:	22 30       	cpi	r18, 0x02	; 2
    2b1e:	31 f4       	brne	.+12     	; 0x2b2c <__divsf3+0x6e>
    2b20:	23 17       	cp	r18, r19
    2b22:	09 f0       	breq	.+2      	; 0x2b26 <__divsf3+0x68>
    2b24:	6e c0       	rjmp	.+220    	; 0x2c02 <__divsf3+0x144>
    2b26:	63 e0       	ldi	r22, 0x03	; 3
    2b28:	72 e0       	ldi	r23, 0x02	; 2
    2b2a:	6e c0       	rjmp	.+220    	; 0x2c08 <__divsf3+0x14a>
    2b2c:	34 30       	cpi	r19, 0x04	; 4
    2b2e:	39 f4       	brne	.+14     	; 0x2b3e <__divsf3+0x80>
    2b30:	1d 86       	std	Y+13, r1	; 0x0d
    2b32:	1e 86       	std	Y+14, r1	; 0x0e
    2b34:	1f 86       	std	Y+15, r1	; 0x0f
    2b36:	18 8a       	std	Y+16, r1	; 0x10
    2b38:	1c 86       	std	Y+12, r1	; 0x0c
    2b3a:	1b 86       	std	Y+11, r1	; 0x0b
    2b3c:	04 c0       	rjmp	.+8      	; 0x2b46 <__divsf3+0x88>
    2b3e:	32 30       	cpi	r19, 0x02	; 2
    2b40:	21 f4       	brne	.+8      	; 0x2b4a <__divsf3+0x8c>
    2b42:	84 e0       	ldi	r24, 0x04	; 4
    2b44:	89 87       	std	Y+9, r24	; 0x09
    2b46:	b7 01       	movw	r22, r14
    2b48:	5f c0       	rjmp	.+190    	; 0x2c08 <__divsf3+0x14a>
    2b4a:	2b 85       	ldd	r18, Y+11	; 0x0b
    2b4c:	3c 85       	ldd	r19, Y+12	; 0x0c
    2b4e:	8b 89       	ldd	r24, Y+19	; 0x13
    2b50:	9c 89       	ldd	r25, Y+20	; 0x14
    2b52:	28 1b       	sub	r18, r24
    2b54:	39 0b       	sbc	r19, r25
    2b56:	3c 87       	std	Y+12, r19	; 0x0c
    2b58:	2b 87       	std	Y+11, r18	; 0x0b
    2b5a:	ed 84       	ldd	r14, Y+13	; 0x0d
    2b5c:	fe 84       	ldd	r15, Y+14	; 0x0e
    2b5e:	0f 85       	ldd	r16, Y+15	; 0x0f
    2b60:	18 89       	ldd	r17, Y+16	; 0x10
    2b62:	ad 88       	ldd	r10, Y+21	; 0x15
    2b64:	be 88       	ldd	r11, Y+22	; 0x16
    2b66:	cf 88       	ldd	r12, Y+23	; 0x17
    2b68:	d8 8c       	ldd	r13, Y+24	; 0x18
    2b6a:	ea 14       	cp	r14, r10
    2b6c:	fb 04       	cpc	r15, r11
    2b6e:	0c 05       	cpc	r16, r12
    2b70:	1d 05       	cpc	r17, r13
    2b72:	40 f4       	brcc	.+16     	; 0x2b84 <__divsf3+0xc6>
    2b74:	ee 0c       	add	r14, r14
    2b76:	ff 1c       	adc	r15, r15
    2b78:	00 1f       	adc	r16, r16
    2b7a:	11 1f       	adc	r17, r17
    2b7c:	21 50       	subi	r18, 0x01	; 1
    2b7e:	30 40       	sbci	r19, 0x00	; 0
    2b80:	3c 87       	std	Y+12, r19	; 0x0c
    2b82:	2b 87       	std	Y+11, r18	; 0x0b
    2b84:	20 e0       	ldi	r18, 0x00	; 0
    2b86:	30 e0       	ldi	r19, 0x00	; 0
    2b88:	40 e0       	ldi	r20, 0x00	; 0
    2b8a:	50 e0       	ldi	r21, 0x00	; 0
    2b8c:	80 e0       	ldi	r24, 0x00	; 0
    2b8e:	90 e0       	ldi	r25, 0x00	; 0
    2b90:	a0 e0       	ldi	r26, 0x00	; 0
    2b92:	b0 e4       	ldi	r27, 0x40	; 64
    2b94:	60 e0       	ldi	r22, 0x00	; 0
    2b96:	70 e0       	ldi	r23, 0x00	; 0
    2b98:	ea 14       	cp	r14, r10
    2b9a:	fb 04       	cpc	r15, r11
    2b9c:	0c 05       	cpc	r16, r12
    2b9e:	1d 05       	cpc	r17, r13
    2ba0:	40 f0       	brcs	.+16     	; 0x2bb2 <__divsf3+0xf4>
    2ba2:	28 2b       	or	r18, r24
    2ba4:	39 2b       	or	r19, r25
    2ba6:	4a 2b       	or	r20, r26
    2ba8:	5b 2b       	or	r21, r27
    2baa:	ea 18       	sub	r14, r10
    2bac:	fb 08       	sbc	r15, r11
    2bae:	0c 09       	sbc	r16, r12
    2bb0:	1d 09       	sbc	r17, r13
    2bb2:	b6 95       	lsr	r27
    2bb4:	a7 95       	ror	r26
    2bb6:	97 95       	ror	r25
    2bb8:	87 95       	ror	r24
    2bba:	ee 0c       	add	r14, r14
    2bbc:	ff 1c       	adc	r15, r15
    2bbe:	00 1f       	adc	r16, r16
    2bc0:	11 1f       	adc	r17, r17
    2bc2:	6f 5f       	subi	r22, 0xFF	; 255
    2bc4:	7f 4f       	sbci	r23, 0xFF	; 255
    2bc6:	6f 31       	cpi	r22, 0x1F	; 31
    2bc8:	71 05       	cpc	r23, r1
    2bca:	31 f7       	brne	.-52     	; 0x2b98 <__divsf3+0xda>
    2bcc:	da 01       	movw	r26, r20
    2bce:	c9 01       	movw	r24, r18
    2bd0:	8f 77       	andi	r24, 0x7F	; 127
    2bd2:	90 70       	andi	r25, 0x00	; 0
    2bd4:	a0 70       	andi	r26, 0x00	; 0
    2bd6:	b0 70       	andi	r27, 0x00	; 0
    2bd8:	80 34       	cpi	r24, 0x40	; 64
    2bda:	91 05       	cpc	r25, r1
    2bdc:	a1 05       	cpc	r26, r1
    2bde:	b1 05       	cpc	r27, r1
    2be0:	61 f4       	brne	.+24     	; 0x2bfa <__divsf3+0x13c>
    2be2:	27 fd       	sbrc	r18, 7
    2be4:	0a c0       	rjmp	.+20     	; 0x2bfa <__divsf3+0x13c>
    2be6:	e1 14       	cp	r14, r1
    2be8:	f1 04       	cpc	r15, r1
    2bea:	01 05       	cpc	r16, r1
    2bec:	11 05       	cpc	r17, r1
    2bee:	29 f0       	breq	.+10     	; 0x2bfa <__divsf3+0x13c>
    2bf0:	20 5c       	subi	r18, 0xC0	; 192
    2bf2:	3f 4f       	sbci	r19, 0xFF	; 255
    2bf4:	4f 4f       	sbci	r20, 0xFF	; 255
    2bf6:	5f 4f       	sbci	r21, 0xFF	; 255
    2bf8:	20 78       	andi	r18, 0x80	; 128
    2bfa:	2d 87       	std	Y+13, r18	; 0x0d
    2bfc:	3e 87       	std	Y+14, r19	; 0x0e
    2bfe:	4f 87       	std	Y+15, r20	; 0x0f
    2c00:	58 8b       	std	Y+16, r21	; 0x10
    2c02:	be 01       	movw	r22, r28
    2c04:	67 5f       	subi	r22, 0xF7	; 247
    2c06:	7f 4f       	sbci	r23, 0xFF	; 255
    2c08:	cb 01       	movw	r24, r22
    2c0a:	0e 94 15 18 	call	0x302a	; 0x302a <__pack_f>
    2c0e:	68 96       	adiw	r28, 0x18	; 24
    2c10:	ea e0       	ldi	r30, 0x0A	; 10
    2c12:	0c 94 06 1a 	jmp	0x340c	; 0x340c <__epilogue_restores__+0x10>

00002c16 <__gtsf2>:
    2c16:	a8 e1       	ldi	r26, 0x18	; 24
    2c18:	b0 e0       	ldi	r27, 0x00	; 0
    2c1a:	e1 e1       	ldi	r30, 0x11	; 17
    2c1c:	f6 e1       	ldi	r31, 0x16	; 22
    2c1e:	0c 94 ee 19 	jmp	0x33dc	; 0x33dc <__prologue_saves__+0x18>
    2c22:	69 83       	std	Y+1, r22	; 0x01
    2c24:	7a 83       	std	Y+2, r23	; 0x02
    2c26:	8b 83       	std	Y+3, r24	; 0x03
    2c28:	9c 83       	std	Y+4, r25	; 0x04
    2c2a:	2d 83       	std	Y+5, r18	; 0x05
    2c2c:	3e 83       	std	Y+6, r19	; 0x06
    2c2e:	4f 83       	std	Y+7, r20	; 0x07
    2c30:	58 87       	std	Y+8, r21	; 0x08
    2c32:	89 e0       	ldi	r24, 0x09	; 9
    2c34:	e8 2e       	mov	r14, r24
    2c36:	f1 2c       	mov	r15, r1
    2c38:	ec 0e       	add	r14, r28
    2c3a:	fd 1e       	adc	r15, r29
    2c3c:	ce 01       	movw	r24, r28
    2c3e:	01 96       	adiw	r24, 0x01	; 1
    2c40:	b7 01       	movw	r22, r14
    2c42:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2c46:	8e 01       	movw	r16, r28
    2c48:	0f 5e       	subi	r16, 0xEF	; 239
    2c4a:	1f 4f       	sbci	r17, 0xFF	; 255
    2c4c:	ce 01       	movw	r24, r28
    2c4e:	05 96       	adiw	r24, 0x05	; 5
    2c50:	b8 01       	movw	r22, r16
    2c52:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2c56:	89 85       	ldd	r24, Y+9	; 0x09
    2c58:	82 30       	cpi	r24, 0x02	; 2
    2c5a:	40 f0       	brcs	.+16     	; 0x2c6c <__gtsf2+0x56>
    2c5c:	89 89       	ldd	r24, Y+17	; 0x11
    2c5e:	82 30       	cpi	r24, 0x02	; 2
    2c60:	28 f0       	brcs	.+10     	; 0x2c6c <__gtsf2+0x56>
    2c62:	c7 01       	movw	r24, r14
    2c64:	b8 01       	movw	r22, r16
    2c66:	0e 94 62 19 	call	0x32c4	; 0x32c4 <__fpcmp_parts_f>
    2c6a:	01 c0       	rjmp	.+2      	; 0x2c6e <__gtsf2+0x58>
    2c6c:	8f ef       	ldi	r24, 0xFF	; 255
    2c6e:	68 96       	adiw	r28, 0x18	; 24
    2c70:	e6 e0       	ldi	r30, 0x06	; 6
    2c72:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__epilogue_restores__+0x18>

00002c76 <__gesf2>:
    2c76:	a8 e1       	ldi	r26, 0x18	; 24
    2c78:	b0 e0       	ldi	r27, 0x00	; 0
    2c7a:	e1 e4       	ldi	r30, 0x41	; 65
    2c7c:	f6 e1       	ldi	r31, 0x16	; 22
    2c7e:	0c 94 ee 19 	jmp	0x33dc	; 0x33dc <__prologue_saves__+0x18>
    2c82:	69 83       	std	Y+1, r22	; 0x01
    2c84:	7a 83       	std	Y+2, r23	; 0x02
    2c86:	8b 83       	std	Y+3, r24	; 0x03
    2c88:	9c 83       	std	Y+4, r25	; 0x04
    2c8a:	2d 83       	std	Y+5, r18	; 0x05
    2c8c:	3e 83       	std	Y+6, r19	; 0x06
    2c8e:	4f 83       	std	Y+7, r20	; 0x07
    2c90:	58 87       	std	Y+8, r21	; 0x08
    2c92:	89 e0       	ldi	r24, 0x09	; 9
    2c94:	e8 2e       	mov	r14, r24
    2c96:	f1 2c       	mov	r15, r1
    2c98:	ec 0e       	add	r14, r28
    2c9a:	fd 1e       	adc	r15, r29
    2c9c:	ce 01       	movw	r24, r28
    2c9e:	01 96       	adiw	r24, 0x01	; 1
    2ca0:	b7 01       	movw	r22, r14
    2ca2:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2ca6:	8e 01       	movw	r16, r28
    2ca8:	0f 5e       	subi	r16, 0xEF	; 239
    2caa:	1f 4f       	sbci	r17, 0xFF	; 255
    2cac:	ce 01       	movw	r24, r28
    2cae:	05 96       	adiw	r24, 0x05	; 5
    2cb0:	b8 01       	movw	r22, r16
    2cb2:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2cb6:	89 85       	ldd	r24, Y+9	; 0x09
    2cb8:	82 30       	cpi	r24, 0x02	; 2
    2cba:	40 f0       	brcs	.+16     	; 0x2ccc <__gesf2+0x56>
    2cbc:	89 89       	ldd	r24, Y+17	; 0x11
    2cbe:	82 30       	cpi	r24, 0x02	; 2
    2cc0:	28 f0       	brcs	.+10     	; 0x2ccc <__gesf2+0x56>
    2cc2:	c7 01       	movw	r24, r14
    2cc4:	b8 01       	movw	r22, r16
    2cc6:	0e 94 62 19 	call	0x32c4	; 0x32c4 <__fpcmp_parts_f>
    2cca:	01 c0       	rjmp	.+2      	; 0x2cce <__gesf2+0x58>
    2ccc:	8f ef       	ldi	r24, 0xFF	; 255
    2cce:	68 96       	adiw	r28, 0x18	; 24
    2cd0:	e6 e0       	ldi	r30, 0x06	; 6
    2cd2:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__epilogue_restores__+0x18>

00002cd6 <__ltsf2>:
    2cd6:	a8 e1       	ldi	r26, 0x18	; 24
    2cd8:	b0 e0       	ldi	r27, 0x00	; 0
    2cda:	e1 e7       	ldi	r30, 0x71	; 113
    2cdc:	f6 e1       	ldi	r31, 0x16	; 22
    2cde:	0c 94 ee 19 	jmp	0x33dc	; 0x33dc <__prologue_saves__+0x18>
    2ce2:	69 83       	std	Y+1, r22	; 0x01
    2ce4:	7a 83       	std	Y+2, r23	; 0x02
    2ce6:	8b 83       	std	Y+3, r24	; 0x03
    2ce8:	9c 83       	std	Y+4, r25	; 0x04
    2cea:	2d 83       	std	Y+5, r18	; 0x05
    2cec:	3e 83       	std	Y+6, r19	; 0x06
    2cee:	4f 83       	std	Y+7, r20	; 0x07
    2cf0:	58 87       	std	Y+8, r21	; 0x08
    2cf2:	89 e0       	ldi	r24, 0x09	; 9
    2cf4:	e8 2e       	mov	r14, r24
    2cf6:	f1 2c       	mov	r15, r1
    2cf8:	ec 0e       	add	r14, r28
    2cfa:	fd 1e       	adc	r15, r29
    2cfc:	ce 01       	movw	r24, r28
    2cfe:	01 96       	adiw	r24, 0x01	; 1
    2d00:	b7 01       	movw	r22, r14
    2d02:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2d06:	8e 01       	movw	r16, r28
    2d08:	0f 5e       	subi	r16, 0xEF	; 239
    2d0a:	1f 4f       	sbci	r17, 0xFF	; 255
    2d0c:	ce 01       	movw	r24, r28
    2d0e:	05 96       	adiw	r24, 0x05	; 5
    2d10:	b8 01       	movw	r22, r16
    2d12:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2d16:	89 85       	ldd	r24, Y+9	; 0x09
    2d18:	82 30       	cpi	r24, 0x02	; 2
    2d1a:	40 f0       	brcs	.+16     	; 0x2d2c <__ltsf2+0x56>
    2d1c:	89 89       	ldd	r24, Y+17	; 0x11
    2d1e:	82 30       	cpi	r24, 0x02	; 2
    2d20:	28 f0       	brcs	.+10     	; 0x2d2c <__ltsf2+0x56>
    2d22:	c7 01       	movw	r24, r14
    2d24:	b8 01       	movw	r22, r16
    2d26:	0e 94 62 19 	call	0x32c4	; 0x32c4 <__fpcmp_parts_f>
    2d2a:	01 c0       	rjmp	.+2      	; 0x2d2e <__ltsf2+0x58>
    2d2c:	81 e0       	ldi	r24, 0x01	; 1
    2d2e:	68 96       	adiw	r28, 0x18	; 24
    2d30:	e6 e0       	ldi	r30, 0x06	; 6
    2d32:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__epilogue_restores__+0x18>

00002d36 <__floatsisf>:
    2d36:	a8 e0       	ldi	r26, 0x08	; 8
    2d38:	b0 e0       	ldi	r27, 0x00	; 0
    2d3a:	e1 ea       	ldi	r30, 0xA1	; 161
    2d3c:	f6 e1       	ldi	r31, 0x16	; 22
    2d3e:	0c 94 eb 19 	jmp	0x33d6	; 0x33d6 <__prologue_saves__+0x12>
    2d42:	9b 01       	movw	r18, r22
    2d44:	ac 01       	movw	r20, r24
    2d46:	83 e0       	ldi	r24, 0x03	; 3
    2d48:	89 83       	std	Y+1, r24	; 0x01
    2d4a:	da 01       	movw	r26, r20
    2d4c:	c9 01       	movw	r24, r18
    2d4e:	88 27       	eor	r24, r24
    2d50:	b7 fd       	sbrc	r27, 7
    2d52:	83 95       	inc	r24
    2d54:	99 27       	eor	r25, r25
    2d56:	aa 27       	eor	r26, r26
    2d58:	bb 27       	eor	r27, r27
    2d5a:	b8 2e       	mov	r11, r24
    2d5c:	21 15       	cp	r18, r1
    2d5e:	31 05       	cpc	r19, r1
    2d60:	41 05       	cpc	r20, r1
    2d62:	51 05       	cpc	r21, r1
    2d64:	19 f4       	brne	.+6      	; 0x2d6c <__floatsisf+0x36>
    2d66:	82 e0       	ldi	r24, 0x02	; 2
    2d68:	89 83       	std	Y+1, r24	; 0x01
    2d6a:	3a c0       	rjmp	.+116    	; 0x2de0 <__floatsisf+0xaa>
    2d6c:	88 23       	and	r24, r24
    2d6e:	a9 f0       	breq	.+42     	; 0x2d9a <__floatsisf+0x64>
    2d70:	20 30       	cpi	r18, 0x00	; 0
    2d72:	80 e0       	ldi	r24, 0x00	; 0
    2d74:	38 07       	cpc	r19, r24
    2d76:	80 e0       	ldi	r24, 0x00	; 0
    2d78:	48 07       	cpc	r20, r24
    2d7a:	80 e8       	ldi	r24, 0x80	; 128
    2d7c:	58 07       	cpc	r21, r24
    2d7e:	29 f4       	brne	.+10     	; 0x2d8a <__floatsisf+0x54>
    2d80:	60 e0       	ldi	r22, 0x00	; 0
    2d82:	70 e0       	ldi	r23, 0x00	; 0
    2d84:	80 e0       	ldi	r24, 0x00	; 0
    2d86:	9f ec       	ldi	r25, 0xCF	; 207
    2d88:	30 c0       	rjmp	.+96     	; 0x2dea <__floatsisf+0xb4>
    2d8a:	ee 24       	eor	r14, r14
    2d8c:	ff 24       	eor	r15, r15
    2d8e:	87 01       	movw	r16, r14
    2d90:	e2 1a       	sub	r14, r18
    2d92:	f3 0a       	sbc	r15, r19
    2d94:	04 0b       	sbc	r16, r20
    2d96:	15 0b       	sbc	r17, r21
    2d98:	02 c0       	rjmp	.+4      	; 0x2d9e <__floatsisf+0x68>
    2d9a:	79 01       	movw	r14, r18
    2d9c:	8a 01       	movw	r16, r20
    2d9e:	8e e1       	ldi	r24, 0x1E	; 30
    2da0:	c8 2e       	mov	r12, r24
    2da2:	d1 2c       	mov	r13, r1
    2da4:	dc 82       	std	Y+4, r13	; 0x04
    2da6:	cb 82       	std	Y+3, r12	; 0x03
    2da8:	ed 82       	std	Y+5, r14	; 0x05
    2daa:	fe 82       	std	Y+6, r15	; 0x06
    2dac:	0f 83       	std	Y+7, r16	; 0x07
    2dae:	18 87       	std	Y+8, r17	; 0x08
    2db0:	c8 01       	movw	r24, r16
    2db2:	b7 01       	movw	r22, r14
    2db4:	0e 94 c6 17 	call	0x2f8c	; 0x2f8c <__clzsi2>
    2db8:	01 97       	sbiw	r24, 0x01	; 1
    2dba:	18 16       	cp	r1, r24
    2dbc:	19 06       	cpc	r1, r25
    2dbe:	84 f4       	brge	.+32     	; 0x2de0 <__floatsisf+0xaa>
    2dc0:	08 2e       	mov	r0, r24
    2dc2:	04 c0       	rjmp	.+8      	; 0x2dcc <__floatsisf+0x96>
    2dc4:	ee 0c       	add	r14, r14
    2dc6:	ff 1c       	adc	r15, r15
    2dc8:	00 1f       	adc	r16, r16
    2dca:	11 1f       	adc	r17, r17
    2dcc:	0a 94       	dec	r0
    2dce:	d2 f7       	brpl	.-12     	; 0x2dc4 <__floatsisf+0x8e>
    2dd0:	ed 82       	std	Y+5, r14	; 0x05
    2dd2:	fe 82       	std	Y+6, r15	; 0x06
    2dd4:	0f 83       	std	Y+7, r16	; 0x07
    2dd6:	18 87       	std	Y+8, r17	; 0x08
    2dd8:	c8 1a       	sub	r12, r24
    2dda:	d9 0a       	sbc	r13, r25
    2ddc:	dc 82       	std	Y+4, r13	; 0x04
    2dde:	cb 82       	std	Y+3, r12	; 0x03
    2de0:	ba 82       	std	Y+2, r11	; 0x02
    2de2:	ce 01       	movw	r24, r28
    2de4:	01 96       	adiw	r24, 0x01	; 1
    2de6:	0e 94 15 18 	call	0x302a	; 0x302a <__pack_f>
    2dea:	28 96       	adiw	r28, 0x08	; 8
    2dec:	e9 e0       	ldi	r30, 0x09	; 9
    2dee:	0c 94 07 1a 	jmp	0x340e	; 0x340e <__epilogue_restores__+0x12>

00002df2 <__fixsfsi>:
    2df2:	ac e0       	ldi	r26, 0x0C	; 12
    2df4:	b0 e0       	ldi	r27, 0x00	; 0
    2df6:	ef ef       	ldi	r30, 0xFF	; 255
    2df8:	f6 e1       	ldi	r31, 0x16	; 22
    2dfa:	0c 94 f2 19 	jmp	0x33e4	; 0x33e4 <__prologue_saves__+0x20>
    2dfe:	69 83       	std	Y+1, r22	; 0x01
    2e00:	7a 83       	std	Y+2, r23	; 0x02
    2e02:	8b 83       	std	Y+3, r24	; 0x03
    2e04:	9c 83       	std	Y+4, r25	; 0x04
    2e06:	ce 01       	movw	r24, r28
    2e08:	01 96       	adiw	r24, 0x01	; 1
    2e0a:	be 01       	movw	r22, r28
    2e0c:	6b 5f       	subi	r22, 0xFB	; 251
    2e0e:	7f 4f       	sbci	r23, 0xFF	; 255
    2e10:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <__unpack_f>
    2e14:	8d 81       	ldd	r24, Y+5	; 0x05
    2e16:	82 30       	cpi	r24, 0x02	; 2
    2e18:	61 f1       	breq	.+88     	; 0x2e72 <__fixsfsi+0x80>
    2e1a:	82 30       	cpi	r24, 0x02	; 2
    2e1c:	50 f1       	brcs	.+84     	; 0x2e72 <__fixsfsi+0x80>
    2e1e:	84 30       	cpi	r24, 0x04	; 4
    2e20:	21 f4       	brne	.+8      	; 0x2e2a <__fixsfsi+0x38>
    2e22:	8e 81       	ldd	r24, Y+6	; 0x06
    2e24:	88 23       	and	r24, r24
    2e26:	51 f1       	breq	.+84     	; 0x2e7c <__fixsfsi+0x8a>
    2e28:	2e c0       	rjmp	.+92     	; 0x2e86 <__fixsfsi+0x94>
    2e2a:	2f 81       	ldd	r18, Y+7	; 0x07
    2e2c:	38 85       	ldd	r19, Y+8	; 0x08
    2e2e:	37 fd       	sbrc	r19, 7
    2e30:	20 c0       	rjmp	.+64     	; 0x2e72 <__fixsfsi+0x80>
    2e32:	6e 81       	ldd	r22, Y+6	; 0x06
    2e34:	2f 31       	cpi	r18, 0x1F	; 31
    2e36:	31 05       	cpc	r19, r1
    2e38:	1c f0       	brlt	.+6      	; 0x2e40 <__fixsfsi+0x4e>
    2e3a:	66 23       	and	r22, r22
    2e3c:	f9 f0       	breq	.+62     	; 0x2e7c <__fixsfsi+0x8a>
    2e3e:	23 c0       	rjmp	.+70     	; 0x2e86 <__fixsfsi+0x94>
    2e40:	8e e1       	ldi	r24, 0x1E	; 30
    2e42:	90 e0       	ldi	r25, 0x00	; 0
    2e44:	82 1b       	sub	r24, r18
    2e46:	93 0b       	sbc	r25, r19
    2e48:	29 85       	ldd	r18, Y+9	; 0x09
    2e4a:	3a 85       	ldd	r19, Y+10	; 0x0a
    2e4c:	4b 85       	ldd	r20, Y+11	; 0x0b
    2e4e:	5c 85       	ldd	r21, Y+12	; 0x0c
    2e50:	04 c0       	rjmp	.+8      	; 0x2e5a <__fixsfsi+0x68>
    2e52:	56 95       	lsr	r21
    2e54:	47 95       	ror	r20
    2e56:	37 95       	ror	r19
    2e58:	27 95       	ror	r18
    2e5a:	8a 95       	dec	r24
    2e5c:	d2 f7       	brpl	.-12     	; 0x2e52 <__fixsfsi+0x60>
    2e5e:	66 23       	and	r22, r22
    2e60:	b1 f0       	breq	.+44     	; 0x2e8e <__fixsfsi+0x9c>
    2e62:	50 95       	com	r21
    2e64:	40 95       	com	r20
    2e66:	30 95       	com	r19
    2e68:	21 95       	neg	r18
    2e6a:	3f 4f       	sbci	r19, 0xFF	; 255
    2e6c:	4f 4f       	sbci	r20, 0xFF	; 255
    2e6e:	5f 4f       	sbci	r21, 0xFF	; 255
    2e70:	0e c0       	rjmp	.+28     	; 0x2e8e <__fixsfsi+0x9c>
    2e72:	20 e0       	ldi	r18, 0x00	; 0
    2e74:	30 e0       	ldi	r19, 0x00	; 0
    2e76:	40 e0       	ldi	r20, 0x00	; 0
    2e78:	50 e0       	ldi	r21, 0x00	; 0
    2e7a:	09 c0       	rjmp	.+18     	; 0x2e8e <__fixsfsi+0x9c>
    2e7c:	2f ef       	ldi	r18, 0xFF	; 255
    2e7e:	3f ef       	ldi	r19, 0xFF	; 255
    2e80:	4f ef       	ldi	r20, 0xFF	; 255
    2e82:	5f e7       	ldi	r21, 0x7F	; 127
    2e84:	04 c0       	rjmp	.+8      	; 0x2e8e <__fixsfsi+0x9c>
    2e86:	20 e0       	ldi	r18, 0x00	; 0
    2e88:	30 e0       	ldi	r19, 0x00	; 0
    2e8a:	40 e0       	ldi	r20, 0x00	; 0
    2e8c:	50 e8       	ldi	r21, 0x80	; 128
    2e8e:	b9 01       	movw	r22, r18
    2e90:	ca 01       	movw	r24, r20
    2e92:	2c 96       	adiw	r28, 0x0c	; 12
    2e94:	e2 e0       	ldi	r30, 0x02	; 2
    2e96:	0c 94 0e 1a 	jmp	0x341c	; 0x341c <__epilogue_restores__+0x20>

00002e9a <__floatunsisf>:
    2e9a:	a8 e0       	ldi	r26, 0x08	; 8
    2e9c:	b0 e0       	ldi	r27, 0x00	; 0
    2e9e:	e3 e5       	ldi	r30, 0x53	; 83
    2ea0:	f7 e1       	ldi	r31, 0x17	; 23
    2ea2:	0c 94 ea 19 	jmp	0x33d4	; 0x33d4 <__prologue_saves__+0x10>
    2ea6:	7b 01       	movw	r14, r22
    2ea8:	8c 01       	movw	r16, r24
    2eaa:	61 15       	cp	r22, r1
    2eac:	71 05       	cpc	r23, r1
    2eae:	81 05       	cpc	r24, r1
    2eb0:	91 05       	cpc	r25, r1
    2eb2:	19 f4       	brne	.+6      	; 0x2eba <__floatunsisf+0x20>
    2eb4:	82 e0       	ldi	r24, 0x02	; 2
    2eb6:	89 83       	std	Y+1, r24	; 0x01
    2eb8:	60 c0       	rjmp	.+192    	; 0x2f7a <__floatunsisf+0xe0>
    2eba:	83 e0       	ldi	r24, 0x03	; 3
    2ebc:	89 83       	std	Y+1, r24	; 0x01
    2ebe:	8e e1       	ldi	r24, 0x1E	; 30
    2ec0:	c8 2e       	mov	r12, r24
    2ec2:	d1 2c       	mov	r13, r1
    2ec4:	dc 82       	std	Y+4, r13	; 0x04
    2ec6:	cb 82       	std	Y+3, r12	; 0x03
    2ec8:	ed 82       	std	Y+5, r14	; 0x05
    2eca:	fe 82       	std	Y+6, r15	; 0x06
    2ecc:	0f 83       	std	Y+7, r16	; 0x07
    2ece:	18 87       	std	Y+8, r17	; 0x08
    2ed0:	c8 01       	movw	r24, r16
    2ed2:	b7 01       	movw	r22, r14
    2ed4:	0e 94 c6 17 	call	0x2f8c	; 0x2f8c <__clzsi2>
    2ed8:	fc 01       	movw	r30, r24
    2eda:	31 97       	sbiw	r30, 0x01	; 1
    2edc:	f7 ff       	sbrs	r31, 7
    2ede:	3b c0       	rjmp	.+118    	; 0x2f56 <__floatunsisf+0xbc>
    2ee0:	22 27       	eor	r18, r18
    2ee2:	33 27       	eor	r19, r19
    2ee4:	2e 1b       	sub	r18, r30
    2ee6:	3f 0b       	sbc	r19, r31
    2ee8:	57 01       	movw	r10, r14
    2eea:	68 01       	movw	r12, r16
    2eec:	02 2e       	mov	r0, r18
    2eee:	04 c0       	rjmp	.+8      	; 0x2ef8 <__floatunsisf+0x5e>
    2ef0:	d6 94       	lsr	r13
    2ef2:	c7 94       	ror	r12
    2ef4:	b7 94       	ror	r11
    2ef6:	a7 94       	ror	r10
    2ef8:	0a 94       	dec	r0
    2efa:	d2 f7       	brpl	.-12     	; 0x2ef0 <__floatunsisf+0x56>
    2efc:	40 e0       	ldi	r20, 0x00	; 0
    2efe:	50 e0       	ldi	r21, 0x00	; 0
    2f00:	60 e0       	ldi	r22, 0x00	; 0
    2f02:	70 e0       	ldi	r23, 0x00	; 0
    2f04:	81 e0       	ldi	r24, 0x01	; 1
    2f06:	90 e0       	ldi	r25, 0x00	; 0
    2f08:	a0 e0       	ldi	r26, 0x00	; 0
    2f0a:	b0 e0       	ldi	r27, 0x00	; 0
    2f0c:	04 c0       	rjmp	.+8      	; 0x2f16 <__floatunsisf+0x7c>
    2f0e:	88 0f       	add	r24, r24
    2f10:	99 1f       	adc	r25, r25
    2f12:	aa 1f       	adc	r26, r26
    2f14:	bb 1f       	adc	r27, r27
    2f16:	2a 95       	dec	r18
    2f18:	d2 f7       	brpl	.-12     	; 0x2f0e <__floatunsisf+0x74>
    2f1a:	01 97       	sbiw	r24, 0x01	; 1
    2f1c:	a1 09       	sbc	r26, r1
    2f1e:	b1 09       	sbc	r27, r1
    2f20:	8e 21       	and	r24, r14
    2f22:	9f 21       	and	r25, r15
    2f24:	a0 23       	and	r26, r16
    2f26:	b1 23       	and	r27, r17
    2f28:	00 97       	sbiw	r24, 0x00	; 0
    2f2a:	a1 05       	cpc	r26, r1
    2f2c:	b1 05       	cpc	r27, r1
    2f2e:	21 f0       	breq	.+8      	; 0x2f38 <__floatunsisf+0x9e>
    2f30:	41 e0       	ldi	r20, 0x01	; 1
    2f32:	50 e0       	ldi	r21, 0x00	; 0
    2f34:	60 e0       	ldi	r22, 0x00	; 0
    2f36:	70 e0       	ldi	r23, 0x00	; 0
    2f38:	4a 29       	or	r20, r10
    2f3a:	5b 29       	or	r21, r11
    2f3c:	6c 29       	or	r22, r12
    2f3e:	7d 29       	or	r23, r13
    2f40:	4d 83       	std	Y+5, r20	; 0x05
    2f42:	5e 83       	std	Y+6, r21	; 0x06
    2f44:	6f 83       	std	Y+7, r22	; 0x07
    2f46:	78 87       	std	Y+8, r23	; 0x08
    2f48:	8e e1       	ldi	r24, 0x1E	; 30
    2f4a:	90 e0       	ldi	r25, 0x00	; 0
    2f4c:	8e 1b       	sub	r24, r30
    2f4e:	9f 0b       	sbc	r25, r31
    2f50:	9c 83       	std	Y+4, r25	; 0x04
    2f52:	8b 83       	std	Y+3, r24	; 0x03
    2f54:	12 c0       	rjmp	.+36     	; 0x2f7a <__floatunsisf+0xe0>
    2f56:	30 97       	sbiw	r30, 0x00	; 0
    2f58:	81 f0       	breq	.+32     	; 0x2f7a <__floatunsisf+0xe0>
    2f5a:	0e 2e       	mov	r0, r30
    2f5c:	04 c0       	rjmp	.+8      	; 0x2f66 <__floatunsisf+0xcc>
    2f5e:	ee 0c       	add	r14, r14
    2f60:	ff 1c       	adc	r15, r15
    2f62:	00 1f       	adc	r16, r16
    2f64:	11 1f       	adc	r17, r17
    2f66:	0a 94       	dec	r0
    2f68:	d2 f7       	brpl	.-12     	; 0x2f5e <__floatunsisf+0xc4>
    2f6a:	ed 82       	std	Y+5, r14	; 0x05
    2f6c:	fe 82       	std	Y+6, r15	; 0x06
    2f6e:	0f 83       	std	Y+7, r16	; 0x07
    2f70:	18 87       	std	Y+8, r17	; 0x08
    2f72:	ce 1a       	sub	r12, r30
    2f74:	df 0a       	sbc	r13, r31
    2f76:	dc 82       	std	Y+4, r13	; 0x04
    2f78:	cb 82       	std	Y+3, r12	; 0x03
    2f7a:	1a 82       	std	Y+2, r1	; 0x02
    2f7c:	ce 01       	movw	r24, r28
    2f7e:	01 96       	adiw	r24, 0x01	; 1
    2f80:	0e 94 15 18 	call	0x302a	; 0x302a <__pack_f>
    2f84:	28 96       	adiw	r28, 0x08	; 8
    2f86:	ea e0       	ldi	r30, 0x0A	; 10
    2f88:	0c 94 06 1a 	jmp	0x340c	; 0x340c <__epilogue_restores__+0x10>

00002f8c <__clzsi2>:
    2f8c:	ef 92       	push	r14
    2f8e:	ff 92       	push	r15
    2f90:	0f 93       	push	r16
    2f92:	1f 93       	push	r17
    2f94:	7b 01       	movw	r14, r22
    2f96:	8c 01       	movw	r16, r24
    2f98:	80 e0       	ldi	r24, 0x00	; 0
    2f9a:	e8 16       	cp	r14, r24
    2f9c:	80 e0       	ldi	r24, 0x00	; 0
    2f9e:	f8 06       	cpc	r15, r24
    2fa0:	81 e0       	ldi	r24, 0x01	; 1
    2fa2:	08 07       	cpc	r16, r24
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	18 07       	cpc	r17, r24
    2fa8:	88 f4       	brcc	.+34     	; 0x2fcc <__clzsi2+0x40>
    2faa:	8f ef       	ldi	r24, 0xFF	; 255
    2fac:	e8 16       	cp	r14, r24
    2fae:	f1 04       	cpc	r15, r1
    2fb0:	01 05       	cpc	r16, r1
    2fb2:	11 05       	cpc	r17, r1
    2fb4:	31 f0       	breq	.+12     	; 0x2fc2 <__clzsi2+0x36>
    2fb6:	28 f0       	brcs	.+10     	; 0x2fc2 <__clzsi2+0x36>
    2fb8:	88 e0       	ldi	r24, 0x08	; 8
    2fba:	90 e0       	ldi	r25, 0x00	; 0
    2fbc:	a0 e0       	ldi	r26, 0x00	; 0
    2fbe:	b0 e0       	ldi	r27, 0x00	; 0
    2fc0:	17 c0       	rjmp	.+46     	; 0x2ff0 <__clzsi2+0x64>
    2fc2:	80 e0       	ldi	r24, 0x00	; 0
    2fc4:	90 e0       	ldi	r25, 0x00	; 0
    2fc6:	a0 e0       	ldi	r26, 0x00	; 0
    2fc8:	b0 e0       	ldi	r27, 0x00	; 0
    2fca:	12 c0       	rjmp	.+36     	; 0x2ff0 <__clzsi2+0x64>
    2fcc:	80 e0       	ldi	r24, 0x00	; 0
    2fce:	e8 16       	cp	r14, r24
    2fd0:	80 e0       	ldi	r24, 0x00	; 0
    2fd2:	f8 06       	cpc	r15, r24
    2fd4:	80 e0       	ldi	r24, 0x00	; 0
    2fd6:	08 07       	cpc	r16, r24
    2fd8:	81 e0       	ldi	r24, 0x01	; 1
    2fda:	18 07       	cpc	r17, r24
    2fdc:	28 f0       	brcs	.+10     	; 0x2fe8 <__clzsi2+0x5c>
    2fde:	88 e1       	ldi	r24, 0x18	; 24
    2fe0:	90 e0       	ldi	r25, 0x00	; 0
    2fe2:	a0 e0       	ldi	r26, 0x00	; 0
    2fe4:	b0 e0       	ldi	r27, 0x00	; 0
    2fe6:	04 c0       	rjmp	.+8      	; 0x2ff0 <__clzsi2+0x64>
    2fe8:	80 e1       	ldi	r24, 0x10	; 16
    2fea:	90 e0       	ldi	r25, 0x00	; 0
    2fec:	a0 e0       	ldi	r26, 0x00	; 0
    2fee:	b0 e0       	ldi	r27, 0x00	; 0
    2ff0:	20 e2       	ldi	r18, 0x20	; 32
    2ff2:	30 e0       	ldi	r19, 0x00	; 0
    2ff4:	40 e0       	ldi	r20, 0x00	; 0
    2ff6:	50 e0       	ldi	r21, 0x00	; 0
    2ff8:	28 1b       	sub	r18, r24
    2ffa:	39 0b       	sbc	r19, r25
    2ffc:	4a 0b       	sbc	r20, r26
    2ffe:	5b 0b       	sbc	r21, r27
    3000:	04 c0       	rjmp	.+8      	; 0x300a <__clzsi2+0x7e>
    3002:	16 95       	lsr	r17
    3004:	07 95       	ror	r16
    3006:	f7 94       	ror	r15
    3008:	e7 94       	ror	r14
    300a:	8a 95       	dec	r24
    300c:	d2 f7       	brpl	.-12     	; 0x3002 <__clzsi2+0x76>
    300e:	f7 01       	movw	r30, r14
    3010:	e5 5f       	subi	r30, 0xF5	; 245
    3012:	fd 4f       	sbci	r31, 0xFD	; 253
    3014:	80 81       	ld	r24, Z
    3016:	28 1b       	sub	r18, r24
    3018:	31 09       	sbc	r19, r1
    301a:	41 09       	sbc	r20, r1
    301c:	51 09       	sbc	r21, r1
    301e:	c9 01       	movw	r24, r18
    3020:	1f 91       	pop	r17
    3022:	0f 91       	pop	r16
    3024:	ff 90       	pop	r15
    3026:	ef 90       	pop	r14
    3028:	08 95       	ret

0000302a <__pack_f>:
    302a:	df 92       	push	r13
    302c:	ef 92       	push	r14
    302e:	ff 92       	push	r15
    3030:	0f 93       	push	r16
    3032:	1f 93       	push	r17
    3034:	fc 01       	movw	r30, r24
    3036:	e4 80       	ldd	r14, Z+4	; 0x04
    3038:	f5 80       	ldd	r15, Z+5	; 0x05
    303a:	06 81       	ldd	r16, Z+6	; 0x06
    303c:	17 81       	ldd	r17, Z+7	; 0x07
    303e:	d1 80       	ldd	r13, Z+1	; 0x01
    3040:	80 81       	ld	r24, Z
    3042:	82 30       	cpi	r24, 0x02	; 2
    3044:	48 f4       	brcc	.+18     	; 0x3058 <__pack_f+0x2e>
    3046:	80 e0       	ldi	r24, 0x00	; 0
    3048:	90 e0       	ldi	r25, 0x00	; 0
    304a:	a0 e1       	ldi	r26, 0x10	; 16
    304c:	b0 e0       	ldi	r27, 0x00	; 0
    304e:	e8 2a       	or	r14, r24
    3050:	f9 2a       	or	r15, r25
    3052:	0a 2b       	or	r16, r26
    3054:	1b 2b       	or	r17, r27
    3056:	a5 c0       	rjmp	.+330    	; 0x31a2 <__pack_f+0x178>
    3058:	84 30       	cpi	r24, 0x04	; 4
    305a:	09 f4       	brne	.+2      	; 0x305e <__pack_f+0x34>
    305c:	9f c0       	rjmp	.+318    	; 0x319c <__pack_f+0x172>
    305e:	82 30       	cpi	r24, 0x02	; 2
    3060:	21 f4       	brne	.+8      	; 0x306a <__pack_f+0x40>
    3062:	ee 24       	eor	r14, r14
    3064:	ff 24       	eor	r15, r15
    3066:	87 01       	movw	r16, r14
    3068:	05 c0       	rjmp	.+10     	; 0x3074 <__pack_f+0x4a>
    306a:	e1 14       	cp	r14, r1
    306c:	f1 04       	cpc	r15, r1
    306e:	01 05       	cpc	r16, r1
    3070:	11 05       	cpc	r17, r1
    3072:	19 f4       	brne	.+6      	; 0x307a <__pack_f+0x50>
    3074:	e0 e0       	ldi	r30, 0x00	; 0
    3076:	f0 e0       	ldi	r31, 0x00	; 0
    3078:	96 c0       	rjmp	.+300    	; 0x31a6 <__pack_f+0x17c>
    307a:	62 81       	ldd	r22, Z+2	; 0x02
    307c:	73 81       	ldd	r23, Z+3	; 0x03
    307e:	9f ef       	ldi	r25, 0xFF	; 255
    3080:	62 38       	cpi	r22, 0x82	; 130
    3082:	79 07       	cpc	r23, r25
    3084:	0c f0       	brlt	.+2      	; 0x3088 <__pack_f+0x5e>
    3086:	5b c0       	rjmp	.+182    	; 0x313e <__pack_f+0x114>
    3088:	22 e8       	ldi	r18, 0x82	; 130
    308a:	3f ef       	ldi	r19, 0xFF	; 255
    308c:	26 1b       	sub	r18, r22
    308e:	37 0b       	sbc	r19, r23
    3090:	2a 31       	cpi	r18, 0x1A	; 26
    3092:	31 05       	cpc	r19, r1
    3094:	2c f0       	brlt	.+10     	; 0x30a0 <__pack_f+0x76>
    3096:	20 e0       	ldi	r18, 0x00	; 0
    3098:	30 e0       	ldi	r19, 0x00	; 0
    309a:	40 e0       	ldi	r20, 0x00	; 0
    309c:	50 e0       	ldi	r21, 0x00	; 0
    309e:	2a c0       	rjmp	.+84     	; 0x30f4 <__pack_f+0xca>
    30a0:	b8 01       	movw	r22, r16
    30a2:	a7 01       	movw	r20, r14
    30a4:	02 2e       	mov	r0, r18
    30a6:	04 c0       	rjmp	.+8      	; 0x30b0 <__pack_f+0x86>
    30a8:	76 95       	lsr	r23
    30aa:	67 95       	ror	r22
    30ac:	57 95       	ror	r21
    30ae:	47 95       	ror	r20
    30b0:	0a 94       	dec	r0
    30b2:	d2 f7       	brpl	.-12     	; 0x30a8 <__pack_f+0x7e>
    30b4:	81 e0       	ldi	r24, 0x01	; 1
    30b6:	90 e0       	ldi	r25, 0x00	; 0
    30b8:	a0 e0       	ldi	r26, 0x00	; 0
    30ba:	b0 e0       	ldi	r27, 0x00	; 0
    30bc:	04 c0       	rjmp	.+8      	; 0x30c6 <__pack_f+0x9c>
    30be:	88 0f       	add	r24, r24
    30c0:	99 1f       	adc	r25, r25
    30c2:	aa 1f       	adc	r26, r26
    30c4:	bb 1f       	adc	r27, r27
    30c6:	2a 95       	dec	r18
    30c8:	d2 f7       	brpl	.-12     	; 0x30be <__pack_f+0x94>
    30ca:	01 97       	sbiw	r24, 0x01	; 1
    30cc:	a1 09       	sbc	r26, r1
    30ce:	b1 09       	sbc	r27, r1
    30d0:	8e 21       	and	r24, r14
    30d2:	9f 21       	and	r25, r15
    30d4:	a0 23       	and	r26, r16
    30d6:	b1 23       	and	r27, r17
    30d8:	00 97       	sbiw	r24, 0x00	; 0
    30da:	a1 05       	cpc	r26, r1
    30dc:	b1 05       	cpc	r27, r1
    30de:	21 f0       	breq	.+8      	; 0x30e8 <__pack_f+0xbe>
    30e0:	81 e0       	ldi	r24, 0x01	; 1
    30e2:	90 e0       	ldi	r25, 0x00	; 0
    30e4:	a0 e0       	ldi	r26, 0x00	; 0
    30e6:	b0 e0       	ldi	r27, 0x00	; 0
    30e8:	9a 01       	movw	r18, r20
    30ea:	ab 01       	movw	r20, r22
    30ec:	28 2b       	or	r18, r24
    30ee:	39 2b       	or	r19, r25
    30f0:	4a 2b       	or	r20, r26
    30f2:	5b 2b       	or	r21, r27
    30f4:	da 01       	movw	r26, r20
    30f6:	c9 01       	movw	r24, r18
    30f8:	8f 77       	andi	r24, 0x7F	; 127
    30fa:	90 70       	andi	r25, 0x00	; 0
    30fc:	a0 70       	andi	r26, 0x00	; 0
    30fe:	b0 70       	andi	r27, 0x00	; 0
    3100:	80 34       	cpi	r24, 0x40	; 64
    3102:	91 05       	cpc	r25, r1
    3104:	a1 05       	cpc	r26, r1
    3106:	b1 05       	cpc	r27, r1
    3108:	39 f4       	brne	.+14     	; 0x3118 <__pack_f+0xee>
    310a:	27 ff       	sbrs	r18, 7
    310c:	09 c0       	rjmp	.+18     	; 0x3120 <__pack_f+0xf6>
    310e:	20 5c       	subi	r18, 0xC0	; 192
    3110:	3f 4f       	sbci	r19, 0xFF	; 255
    3112:	4f 4f       	sbci	r20, 0xFF	; 255
    3114:	5f 4f       	sbci	r21, 0xFF	; 255
    3116:	04 c0       	rjmp	.+8      	; 0x3120 <__pack_f+0xf6>
    3118:	21 5c       	subi	r18, 0xC1	; 193
    311a:	3f 4f       	sbci	r19, 0xFF	; 255
    311c:	4f 4f       	sbci	r20, 0xFF	; 255
    311e:	5f 4f       	sbci	r21, 0xFF	; 255
    3120:	e0 e0       	ldi	r30, 0x00	; 0
    3122:	f0 e0       	ldi	r31, 0x00	; 0
    3124:	20 30       	cpi	r18, 0x00	; 0
    3126:	a0 e0       	ldi	r26, 0x00	; 0
    3128:	3a 07       	cpc	r19, r26
    312a:	a0 e0       	ldi	r26, 0x00	; 0
    312c:	4a 07       	cpc	r20, r26
    312e:	a0 e4       	ldi	r26, 0x40	; 64
    3130:	5a 07       	cpc	r21, r26
    3132:	10 f0       	brcs	.+4      	; 0x3138 <__pack_f+0x10e>
    3134:	e1 e0       	ldi	r30, 0x01	; 1
    3136:	f0 e0       	ldi	r31, 0x00	; 0
    3138:	79 01       	movw	r14, r18
    313a:	8a 01       	movw	r16, r20
    313c:	27 c0       	rjmp	.+78     	; 0x318c <__pack_f+0x162>
    313e:	60 38       	cpi	r22, 0x80	; 128
    3140:	71 05       	cpc	r23, r1
    3142:	64 f5       	brge	.+88     	; 0x319c <__pack_f+0x172>
    3144:	fb 01       	movw	r30, r22
    3146:	e1 58       	subi	r30, 0x81	; 129
    3148:	ff 4f       	sbci	r31, 0xFF	; 255
    314a:	d8 01       	movw	r26, r16
    314c:	c7 01       	movw	r24, r14
    314e:	8f 77       	andi	r24, 0x7F	; 127
    3150:	90 70       	andi	r25, 0x00	; 0
    3152:	a0 70       	andi	r26, 0x00	; 0
    3154:	b0 70       	andi	r27, 0x00	; 0
    3156:	80 34       	cpi	r24, 0x40	; 64
    3158:	91 05       	cpc	r25, r1
    315a:	a1 05       	cpc	r26, r1
    315c:	b1 05       	cpc	r27, r1
    315e:	39 f4       	brne	.+14     	; 0x316e <__pack_f+0x144>
    3160:	e7 fe       	sbrs	r14, 7
    3162:	0d c0       	rjmp	.+26     	; 0x317e <__pack_f+0x154>
    3164:	80 e4       	ldi	r24, 0x40	; 64
    3166:	90 e0       	ldi	r25, 0x00	; 0
    3168:	a0 e0       	ldi	r26, 0x00	; 0
    316a:	b0 e0       	ldi	r27, 0x00	; 0
    316c:	04 c0       	rjmp	.+8      	; 0x3176 <__pack_f+0x14c>
    316e:	8f e3       	ldi	r24, 0x3F	; 63
    3170:	90 e0       	ldi	r25, 0x00	; 0
    3172:	a0 e0       	ldi	r26, 0x00	; 0
    3174:	b0 e0       	ldi	r27, 0x00	; 0
    3176:	e8 0e       	add	r14, r24
    3178:	f9 1e       	adc	r15, r25
    317a:	0a 1f       	adc	r16, r26
    317c:	1b 1f       	adc	r17, r27
    317e:	17 ff       	sbrs	r17, 7
    3180:	05 c0       	rjmp	.+10     	; 0x318c <__pack_f+0x162>
    3182:	16 95       	lsr	r17
    3184:	07 95       	ror	r16
    3186:	f7 94       	ror	r15
    3188:	e7 94       	ror	r14
    318a:	31 96       	adiw	r30, 0x01	; 1
    318c:	87 e0       	ldi	r24, 0x07	; 7
    318e:	16 95       	lsr	r17
    3190:	07 95       	ror	r16
    3192:	f7 94       	ror	r15
    3194:	e7 94       	ror	r14
    3196:	8a 95       	dec	r24
    3198:	d1 f7       	brne	.-12     	; 0x318e <__pack_f+0x164>
    319a:	05 c0       	rjmp	.+10     	; 0x31a6 <__pack_f+0x17c>
    319c:	ee 24       	eor	r14, r14
    319e:	ff 24       	eor	r15, r15
    31a0:	87 01       	movw	r16, r14
    31a2:	ef ef       	ldi	r30, 0xFF	; 255
    31a4:	f0 e0       	ldi	r31, 0x00	; 0
    31a6:	6e 2f       	mov	r22, r30
    31a8:	67 95       	ror	r22
    31aa:	66 27       	eor	r22, r22
    31ac:	67 95       	ror	r22
    31ae:	90 2f       	mov	r25, r16
    31b0:	9f 77       	andi	r25, 0x7F	; 127
    31b2:	d7 94       	ror	r13
    31b4:	dd 24       	eor	r13, r13
    31b6:	d7 94       	ror	r13
    31b8:	8e 2f       	mov	r24, r30
    31ba:	86 95       	lsr	r24
    31bc:	49 2f       	mov	r20, r25
    31be:	46 2b       	or	r20, r22
    31c0:	58 2f       	mov	r21, r24
    31c2:	5d 29       	or	r21, r13
    31c4:	b7 01       	movw	r22, r14
    31c6:	ca 01       	movw	r24, r20
    31c8:	1f 91       	pop	r17
    31ca:	0f 91       	pop	r16
    31cc:	ff 90       	pop	r15
    31ce:	ef 90       	pop	r14
    31d0:	df 90       	pop	r13
    31d2:	08 95       	ret

000031d4 <__unpack_f>:
    31d4:	fc 01       	movw	r30, r24
    31d6:	db 01       	movw	r26, r22
    31d8:	40 81       	ld	r20, Z
    31da:	51 81       	ldd	r21, Z+1	; 0x01
    31dc:	22 81       	ldd	r18, Z+2	; 0x02
    31de:	62 2f       	mov	r22, r18
    31e0:	6f 77       	andi	r22, 0x7F	; 127
    31e2:	70 e0       	ldi	r23, 0x00	; 0
    31e4:	22 1f       	adc	r18, r18
    31e6:	22 27       	eor	r18, r18
    31e8:	22 1f       	adc	r18, r18
    31ea:	93 81       	ldd	r25, Z+3	; 0x03
    31ec:	89 2f       	mov	r24, r25
    31ee:	88 0f       	add	r24, r24
    31f0:	82 2b       	or	r24, r18
    31f2:	28 2f       	mov	r18, r24
    31f4:	30 e0       	ldi	r19, 0x00	; 0
    31f6:	99 1f       	adc	r25, r25
    31f8:	99 27       	eor	r25, r25
    31fa:	99 1f       	adc	r25, r25
    31fc:	11 96       	adiw	r26, 0x01	; 1
    31fe:	9c 93       	st	X, r25
    3200:	11 97       	sbiw	r26, 0x01	; 1
    3202:	21 15       	cp	r18, r1
    3204:	31 05       	cpc	r19, r1
    3206:	a9 f5       	brne	.+106    	; 0x3272 <__unpack_f+0x9e>
    3208:	41 15       	cp	r20, r1
    320a:	51 05       	cpc	r21, r1
    320c:	61 05       	cpc	r22, r1
    320e:	71 05       	cpc	r23, r1
    3210:	11 f4       	brne	.+4      	; 0x3216 <__unpack_f+0x42>
    3212:	82 e0       	ldi	r24, 0x02	; 2
    3214:	37 c0       	rjmp	.+110    	; 0x3284 <__unpack_f+0xb0>
    3216:	82 e8       	ldi	r24, 0x82	; 130
    3218:	9f ef       	ldi	r25, 0xFF	; 255
    321a:	13 96       	adiw	r26, 0x03	; 3
    321c:	9c 93       	st	X, r25
    321e:	8e 93       	st	-X, r24
    3220:	12 97       	sbiw	r26, 0x02	; 2
    3222:	9a 01       	movw	r18, r20
    3224:	ab 01       	movw	r20, r22
    3226:	67 e0       	ldi	r22, 0x07	; 7
    3228:	22 0f       	add	r18, r18
    322a:	33 1f       	adc	r19, r19
    322c:	44 1f       	adc	r20, r20
    322e:	55 1f       	adc	r21, r21
    3230:	6a 95       	dec	r22
    3232:	d1 f7       	brne	.-12     	; 0x3228 <__unpack_f+0x54>
    3234:	83 e0       	ldi	r24, 0x03	; 3
    3236:	8c 93       	st	X, r24
    3238:	0d c0       	rjmp	.+26     	; 0x3254 <__unpack_f+0x80>
    323a:	22 0f       	add	r18, r18
    323c:	33 1f       	adc	r19, r19
    323e:	44 1f       	adc	r20, r20
    3240:	55 1f       	adc	r21, r21
    3242:	12 96       	adiw	r26, 0x02	; 2
    3244:	8d 91       	ld	r24, X+
    3246:	9c 91       	ld	r25, X
    3248:	13 97       	sbiw	r26, 0x03	; 3
    324a:	01 97       	sbiw	r24, 0x01	; 1
    324c:	13 96       	adiw	r26, 0x03	; 3
    324e:	9c 93       	st	X, r25
    3250:	8e 93       	st	-X, r24
    3252:	12 97       	sbiw	r26, 0x02	; 2
    3254:	20 30       	cpi	r18, 0x00	; 0
    3256:	80 e0       	ldi	r24, 0x00	; 0
    3258:	38 07       	cpc	r19, r24
    325a:	80 e0       	ldi	r24, 0x00	; 0
    325c:	48 07       	cpc	r20, r24
    325e:	80 e4       	ldi	r24, 0x40	; 64
    3260:	58 07       	cpc	r21, r24
    3262:	58 f3       	brcs	.-42     	; 0x323a <__unpack_f+0x66>
    3264:	14 96       	adiw	r26, 0x04	; 4
    3266:	2d 93       	st	X+, r18
    3268:	3d 93       	st	X+, r19
    326a:	4d 93       	st	X+, r20
    326c:	5c 93       	st	X, r21
    326e:	17 97       	sbiw	r26, 0x07	; 7
    3270:	08 95       	ret
    3272:	2f 3f       	cpi	r18, 0xFF	; 255
    3274:	31 05       	cpc	r19, r1
    3276:	79 f4       	brne	.+30     	; 0x3296 <__unpack_f+0xc2>
    3278:	41 15       	cp	r20, r1
    327a:	51 05       	cpc	r21, r1
    327c:	61 05       	cpc	r22, r1
    327e:	71 05       	cpc	r23, r1
    3280:	19 f4       	brne	.+6      	; 0x3288 <__unpack_f+0xb4>
    3282:	84 e0       	ldi	r24, 0x04	; 4
    3284:	8c 93       	st	X, r24
    3286:	08 95       	ret
    3288:	64 ff       	sbrs	r22, 4
    328a:	03 c0       	rjmp	.+6      	; 0x3292 <__unpack_f+0xbe>
    328c:	81 e0       	ldi	r24, 0x01	; 1
    328e:	8c 93       	st	X, r24
    3290:	12 c0       	rjmp	.+36     	; 0x32b6 <__unpack_f+0xe2>
    3292:	1c 92       	st	X, r1
    3294:	10 c0       	rjmp	.+32     	; 0x32b6 <__unpack_f+0xe2>
    3296:	2f 57       	subi	r18, 0x7F	; 127
    3298:	30 40       	sbci	r19, 0x00	; 0
    329a:	13 96       	adiw	r26, 0x03	; 3
    329c:	3c 93       	st	X, r19
    329e:	2e 93       	st	-X, r18
    32a0:	12 97       	sbiw	r26, 0x02	; 2
    32a2:	83 e0       	ldi	r24, 0x03	; 3
    32a4:	8c 93       	st	X, r24
    32a6:	87 e0       	ldi	r24, 0x07	; 7
    32a8:	44 0f       	add	r20, r20
    32aa:	55 1f       	adc	r21, r21
    32ac:	66 1f       	adc	r22, r22
    32ae:	77 1f       	adc	r23, r23
    32b0:	8a 95       	dec	r24
    32b2:	d1 f7       	brne	.-12     	; 0x32a8 <__unpack_f+0xd4>
    32b4:	70 64       	ori	r23, 0x40	; 64
    32b6:	14 96       	adiw	r26, 0x04	; 4
    32b8:	4d 93       	st	X+, r20
    32ba:	5d 93       	st	X+, r21
    32bc:	6d 93       	st	X+, r22
    32be:	7c 93       	st	X, r23
    32c0:	17 97       	sbiw	r26, 0x07	; 7
    32c2:	08 95       	ret

000032c4 <__fpcmp_parts_f>:
    32c4:	1f 93       	push	r17
    32c6:	dc 01       	movw	r26, r24
    32c8:	fb 01       	movw	r30, r22
    32ca:	9c 91       	ld	r25, X
    32cc:	92 30       	cpi	r25, 0x02	; 2
    32ce:	08 f4       	brcc	.+2      	; 0x32d2 <__fpcmp_parts_f+0xe>
    32d0:	47 c0       	rjmp	.+142    	; 0x3360 <__fpcmp_parts_f+0x9c>
    32d2:	80 81       	ld	r24, Z
    32d4:	82 30       	cpi	r24, 0x02	; 2
    32d6:	08 f4       	brcc	.+2      	; 0x32da <__fpcmp_parts_f+0x16>
    32d8:	43 c0       	rjmp	.+134    	; 0x3360 <__fpcmp_parts_f+0x9c>
    32da:	94 30       	cpi	r25, 0x04	; 4
    32dc:	51 f4       	brne	.+20     	; 0x32f2 <__fpcmp_parts_f+0x2e>
    32de:	11 96       	adiw	r26, 0x01	; 1
    32e0:	1c 91       	ld	r17, X
    32e2:	84 30       	cpi	r24, 0x04	; 4
    32e4:	99 f5       	brne	.+102    	; 0x334c <__fpcmp_parts_f+0x88>
    32e6:	81 81       	ldd	r24, Z+1	; 0x01
    32e8:	68 2f       	mov	r22, r24
    32ea:	70 e0       	ldi	r23, 0x00	; 0
    32ec:	61 1b       	sub	r22, r17
    32ee:	71 09       	sbc	r23, r1
    32f0:	3f c0       	rjmp	.+126    	; 0x3370 <__fpcmp_parts_f+0xac>
    32f2:	84 30       	cpi	r24, 0x04	; 4
    32f4:	21 f0       	breq	.+8      	; 0x32fe <__fpcmp_parts_f+0x3a>
    32f6:	92 30       	cpi	r25, 0x02	; 2
    32f8:	31 f4       	brne	.+12     	; 0x3306 <__fpcmp_parts_f+0x42>
    32fa:	82 30       	cpi	r24, 0x02	; 2
    32fc:	b9 f1       	breq	.+110    	; 0x336c <__fpcmp_parts_f+0xa8>
    32fe:	81 81       	ldd	r24, Z+1	; 0x01
    3300:	88 23       	and	r24, r24
    3302:	89 f1       	breq	.+98     	; 0x3366 <__fpcmp_parts_f+0xa2>
    3304:	2d c0       	rjmp	.+90     	; 0x3360 <__fpcmp_parts_f+0x9c>
    3306:	11 96       	adiw	r26, 0x01	; 1
    3308:	1c 91       	ld	r17, X
    330a:	11 97       	sbiw	r26, 0x01	; 1
    330c:	82 30       	cpi	r24, 0x02	; 2
    330e:	f1 f0       	breq	.+60     	; 0x334c <__fpcmp_parts_f+0x88>
    3310:	81 81       	ldd	r24, Z+1	; 0x01
    3312:	18 17       	cp	r17, r24
    3314:	d9 f4       	brne	.+54     	; 0x334c <__fpcmp_parts_f+0x88>
    3316:	12 96       	adiw	r26, 0x02	; 2
    3318:	2d 91       	ld	r18, X+
    331a:	3c 91       	ld	r19, X
    331c:	13 97       	sbiw	r26, 0x03	; 3
    331e:	82 81       	ldd	r24, Z+2	; 0x02
    3320:	93 81       	ldd	r25, Z+3	; 0x03
    3322:	82 17       	cp	r24, r18
    3324:	93 07       	cpc	r25, r19
    3326:	94 f0       	brlt	.+36     	; 0x334c <__fpcmp_parts_f+0x88>
    3328:	28 17       	cp	r18, r24
    332a:	39 07       	cpc	r19, r25
    332c:	bc f0       	brlt	.+46     	; 0x335c <__fpcmp_parts_f+0x98>
    332e:	14 96       	adiw	r26, 0x04	; 4
    3330:	8d 91       	ld	r24, X+
    3332:	9d 91       	ld	r25, X+
    3334:	0d 90       	ld	r0, X+
    3336:	bc 91       	ld	r27, X
    3338:	a0 2d       	mov	r26, r0
    333a:	24 81       	ldd	r18, Z+4	; 0x04
    333c:	35 81       	ldd	r19, Z+5	; 0x05
    333e:	46 81       	ldd	r20, Z+6	; 0x06
    3340:	57 81       	ldd	r21, Z+7	; 0x07
    3342:	28 17       	cp	r18, r24
    3344:	39 07       	cpc	r19, r25
    3346:	4a 07       	cpc	r20, r26
    3348:	5b 07       	cpc	r21, r27
    334a:	18 f4       	brcc	.+6      	; 0x3352 <__fpcmp_parts_f+0x8e>
    334c:	11 23       	and	r17, r17
    334e:	41 f0       	breq	.+16     	; 0x3360 <__fpcmp_parts_f+0x9c>
    3350:	0a c0       	rjmp	.+20     	; 0x3366 <__fpcmp_parts_f+0xa2>
    3352:	82 17       	cp	r24, r18
    3354:	93 07       	cpc	r25, r19
    3356:	a4 07       	cpc	r26, r20
    3358:	b5 07       	cpc	r27, r21
    335a:	40 f4       	brcc	.+16     	; 0x336c <__fpcmp_parts_f+0xa8>
    335c:	11 23       	and	r17, r17
    335e:	19 f0       	breq	.+6      	; 0x3366 <__fpcmp_parts_f+0xa2>
    3360:	61 e0       	ldi	r22, 0x01	; 1
    3362:	70 e0       	ldi	r23, 0x00	; 0
    3364:	05 c0       	rjmp	.+10     	; 0x3370 <__fpcmp_parts_f+0xac>
    3366:	6f ef       	ldi	r22, 0xFF	; 255
    3368:	7f ef       	ldi	r23, 0xFF	; 255
    336a:	02 c0       	rjmp	.+4      	; 0x3370 <__fpcmp_parts_f+0xac>
    336c:	60 e0       	ldi	r22, 0x00	; 0
    336e:	70 e0       	ldi	r23, 0x00	; 0
    3370:	cb 01       	movw	r24, r22
    3372:	1f 91       	pop	r17
    3374:	08 95       	ret

00003376 <__udivmodhi4>:
    3376:	aa 1b       	sub	r26, r26
    3378:	bb 1b       	sub	r27, r27
    337a:	51 e1       	ldi	r21, 0x11	; 17
    337c:	07 c0       	rjmp	.+14     	; 0x338c <__udivmodhi4_ep>

0000337e <__udivmodhi4_loop>:
    337e:	aa 1f       	adc	r26, r26
    3380:	bb 1f       	adc	r27, r27
    3382:	a6 17       	cp	r26, r22
    3384:	b7 07       	cpc	r27, r23
    3386:	10 f0       	brcs	.+4      	; 0x338c <__udivmodhi4_ep>
    3388:	a6 1b       	sub	r26, r22
    338a:	b7 0b       	sbc	r27, r23

0000338c <__udivmodhi4_ep>:
    338c:	88 1f       	adc	r24, r24
    338e:	99 1f       	adc	r25, r25
    3390:	5a 95       	dec	r21
    3392:	a9 f7       	brne	.-22     	; 0x337e <__udivmodhi4_loop>
    3394:	80 95       	com	r24
    3396:	90 95       	com	r25
    3398:	bc 01       	movw	r22, r24
    339a:	cd 01       	movw	r24, r26
    339c:	08 95       	ret

0000339e <__divmodhi4>:
    339e:	97 fb       	bst	r25, 7
    33a0:	09 2e       	mov	r0, r25
    33a2:	07 26       	eor	r0, r23
    33a4:	0a d0       	rcall	.+20     	; 0x33ba <__divmodhi4_neg1>
    33a6:	77 fd       	sbrc	r23, 7
    33a8:	04 d0       	rcall	.+8      	; 0x33b2 <__divmodhi4_neg2>
    33aa:	e5 df       	rcall	.-54     	; 0x3376 <__udivmodhi4>
    33ac:	06 d0       	rcall	.+12     	; 0x33ba <__divmodhi4_neg1>
    33ae:	00 20       	and	r0, r0
    33b0:	1a f4       	brpl	.+6      	; 0x33b8 <__divmodhi4_exit>

000033b2 <__divmodhi4_neg2>:
    33b2:	70 95       	com	r23
    33b4:	61 95       	neg	r22
    33b6:	7f 4f       	sbci	r23, 0xFF	; 255

000033b8 <__divmodhi4_exit>:
    33b8:	08 95       	ret

000033ba <__divmodhi4_neg1>:
    33ba:	f6 f7       	brtc	.-4      	; 0x33b8 <__divmodhi4_exit>
    33bc:	90 95       	com	r25
    33be:	81 95       	neg	r24
    33c0:	9f 4f       	sbci	r25, 0xFF	; 255
    33c2:	08 95       	ret

000033c4 <__prologue_saves__>:
    33c4:	2f 92       	push	r2
    33c6:	3f 92       	push	r3
    33c8:	4f 92       	push	r4
    33ca:	5f 92       	push	r5
    33cc:	6f 92       	push	r6
    33ce:	7f 92       	push	r7
    33d0:	8f 92       	push	r8
    33d2:	9f 92       	push	r9
    33d4:	af 92       	push	r10
    33d6:	bf 92       	push	r11
    33d8:	cf 92       	push	r12
    33da:	df 92       	push	r13
    33dc:	ef 92       	push	r14
    33de:	ff 92       	push	r15
    33e0:	0f 93       	push	r16
    33e2:	1f 93       	push	r17
    33e4:	cf 93       	push	r28
    33e6:	df 93       	push	r29
    33e8:	cd b7       	in	r28, 0x3d	; 61
    33ea:	de b7       	in	r29, 0x3e	; 62
    33ec:	ca 1b       	sub	r28, r26
    33ee:	db 0b       	sbc	r29, r27
    33f0:	0f b6       	in	r0, 0x3f	; 63
    33f2:	f8 94       	cli
    33f4:	de bf       	out	0x3e, r29	; 62
    33f6:	0f be       	out	0x3f, r0	; 63
    33f8:	cd bf       	out	0x3d, r28	; 61
    33fa:	19 94       	eijmp

000033fc <__epilogue_restores__>:
    33fc:	2a 88       	ldd	r2, Y+18	; 0x12
    33fe:	39 88       	ldd	r3, Y+17	; 0x11
    3400:	48 88       	ldd	r4, Y+16	; 0x10
    3402:	5f 84       	ldd	r5, Y+15	; 0x0f
    3404:	6e 84       	ldd	r6, Y+14	; 0x0e
    3406:	7d 84       	ldd	r7, Y+13	; 0x0d
    3408:	8c 84       	ldd	r8, Y+12	; 0x0c
    340a:	9b 84       	ldd	r9, Y+11	; 0x0b
    340c:	aa 84       	ldd	r10, Y+10	; 0x0a
    340e:	b9 84       	ldd	r11, Y+9	; 0x09
    3410:	c8 84       	ldd	r12, Y+8	; 0x08
    3412:	df 80       	ldd	r13, Y+7	; 0x07
    3414:	ee 80       	ldd	r14, Y+6	; 0x06
    3416:	fd 80       	ldd	r15, Y+5	; 0x05
    3418:	0c 81       	ldd	r16, Y+4	; 0x04
    341a:	1b 81       	ldd	r17, Y+3	; 0x03
    341c:	aa 81       	ldd	r26, Y+2	; 0x02
    341e:	b9 81       	ldd	r27, Y+1	; 0x01
    3420:	ce 0f       	add	r28, r30
    3422:	d1 1d       	adc	r29, r1
    3424:	0f b6       	in	r0, 0x3f	; 63
    3426:	f8 94       	cli
    3428:	de bf       	out	0x3e, r29	; 62
    342a:	0f be       	out	0x3f, r0	; 63
    342c:	cd bf       	out	0x3d, r28	; 61
    342e:	ed 01       	movw	r28, r26
    3430:	08 95       	ret

00003432 <pow>:
    3432:	fa 01       	movw	r30, r20
    3434:	ee 0f       	add	r30, r30
    3436:	ff 1f       	adc	r31, r31
    3438:	30 96       	adiw	r30, 0x00	; 0
    343a:	21 05       	cpc	r18, r1
    343c:	31 05       	cpc	r19, r1
    343e:	99 f1       	breq	.+102    	; 0x34a6 <pow+0x74>
    3440:	61 15       	cp	r22, r1
    3442:	71 05       	cpc	r23, r1
    3444:	61 f4       	brne	.+24     	; 0x345e <pow+0x2c>
    3446:	80 38       	cpi	r24, 0x80	; 128
    3448:	bf e3       	ldi	r27, 0x3F	; 63
    344a:	9b 07       	cpc	r25, r27
    344c:	49 f1       	breq	.+82     	; 0x34a0 <pow+0x6e>
    344e:	68 94       	set
    3450:	90 38       	cpi	r25, 0x80	; 128
    3452:	81 05       	cpc	r24, r1
    3454:	61 f0       	breq	.+24     	; 0x346e <pow+0x3c>
    3456:	80 38       	cpi	r24, 0x80	; 128
    3458:	bf ef       	ldi	r27, 0xFF	; 255
    345a:	9b 07       	cpc	r25, r27
    345c:	41 f0       	breq	.+16     	; 0x346e <pow+0x3c>
    345e:	99 23       	and	r25, r25
    3460:	42 f5       	brpl	.+80     	; 0x34b2 <pow+0x80>
    3462:	ff 3f       	cpi	r31, 0xFF	; 255
    3464:	e1 05       	cpc	r30, r1
    3466:	31 05       	cpc	r19, r1
    3468:	21 05       	cpc	r18, r1
    346a:	11 f1       	breq	.+68     	; 0x34b0 <pow+0x7e>
    346c:	e8 94       	clt
    346e:	08 94       	sec
    3470:	e7 95       	ror	r30
    3472:	d9 01       	movw	r26, r18
    3474:	aa 23       	and	r26, r26
    3476:	29 f4       	brne	.+10     	; 0x3482 <pow+0x50>
    3478:	ab 2f       	mov	r26, r27
    347a:	be 2f       	mov	r27, r30
    347c:	f8 5f       	subi	r31, 0xF8	; 248
    347e:	d0 f3       	brcs	.-12     	; 0x3474 <pow+0x42>
    3480:	10 c0       	rjmp	.+32     	; 0x34a2 <pow+0x70>
    3482:	ff 5f       	subi	r31, 0xFF	; 255
    3484:	70 f4       	brcc	.+28     	; 0x34a2 <pow+0x70>
    3486:	a6 95       	lsr	r26
    3488:	e0 f7       	brcc	.-8      	; 0x3482 <pow+0x50>
    348a:	f7 39       	cpi	r31, 0x97	; 151
    348c:	50 f0       	brcs	.+20     	; 0x34a2 <pow+0x70>
    348e:	19 f0       	breq	.+6      	; 0x3496 <pow+0x64>
    3490:	ff 3a       	cpi	r31, 0xAF	; 175
    3492:	38 f4       	brcc	.+14     	; 0x34a2 <pow+0x70>
    3494:	9f 77       	andi	r25, 0x7F	; 127
    3496:	9f 93       	push	r25
    3498:	0c d0       	rcall	.+24     	; 0x34b2 <pow+0x80>
    349a:	0f 90       	pop	r0
    349c:	07 fc       	sbrc	r0, 7
    349e:	90 58       	subi	r25, 0x80	; 128
    34a0:	08 95       	ret
    34a2:	3e f0       	brts	.+14     	; 0x34b2 <pow+0x80>
    34a4:	49 c0       	rjmp	.+146    	; 0x3538 <__fp_nan>
    34a6:	60 e0       	ldi	r22, 0x00	; 0
    34a8:	70 e0       	ldi	r23, 0x00	; 0
    34aa:	80 e8       	ldi	r24, 0x80	; 128
    34ac:	9f e3       	ldi	r25, 0x3F	; 63
    34ae:	08 95       	ret
    34b0:	4f e7       	ldi	r20, 0x7F	; 127
    34b2:	9f 77       	andi	r25, 0x7F	; 127
    34b4:	5f 93       	push	r21
    34b6:	4f 93       	push	r20
    34b8:	3f 93       	push	r19
    34ba:	2f 93       	push	r18
    34bc:	d0 d0       	rcall	.+416    	; 0x365e <log>
    34be:	2f 91       	pop	r18
    34c0:	3f 91       	pop	r19
    34c2:	4f 91       	pop	r20
    34c4:	5f 91       	pop	r21
    34c6:	01 da       	rcall	.-3070   	; 0x28ca <__mulsf3>
    34c8:	05 c0       	rjmp	.+10     	; 0x34d4 <exp>
    34ca:	19 f4       	brne	.+6      	; 0x34d2 <pow+0xa0>
    34cc:	0e f0       	brts	.+2      	; 0x34d0 <pow+0x9e>
    34ce:	2e c0       	rjmp	.+92     	; 0x352c <__fp_inf>
    34d0:	7d c0       	rjmp	.+250    	; 0x35cc <__fp_zero>
    34d2:	32 c0       	rjmp	.+100    	; 0x3538 <__fp_nan>

000034d4 <exp>:
    34d4:	61 d0       	rcall	.+194    	; 0x3598 <__fp_splitA>
    34d6:	c8 f3       	brcs	.-14     	; 0x34ca <pow+0x98>
    34d8:	96 38       	cpi	r25, 0x86	; 134
    34da:	c0 f7       	brcc	.-16     	; 0x34cc <pow+0x9a>
    34dc:	07 f8       	bld	r0, 7
    34de:	0f 92       	push	r0
    34e0:	e8 94       	clt
    34e2:	2b e3       	ldi	r18, 0x3B	; 59
    34e4:	3a ea       	ldi	r19, 0xAA	; 170
    34e6:	48 eb       	ldi	r20, 0xB8	; 184
    34e8:	5f e7       	ldi	r21, 0x7F	; 127
    34ea:	38 d1       	rcall	.+624    	; 0x375c <__mulsf3_pse>
    34ec:	0f 92       	push	r0
    34ee:	0f 92       	push	r0
    34f0:	0f 92       	push	r0
    34f2:	4d b7       	in	r20, 0x3d	; 61
    34f4:	5e b7       	in	r21, 0x3e	; 62
    34f6:	0f 92       	push	r0
    34f8:	f2 d0       	rcall	.+484    	; 0x36de <modf>
    34fa:	e4 ee       	ldi	r30, 0xE4	; 228
    34fc:	f0 e0       	ldi	r31, 0x00	; 0
    34fe:	1f d0       	rcall	.+62     	; 0x353e <__fp_powser>
    3500:	4f 91       	pop	r20
    3502:	5f 91       	pop	r21
    3504:	ef 91       	pop	r30
    3506:	ff 91       	pop	r31
    3508:	e5 95       	asr	r30
    350a:	ee 1f       	adc	r30, r30
    350c:	ff 1f       	adc	r31, r31
    350e:	49 f0       	breq	.+18     	; 0x3522 <exp+0x4e>
    3510:	fe 57       	subi	r31, 0x7E	; 126
    3512:	e0 68       	ori	r30, 0x80	; 128
    3514:	44 27       	eor	r20, r20
    3516:	ee 0f       	add	r30, r30
    3518:	44 1f       	adc	r20, r20
    351a:	fa 95       	dec	r31
    351c:	e1 f7       	brne	.-8      	; 0x3516 <exp+0x42>
    351e:	41 95       	neg	r20
    3520:	55 0b       	sbc	r21, r21
    3522:	64 d0       	rcall	.+200    	; 0x35ec <ldexp>
    3524:	0f 90       	pop	r0
    3526:	07 fe       	sbrs	r0, 7
    3528:	58 c0       	rjmp	.+176    	; 0x35da <inverse>
    352a:	08 95       	ret

0000352c <__fp_inf>:
    352c:	97 f9       	bld	r25, 7
    352e:	9f 67       	ori	r25, 0x7F	; 127
    3530:	80 e8       	ldi	r24, 0x80	; 128
    3532:	70 e0       	ldi	r23, 0x00	; 0
    3534:	60 e0       	ldi	r22, 0x00	; 0
    3536:	08 95       	ret

00003538 <__fp_nan>:
    3538:	9f ef       	ldi	r25, 0xFF	; 255
    353a:	80 ec       	ldi	r24, 0xC0	; 192
    353c:	08 95       	ret

0000353e <__fp_powser>:
    353e:	df 93       	push	r29
    3540:	cf 93       	push	r28
    3542:	1f 93       	push	r17
    3544:	0f 93       	push	r16
    3546:	ff 92       	push	r15
    3548:	ef 92       	push	r14
    354a:	df 92       	push	r13
    354c:	7b 01       	movw	r14, r22
    354e:	8c 01       	movw	r16, r24
    3550:	68 94       	set
    3552:	05 c0       	rjmp	.+10     	; 0x355e <__fp_powser+0x20>
    3554:	da 2e       	mov	r13, r26
    3556:	ef 01       	movw	r28, r30
    3558:	ff d0       	rcall	.+510    	; 0x3758 <__mulsf3x>
    355a:	fe 01       	movw	r30, r28
    355c:	e8 94       	clt
    355e:	a5 91       	lpm	r26, Z+
    3560:	25 91       	lpm	r18, Z+
    3562:	35 91       	lpm	r19, Z+
    3564:	45 91       	lpm	r20, Z+
    3566:	55 91       	lpm	r21, Z+
    3568:	ae f3       	brts	.-22     	; 0x3554 <__fp_powser+0x16>
    356a:	ef 01       	movw	r28, r30
    356c:	59 d1       	rcall	.+690    	; 0x3820 <__addsf3x>
    356e:	fe 01       	movw	r30, r28
    3570:	97 01       	movw	r18, r14
    3572:	a8 01       	movw	r20, r16
    3574:	da 94       	dec	r13
    3576:	79 f7       	brne	.-34     	; 0x3556 <__fp_powser+0x18>
    3578:	df 90       	pop	r13
    357a:	ef 90       	pop	r14
    357c:	ff 90       	pop	r15
    357e:	0f 91       	pop	r16
    3580:	1f 91       	pop	r17
    3582:	cf 91       	pop	r28
    3584:	df 91       	pop	r29
    3586:	08 95       	ret

00003588 <__fp_split3>:
    3588:	57 fd       	sbrc	r21, 7
    358a:	90 58       	subi	r25, 0x80	; 128
    358c:	44 0f       	add	r20, r20
    358e:	55 1f       	adc	r21, r21
    3590:	59 f0       	breq	.+22     	; 0x35a8 <__fp_splitA+0x10>
    3592:	5f 3f       	cpi	r21, 0xFF	; 255
    3594:	71 f0       	breq	.+28     	; 0x35b2 <__fp_splitA+0x1a>
    3596:	47 95       	ror	r20

00003598 <__fp_splitA>:
    3598:	88 0f       	add	r24, r24
    359a:	97 fb       	bst	r25, 7
    359c:	99 1f       	adc	r25, r25
    359e:	61 f0       	breq	.+24     	; 0x35b8 <__fp_splitA+0x20>
    35a0:	9f 3f       	cpi	r25, 0xFF	; 255
    35a2:	79 f0       	breq	.+30     	; 0x35c2 <__fp_splitA+0x2a>
    35a4:	87 95       	ror	r24
    35a6:	08 95       	ret
    35a8:	12 16       	cp	r1, r18
    35aa:	13 06       	cpc	r1, r19
    35ac:	14 06       	cpc	r1, r20
    35ae:	55 1f       	adc	r21, r21
    35b0:	f2 cf       	rjmp	.-28     	; 0x3596 <__fp_split3+0xe>
    35b2:	46 95       	lsr	r20
    35b4:	f1 df       	rcall	.-30     	; 0x3598 <__fp_splitA>
    35b6:	08 c0       	rjmp	.+16     	; 0x35c8 <__fp_splitA+0x30>
    35b8:	16 16       	cp	r1, r22
    35ba:	17 06       	cpc	r1, r23
    35bc:	18 06       	cpc	r1, r24
    35be:	99 1f       	adc	r25, r25
    35c0:	f1 cf       	rjmp	.-30     	; 0x35a4 <__fp_splitA+0xc>
    35c2:	86 95       	lsr	r24
    35c4:	71 05       	cpc	r23, r1
    35c6:	61 05       	cpc	r22, r1
    35c8:	08 94       	sec
    35ca:	08 95       	ret

000035cc <__fp_zero>:
    35cc:	e8 94       	clt

000035ce <__fp_szero>:
    35ce:	bb 27       	eor	r27, r27
    35d0:	66 27       	eor	r22, r22
    35d2:	77 27       	eor	r23, r23
    35d4:	cb 01       	movw	r24, r22
    35d6:	97 f9       	bld	r25, 7
    35d8:	08 95       	ret

000035da <inverse>:
    35da:	9b 01       	movw	r18, r22
    35dc:	ac 01       	movw	r20, r24
    35de:	60 e0       	ldi	r22, 0x00	; 0
    35e0:	70 e0       	ldi	r23, 0x00	; 0
    35e2:	80 e8       	ldi	r24, 0x80	; 128
    35e4:	9f e3       	ldi	r25, 0x3F	; 63
    35e6:	6b ca       	rjmp	.-2858   	; 0x2abe <__divsf3>
    35e8:	a1 cf       	rjmp	.-190    	; 0x352c <__fp_inf>
    35ea:	6d c1       	rjmp	.+730    	; 0x38c6 <__fp_mpack>

000035ec <ldexp>:
    35ec:	d5 df       	rcall	.-86     	; 0x3598 <__fp_splitA>
    35ee:	e8 f3       	brcs	.-6      	; 0x35ea <inverse+0x10>
    35f0:	99 23       	and	r25, r25
    35f2:	d9 f3       	breq	.-10     	; 0x35ea <inverse+0x10>
    35f4:	94 0f       	add	r25, r20
    35f6:	51 1d       	adc	r21, r1
    35f8:	bb f3       	brvs	.-18     	; 0x35e8 <inverse+0xe>
    35fa:	91 50       	subi	r25, 0x01	; 1
    35fc:	50 40       	sbci	r21, 0x00	; 0
    35fe:	94 f0       	brlt	.+36     	; 0x3624 <ldexp+0x38>
    3600:	59 f0       	breq	.+22     	; 0x3618 <ldexp+0x2c>
    3602:	88 23       	and	r24, r24
    3604:	32 f0       	brmi	.+12     	; 0x3612 <ldexp+0x26>
    3606:	66 0f       	add	r22, r22
    3608:	77 1f       	adc	r23, r23
    360a:	88 1f       	adc	r24, r24
    360c:	91 50       	subi	r25, 0x01	; 1
    360e:	50 40       	sbci	r21, 0x00	; 0
    3610:	c1 f7       	brne	.-16     	; 0x3602 <ldexp+0x16>
    3612:	9e 3f       	cpi	r25, 0xFE	; 254
    3614:	51 05       	cpc	r21, r1
    3616:	44 f7       	brge	.-48     	; 0x35e8 <inverse+0xe>
    3618:	88 0f       	add	r24, r24
    361a:	91 1d       	adc	r25, r1
    361c:	96 95       	lsr	r25
    361e:	87 95       	ror	r24
    3620:	97 f9       	bld	r25, 7
    3622:	08 95       	ret
    3624:	5f 3f       	cpi	r21, 0xFF	; 255
    3626:	ac f0       	brlt	.+42     	; 0x3652 <ldexp+0x66>
    3628:	98 3e       	cpi	r25, 0xE8	; 232
    362a:	9c f0       	brlt	.+38     	; 0x3652 <ldexp+0x66>
    362c:	bb 27       	eor	r27, r27
    362e:	86 95       	lsr	r24
    3630:	77 95       	ror	r23
    3632:	67 95       	ror	r22
    3634:	b7 95       	ror	r27
    3636:	08 f4       	brcc	.+2      	; 0x363a <ldexp+0x4e>
    3638:	b1 60       	ori	r27, 0x01	; 1
    363a:	93 95       	inc	r25
    363c:	c1 f7       	brne	.-16     	; 0x362e <ldexp+0x42>
    363e:	bb 0f       	add	r27, r27
    3640:	58 f7       	brcc	.-42     	; 0x3618 <ldexp+0x2c>
    3642:	11 f4       	brne	.+4      	; 0x3648 <ldexp+0x5c>
    3644:	60 ff       	sbrs	r22, 0
    3646:	e8 cf       	rjmp	.-48     	; 0x3618 <ldexp+0x2c>
    3648:	6f 5f       	subi	r22, 0xFF	; 255
    364a:	7f 4f       	sbci	r23, 0xFF	; 255
    364c:	8f 4f       	sbci	r24, 0xFF	; 255
    364e:	9f 4f       	sbci	r25, 0xFF	; 255
    3650:	e3 cf       	rjmp	.-58     	; 0x3618 <ldexp+0x2c>
    3652:	bd cf       	rjmp	.-134    	; 0x35ce <__fp_szero>
    3654:	0e f0       	brts	.+2      	; 0x3658 <ldexp+0x6c>
    3656:	37 c1       	rjmp	.+622    	; 0x38c6 <__fp_mpack>
    3658:	6f cf       	rjmp	.-290    	; 0x3538 <__fp_nan>
    365a:	68 94       	set
    365c:	67 cf       	rjmp	.-306    	; 0x352c <__fp_inf>

0000365e <log>:
    365e:	9c df       	rcall	.-200    	; 0x3598 <__fp_splitA>
    3660:	c8 f3       	brcs	.-14     	; 0x3654 <ldexp+0x68>
    3662:	99 23       	and	r25, r25
    3664:	d1 f3       	breq	.-12     	; 0x365a <ldexp+0x6e>
    3666:	c6 f3       	brts	.-16     	; 0x3658 <ldexp+0x6c>
    3668:	df 93       	push	r29
    366a:	cf 93       	push	r28
    366c:	1f 93       	push	r17
    366e:	0f 93       	push	r16
    3670:	ff 92       	push	r15
    3672:	c9 2f       	mov	r28, r25
    3674:	dd 27       	eor	r29, r29
    3676:	88 23       	and	r24, r24
    3678:	2a f0       	brmi	.+10     	; 0x3684 <log+0x26>
    367a:	21 97       	sbiw	r28, 0x01	; 1
    367c:	66 0f       	add	r22, r22
    367e:	77 1f       	adc	r23, r23
    3680:	88 1f       	adc	r24, r24
    3682:	da f7       	brpl	.-10     	; 0x367a <log+0x1c>
    3684:	20 e0       	ldi	r18, 0x00	; 0
    3686:	30 e0       	ldi	r19, 0x00	; 0
    3688:	40 e8       	ldi	r20, 0x80	; 128
    368a:	5f eb       	ldi	r21, 0xBF	; 191
    368c:	9f e3       	ldi	r25, 0x3F	; 63
    368e:	88 39       	cpi	r24, 0x98	; 152
    3690:	20 f0       	brcs	.+8      	; 0x369a <log+0x3c>
    3692:	80 3e       	cpi	r24, 0xE0	; 224
    3694:	30 f0       	brcs	.+12     	; 0x36a2 <log+0x44>
    3696:	21 96       	adiw	r28, 0x01	; 1
    3698:	8f 77       	andi	r24, 0x7F	; 127
    369a:	ea d8       	rcall	.-3628   	; 0x2870 <__addsf3>
    369c:	ec e0       	ldi	r30, 0x0C	; 12
    369e:	f1 e0       	ldi	r31, 0x01	; 1
    36a0:	03 c0       	rjmp	.+6      	; 0x36a8 <log+0x4a>
    36a2:	e6 d8       	rcall	.-3636   	; 0x2870 <__addsf3>
    36a4:	e9 e3       	ldi	r30, 0x39	; 57
    36a6:	f1 e0       	ldi	r31, 0x01	; 1
    36a8:	4a df       	rcall	.-364    	; 0x353e <__fp_powser>
    36aa:	8b 01       	movw	r16, r22
    36ac:	be 01       	movw	r22, r28
    36ae:	ec 01       	movw	r28, r24
    36b0:	fb 2e       	mov	r15, r27
    36b2:	6f 57       	subi	r22, 0x7F	; 127
    36b4:	71 09       	sbc	r23, r1
    36b6:	75 95       	asr	r23
    36b8:	77 1f       	adc	r23, r23
    36ba:	88 0b       	sbc	r24, r24
    36bc:	99 0b       	sbc	r25, r25
    36be:	3b db       	rcall	.-2442   	; 0x2d36 <__floatsisf>
    36c0:	28 e1       	ldi	r18, 0x18	; 24
    36c2:	32 e7       	ldi	r19, 0x72	; 114
    36c4:	41 e3       	ldi	r20, 0x31	; 49
    36c6:	5f e3       	ldi	r21, 0x3F	; 63
    36c8:	47 d0       	rcall	.+142    	; 0x3758 <__mulsf3x>
    36ca:	af 2d       	mov	r26, r15
    36cc:	98 01       	movw	r18, r16
    36ce:	ae 01       	movw	r20, r28
    36d0:	ff 90       	pop	r15
    36d2:	0f 91       	pop	r16
    36d4:	1f 91       	pop	r17
    36d6:	cf 91       	pop	r28
    36d8:	df 91       	pop	r29
    36da:	a2 d0       	rcall	.+324    	; 0x3820 <__addsf3x>
    36dc:	10 c1       	rjmp	.+544    	; 0x38fe <__fp_round>

000036de <modf>:
    36de:	fa 01       	movw	r30, r20
    36e0:	dc 01       	movw	r26, r24
    36e2:	aa 0f       	add	r26, r26
    36e4:	bb 1f       	adc	r27, r27
    36e6:	9b 01       	movw	r18, r22
    36e8:	ac 01       	movw	r20, r24
    36ea:	bf 57       	subi	r27, 0x7F	; 127
    36ec:	28 f4       	brcc	.+10     	; 0x36f8 <modf+0x1a>
    36ee:	22 27       	eor	r18, r18
    36f0:	33 27       	eor	r19, r19
    36f2:	44 27       	eor	r20, r20
    36f4:	50 78       	andi	r21, 0x80	; 128
    36f6:	1f c0       	rjmp	.+62     	; 0x3736 <modf+0x58>
    36f8:	b7 51       	subi	r27, 0x17	; 23
    36fa:	88 f4       	brcc	.+34     	; 0x371e <modf+0x40>
    36fc:	ab 2f       	mov	r26, r27
    36fe:	00 24       	eor	r0, r0
    3700:	46 95       	lsr	r20
    3702:	37 95       	ror	r19
    3704:	27 95       	ror	r18
    3706:	01 1c       	adc	r0, r1
    3708:	a3 95       	inc	r26
    370a:	d2 f3       	brmi	.-12     	; 0x3700 <modf+0x22>
    370c:	00 20       	and	r0, r0
    370e:	69 f0       	breq	.+26     	; 0x372a <modf+0x4c>
    3710:	22 0f       	add	r18, r18
    3712:	33 1f       	adc	r19, r19
    3714:	44 1f       	adc	r20, r20
    3716:	b3 95       	inc	r27
    3718:	da f3       	brmi	.-10     	; 0x3710 <modf+0x32>
    371a:	0d d0       	rcall	.+26     	; 0x3736 <modf+0x58>
    371c:	78 c8       	rjmp	.-3856   	; 0x280e <__subsf3>
    371e:	61 30       	cpi	r22, 0x01	; 1
    3720:	71 05       	cpc	r23, r1
    3722:	a0 e8       	ldi	r26, 0x80	; 128
    3724:	8a 07       	cpc	r24, r26
    3726:	b9 46       	sbci	r27, 0x69	; 105
    3728:	30 f4       	brcc	.+12     	; 0x3736 <modf+0x58>
    372a:	9b 01       	movw	r18, r22
    372c:	ac 01       	movw	r20, r24
    372e:	66 27       	eor	r22, r22
    3730:	77 27       	eor	r23, r23
    3732:	88 27       	eor	r24, r24
    3734:	90 78       	andi	r25, 0x80	; 128
    3736:	30 96       	adiw	r30, 0x00	; 0
    3738:	21 f0       	breq	.+8      	; 0x3742 <modf+0x64>
    373a:	20 83       	st	Z, r18
    373c:	31 83       	std	Z+1, r19	; 0x01
    373e:	42 83       	std	Z+2, r20	; 0x02
    3740:	53 83       	std	Z+3, r21	; 0x03
    3742:	08 95       	ret
    3744:	ce d0       	rcall	.+412    	; 0x38e2 <__fp_pscA>
    3746:	28 f0       	brcs	.+10     	; 0x3752 <modf+0x74>
    3748:	d3 d0       	rcall	.+422    	; 0x38f0 <__fp_pscB>
    374a:	18 f0       	brcs	.+6      	; 0x3752 <modf+0x74>
    374c:	95 23       	and	r25, r21
    374e:	09 f0       	breq	.+2      	; 0x3752 <modf+0x74>
    3750:	ed ce       	rjmp	.-550    	; 0x352c <__fp_inf>
    3752:	f2 ce       	rjmp	.-540    	; 0x3538 <__fp_nan>
    3754:	11 24       	eor	r1, r1
    3756:	3b cf       	rjmp	.-394    	; 0x35ce <__fp_szero>

00003758 <__mulsf3x>:
    3758:	17 df       	rcall	.-466    	; 0x3588 <__fp_split3>
    375a:	a0 f3       	brcs	.-24     	; 0x3744 <modf+0x66>

0000375c <__mulsf3_pse>:
    375c:	95 9f       	mul	r25, r21
    375e:	d1 f3       	breq	.-12     	; 0x3754 <modf+0x76>
    3760:	95 0f       	add	r25, r21
    3762:	50 e0       	ldi	r21, 0x00	; 0
    3764:	55 1f       	adc	r21, r21
    3766:	62 9f       	mul	r22, r18
    3768:	f0 01       	movw	r30, r0
    376a:	72 9f       	mul	r23, r18
    376c:	bb 27       	eor	r27, r27
    376e:	f0 0d       	add	r31, r0
    3770:	b1 1d       	adc	r27, r1
    3772:	63 9f       	mul	r22, r19
    3774:	aa 27       	eor	r26, r26
    3776:	f0 0d       	add	r31, r0
    3778:	b1 1d       	adc	r27, r1
    377a:	aa 1f       	adc	r26, r26
    377c:	64 9f       	mul	r22, r20
    377e:	66 27       	eor	r22, r22
    3780:	b0 0d       	add	r27, r0
    3782:	a1 1d       	adc	r26, r1
    3784:	66 1f       	adc	r22, r22
    3786:	82 9f       	mul	r24, r18
    3788:	22 27       	eor	r18, r18
    378a:	b0 0d       	add	r27, r0
    378c:	a1 1d       	adc	r26, r1
    378e:	62 1f       	adc	r22, r18
    3790:	73 9f       	mul	r23, r19
    3792:	b0 0d       	add	r27, r0
    3794:	a1 1d       	adc	r26, r1
    3796:	62 1f       	adc	r22, r18
    3798:	83 9f       	mul	r24, r19
    379a:	a0 0d       	add	r26, r0
    379c:	61 1d       	adc	r22, r1
    379e:	22 1f       	adc	r18, r18
    37a0:	74 9f       	mul	r23, r20
    37a2:	33 27       	eor	r19, r19
    37a4:	a0 0d       	add	r26, r0
    37a6:	61 1d       	adc	r22, r1
    37a8:	23 1f       	adc	r18, r19
    37aa:	84 9f       	mul	r24, r20
    37ac:	60 0d       	add	r22, r0
    37ae:	21 1d       	adc	r18, r1
    37b0:	82 2f       	mov	r24, r18
    37b2:	76 2f       	mov	r23, r22
    37b4:	6a 2f       	mov	r22, r26
    37b6:	11 24       	eor	r1, r1
    37b8:	9f 57       	subi	r25, 0x7F	; 127
    37ba:	50 40       	sbci	r21, 0x00	; 0
    37bc:	8a f0       	brmi	.+34     	; 0x37e0 <__mulsf3_pse+0x84>
    37be:	e1 f0       	breq	.+56     	; 0x37f8 <__mulsf3_pse+0x9c>
    37c0:	88 23       	and	r24, r24
    37c2:	4a f0       	brmi	.+18     	; 0x37d6 <__mulsf3_pse+0x7a>
    37c4:	ee 0f       	add	r30, r30
    37c6:	ff 1f       	adc	r31, r31
    37c8:	bb 1f       	adc	r27, r27
    37ca:	66 1f       	adc	r22, r22
    37cc:	77 1f       	adc	r23, r23
    37ce:	88 1f       	adc	r24, r24
    37d0:	91 50       	subi	r25, 0x01	; 1
    37d2:	50 40       	sbci	r21, 0x00	; 0
    37d4:	a9 f7       	brne	.-22     	; 0x37c0 <__mulsf3_pse+0x64>
    37d6:	9e 3f       	cpi	r25, 0xFE	; 254
    37d8:	51 05       	cpc	r21, r1
    37da:	70 f0       	brcs	.+28     	; 0x37f8 <__mulsf3_pse+0x9c>
    37dc:	a7 ce       	rjmp	.-690    	; 0x352c <__fp_inf>
    37de:	f7 ce       	rjmp	.-530    	; 0x35ce <__fp_szero>
    37e0:	5f 3f       	cpi	r21, 0xFF	; 255
    37e2:	ec f3       	brlt	.-6      	; 0x37de <__mulsf3_pse+0x82>
    37e4:	98 3e       	cpi	r25, 0xE8	; 232
    37e6:	dc f3       	brlt	.-10     	; 0x37de <__mulsf3_pse+0x82>
    37e8:	86 95       	lsr	r24
    37ea:	77 95       	ror	r23
    37ec:	67 95       	ror	r22
    37ee:	b7 95       	ror	r27
    37f0:	f7 95       	ror	r31
    37f2:	e7 95       	ror	r30
    37f4:	9f 5f       	subi	r25, 0xFF	; 255
    37f6:	c1 f7       	brne	.-16     	; 0x37e8 <__mulsf3_pse+0x8c>
    37f8:	fe 2b       	or	r31, r30
    37fa:	88 0f       	add	r24, r24
    37fc:	91 1d       	adc	r25, r1
    37fe:	96 95       	lsr	r25
    3800:	87 95       	ror	r24
    3802:	97 f9       	bld	r25, 7
    3804:	08 95       	ret
    3806:	6d d0       	rcall	.+218    	; 0x38e2 <__fp_pscA>
    3808:	30 f0       	brcs	.+12     	; 0x3816 <__mulsf3_pse+0xba>
    380a:	72 d0       	rcall	.+228    	; 0x38f0 <__fp_pscB>
    380c:	20 f0       	brcs	.+8      	; 0x3816 <__mulsf3_pse+0xba>
    380e:	31 f4       	brne	.+12     	; 0x381c <__mulsf3_pse+0xc0>
    3810:	9f 3f       	cpi	r25, 0xFF	; 255
    3812:	11 f4       	brne	.+4      	; 0x3818 <__mulsf3_pse+0xbc>
    3814:	1e f4       	brtc	.+6      	; 0x381c <__mulsf3_pse+0xc0>
    3816:	90 ce       	rjmp	.-736    	; 0x3538 <__fp_nan>
    3818:	0e f4       	brtc	.+2      	; 0x381c <__mulsf3_pse+0xc0>
    381a:	e0 95       	com	r30
    381c:	e7 fb       	bst	r30, 7
    381e:	86 ce       	rjmp	.-756    	; 0x352c <__fp_inf>

00003820 <__addsf3x>:
    3820:	e9 2f       	mov	r30, r25
    3822:	b2 de       	rcall	.-668    	; 0x3588 <__fp_split3>
    3824:	80 f3       	brcs	.-32     	; 0x3806 <__mulsf3_pse+0xaa>
    3826:	ba 17       	cp	r27, r26
    3828:	62 07       	cpc	r22, r18
    382a:	73 07       	cpc	r23, r19
    382c:	84 07       	cpc	r24, r20
    382e:	95 07       	cpc	r25, r21
    3830:	18 f0       	brcs	.+6      	; 0x3838 <__addsf3x+0x18>
    3832:	71 f4       	brne	.+28     	; 0x3850 <__addsf3x+0x30>
    3834:	9e f5       	brtc	.+102    	; 0x389c <__addsf3x+0x7c>
    3836:	ca ce       	rjmp	.-620    	; 0x35cc <__fp_zero>
    3838:	0e f4       	brtc	.+2      	; 0x383c <__addsf3x+0x1c>
    383a:	e0 95       	com	r30
    383c:	0b 2e       	mov	r0, r27
    383e:	ba 2f       	mov	r27, r26
    3840:	a0 2d       	mov	r26, r0
    3842:	0b 01       	movw	r0, r22
    3844:	b9 01       	movw	r22, r18
    3846:	90 01       	movw	r18, r0
    3848:	0c 01       	movw	r0, r24
    384a:	ca 01       	movw	r24, r20
    384c:	a0 01       	movw	r20, r0
    384e:	11 24       	eor	r1, r1
    3850:	ff 27       	eor	r31, r31
    3852:	59 1b       	sub	r21, r25
    3854:	99 f0       	breq	.+38     	; 0x387c <__addsf3x+0x5c>
    3856:	59 3f       	cpi	r21, 0xF9	; 249
    3858:	50 f4       	brcc	.+20     	; 0x386e <__addsf3x+0x4e>
    385a:	50 3e       	cpi	r21, 0xE0	; 224
    385c:	68 f1       	brcs	.+90     	; 0x38b8 <__addsf3x+0x98>
    385e:	1a 16       	cp	r1, r26
    3860:	f0 40       	sbci	r31, 0x00	; 0
    3862:	a2 2f       	mov	r26, r18
    3864:	23 2f       	mov	r18, r19
    3866:	34 2f       	mov	r19, r20
    3868:	44 27       	eor	r20, r20
    386a:	58 5f       	subi	r21, 0xF8	; 248
    386c:	f3 cf       	rjmp	.-26     	; 0x3854 <__addsf3x+0x34>
    386e:	46 95       	lsr	r20
    3870:	37 95       	ror	r19
    3872:	27 95       	ror	r18
    3874:	a7 95       	ror	r26
    3876:	f0 40       	sbci	r31, 0x00	; 0
    3878:	53 95       	inc	r21
    387a:	c9 f7       	brne	.-14     	; 0x386e <__addsf3x+0x4e>
    387c:	7e f4       	brtc	.+30     	; 0x389c <__addsf3x+0x7c>
    387e:	1f 16       	cp	r1, r31
    3880:	ba 0b       	sbc	r27, r26
    3882:	62 0b       	sbc	r22, r18
    3884:	73 0b       	sbc	r23, r19
    3886:	84 0b       	sbc	r24, r20
    3888:	ba f0       	brmi	.+46     	; 0x38b8 <__addsf3x+0x98>
    388a:	91 50       	subi	r25, 0x01	; 1
    388c:	a1 f0       	breq	.+40     	; 0x38b6 <__addsf3x+0x96>
    388e:	ff 0f       	add	r31, r31
    3890:	bb 1f       	adc	r27, r27
    3892:	66 1f       	adc	r22, r22
    3894:	77 1f       	adc	r23, r23
    3896:	88 1f       	adc	r24, r24
    3898:	c2 f7       	brpl	.-16     	; 0x388a <__addsf3x+0x6a>
    389a:	0e c0       	rjmp	.+28     	; 0x38b8 <__addsf3x+0x98>
    389c:	ba 0f       	add	r27, r26
    389e:	62 1f       	adc	r22, r18
    38a0:	73 1f       	adc	r23, r19
    38a2:	84 1f       	adc	r24, r20
    38a4:	48 f4       	brcc	.+18     	; 0x38b8 <__addsf3x+0x98>
    38a6:	87 95       	ror	r24
    38a8:	77 95       	ror	r23
    38aa:	67 95       	ror	r22
    38ac:	b7 95       	ror	r27
    38ae:	f7 95       	ror	r31
    38b0:	9e 3f       	cpi	r25, 0xFE	; 254
    38b2:	08 f0       	brcs	.+2      	; 0x38b6 <__addsf3x+0x96>
    38b4:	b3 cf       	rjmp	.-154    	; 0x381c <__mulsf3_pse+0xc0>
    38b6:	93 95       	inc	r25
    38b8:	88 0f       	add	r24, r24
    38ba:	08 f0       	brcs	.+2      	; 0x38be <__addsf3x+0x9e>
    38bc:	99 27       	eor	r25, r25
    38be:	ee 0f       	add	r30, r30
    38c0:	97 95       	ror	r25
    38c2:	87 95       	ror	r24
    38c4:	08 95       	ret

000038c6 <__fp_mpack>:
    38c6:	9f 3f       	cpi	r25, 0xFF	; 255
    38c8:	31 f0       	breq	.+12     	; 0x38d6 <__fp_mpack_finite+0xc>

000038ca <__fp_mpack_finite>:
    38ca:	91 50       	subi	r25, 0x01	; 1
    38cc:	20 f4       	brcc	.+8      	; 0x38d6 <__fp_mpack_finite+0xc>
    38ce:	87 95       	ror	r24
    38d0:	77 95       	ror	r23
    38d2:	67 95       	ror	r22
    38d4:	b7 95       	ror	r27
    38d6:	88 0f       	add	r24, r24
    38d8:	91 1d       	adc	r25, r1
    38da:	96 95       	lsr	r25
    38dc:	87 95       	ror	r24
    38de:	97 f9       	bld	r25, 7
    38e0:	08 95       	ret

000038e2 <__fp_pscA>:
    38e2:	00 24       	eor	r0, r0
    38e4:	0a 94       	dec	r0
    38e6:	16 16       	cp	r1, r22
    38e8:	17 06       	cpc	r1, r23
    38ea:	18 06       	cpc	r1, r24
    38ec:	09 06       	cpc	r0, r25
    38ee:	08 95       	ret

000038f0 <__fp_pscB>:
    38f0:	00 24       	eor	r0, r0
    38f2:	0a 94       	dec	r0
    38f4:	12 16       	cp	r1, r18
    38f6:	13 06       	cpc	r1, r19
    38f8:	14 06       	cpc	r1, r20
    38fa:	05 06       	cpc	r0, r21
    38fc:	08 95       	ret

000038fe <__fp_round>:
    38fe:	09 2e       	mov	r0, r25
    3900:	03 94       	inc	r0
    3902:	00 0c       	add	r0, r0
    3904:	11 f4       	brne	.+4      	; 0x390a <__fp_round+0xc>
    3906:	88 23       	and	r24, r24
    3908:	52 f0       	brmi	.+20     	; 0x391e <__fp_round+0x20>
    390a:	bb 0f       	add	r27, r27
    390c:	40 f4       	brcc	.+16     	; 0x391e <__fp_round+0x20>
    390e:	bf 2b       	or	r27, r31
    3910:	11 f4       	brne	.+4      	; 0x3916 <__fp_round+0x18>
    3912:	60 ff       	sbrs	r22, 0
    3914:	04 c0       	rjmp	.+8      	; 0x391e <__fp_round+0x20>
    3916:	6f 5f       	subi	r22, 0xFF	; 255
    3918:	7f 4f       	sbci	r23, 0xFF	; 255
    391a:	8f 4f       	sbci	r24, 0xFF	; 255
    391c:	9f 4f       	sbci	r25, 0xFF	; 255
    391e:	08 95       	ret

00003920 <_exit>:
    3920:	f8 94       	cli

00003922 <__stop_program>:
    3922:	ff cf       	rjmp	.-2      	; 0x3922 <__stop_program>
