
Lab_03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f9c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030a8  080030a8  000130a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030cc  080030cc  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  080030cc  080030cc  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030cc  080030cc  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030cc  080030cc  000130cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030d0  080030d0  000130d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080030d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000034  08003108  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  08003108  000200c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   000091fa  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d02  00000000  00000000  00029257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  0002af60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000930  00000000  00000000  0002b9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f0c  00000000  00000000  0002c2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c1db  00000000  00000000  000431fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824a1  00000000  00000000  0004f3d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1878  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000282c  00000000  00000000  000d18c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000034 	.word	0x20000034
 8000128:	00000000 	.word	0x00000000
 800012c:	08003090 	.word	0x08003090

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000038 	.word	0x20000038
 8000148:	08003090 	.word	0x08003090

0800014c <display7SEG_1>:
 */

#include "main.h"
#include "7_segment.h"

void display7SEG_1 (int counter){	//display counter for traffic led group 1
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	int digit_1 = counter/10;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4abd      	ldr	r2, [pc, #756]	; (800044c <display7SEG_1+0x300>)
 8000158:	fb82 1203 	smull	r1, r2, r2, r3
 800015c:	1092      	asrs	r2, r2, #2
 800015e:	17db      	asrs	r3, r3, #31
 8000160:	1ad3      	subs	r3, r2, r3
 8000162:	60fb      	str	r3, [r7, #12]
	int digit_2 = counter%10;
 8000164:	687a      	ldr	r2, [r7, #4]
 8000166:	4bb9      	ldr	r3, [pc, #740]	; (800044c <display7SEG_1+0x300>)
 8000168:	fb83 1302 	smull	r1, r3, r3, r2
 800016c:	1099      	asrs	r1, r3, #2
 800016e:	17d3      	asrs	r3, r2, #31
 8000170:	1ac9      	subs	r1, r1, r3
 8000172:	460b      	mov	r3, r1
 8000174:	009b      	lsls	r3, r3, #2
 8000176:	440b      	add	r3, r1
 8000178:	005b      	lsls	r3, r3, #1
 800017a:	1ad3      	subs	r3, r2, r3
 800017c:	60bb      	str	r3, [r7, #8]

	if (digit_1 == 0){
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	2b00      	cmp	r3, #0
 8000182:	d114      	bne.n	80001ae <display7SEG_1+0x62>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 8000184:	2200      	movs	r2, #0
 8000186:	2101      	movs	r1, #1
 8000188:	48b1      	ldr	r0, [pc, #708]	; (8000450 <display7SEG_1+0x304>)
 800018a:	f001 ff5e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800018e:	2200      	movs	r2, #0
 8000190:	2102      	movs	r1, #2
 8000192:	48af      	ldr	r0, [pc, #700]	; (8000450 <display7SEG_1+0x304>)
 8000194:	f001 ff59 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000198:	2200      	movs	r2, #0
 800019a:	2104      	movs	r1, #4
 800019c:	48ac      	ldr	r0, [pc, #688]	; (8000450 <display7SEG_1+0x304>)
 800019e:	f001 ff54 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80001a2:	2200      	movs	r2, #0
 80001a4:	2108      	movs	r1, #8
 80001a6:	48aa      	ldr	r0, [pc, #680]	; (8000450 <display7SEG_1+0x304>)
 80001a8:	f001 ff4f 	bl	800204a <HAL_GPIO_WritePin>
 80001ac:	e0d6      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 1){
 80001ae:	68fb      	ldr	r3, [r7, #12]
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d114      	bne.n	80001de <display7SEG_1+0x92>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 80001b4:	2201      	movs	r2, #1
 80001b6:	2101      	movs	r1, #1
 80001b8:	48a5      	ldr	r0, [pc, #660]	; (8000450 <display7SEG_1+0x304>)
 80001ba:	f001 ff46 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	2102      	movs	r1, #2
 80001c2:	48a3      	ldr	r0, [pc, #652]	; (8000450 <display7SEG_1+0x304>)
 80001c4:	f001 ff41 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	2104      	movs	r1, #4
 80001cc:	48a0      	ldr	r0, [pc, #640]	; (8000450 <display7SEG_1+0x304>)
 80001ce:	f001 ff3c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80001d2:	2200      	movs	r2, #0
 80001d4:	2108      	movs	r1, #8
 80001d6:	489e      	ldr	r0, [pc, #632]	; (8000450 <display7SEG_1+0x304>)
 80001d8:	f001 ff37 	bl	800204a <HAL_GPIO_WritePin>
 80001dc:	e0be      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 2){
 80001de:	68fb      	ldr	r3, [r7, #12]
 80001e0:	2b02      	cmp	r3, #2
 80001e2:	d114      	bne.n	800020e <display7SEG_1+0xc2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2101      	movs	r1, #1
 80001e8:	4899      	ldr	r0, [pc, #612]	; (8000450 <display7SEG_1+0x304>)
 80001ea:	f001 ff2e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	2102      	movs	r1, #2
 80001f2:	4897      	ldr	r0, [pc, #604]	; (8000450 <display7SEG_1+0x304>)
 80001f4:	f001 ff29 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2104      	movs	r1, #4
 80001fc:	4894      	ldr	r0, [pc, #592]	; (8000450 <display7SEG_1+0x304>)
 80001fe:	f001 ff24 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	2108      	movs	r1, #8
 8000206:	4892      	ldr	r0, [pc, #584]	; (8000450 <display7SEG_1+0x304>)
 8000208:	f001 ff1f 	bl	800204a <HAL_GPIO_WritePin>
 800020c:	e0a6      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 3){
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	2b03      	cmp	r3, #3
 8000212:	d114      	bne.n	800023e <display7SEG_1+0xf2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 8000214:	2201      	movs	r2, #1
 8000216:	2101      	movs	r1, #1
 8000218:	488d      	ldr	r0, [pc, #564]	; (8000450 <display7SEG_1+0x304>)
 800021a:	f001 ff16 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 800021e:	2201      	movs	r2, #1
 8000220:	2102      	movs	r1, #2
 8000222:	488b      	ldr	r0, [pc, #556]	; (8000450 <display7SEG_1+0x304>)
 8000224:	f001 ff11 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000228:	2200      	movs	r2, #0
 800022a:	2104      	movs	r1, #4
 800022c:	4888      	ldr	r0, [pc, #544]	; (8000450 <display7SEG_1+0x304>)
 800022e:	f001 ff0c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000232:	2200      	movs	r2, #0
 8000234:	2108      	movs	r1, #8
 8000236:	4886      	ldr	r0, [pc, #536]	; (8000450 <display7SEG_1+0x304>)
 8000238:	f001 ff07 	bl	800204a <HAL_GPIO_WritePin>
 800023c:	e08e      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 4){
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2b04      	cmp	r3, #4
 8000242:	d114      	bne.n	800026e <display7SEG_1+0x122>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 8000244:	2200      	movs	r2, #0
 8000246:	2101      	movs	r1, #1
 8000248:	4881      	ldr	r0, [pc, #516]	; (8000450 <display7SEG_1+0x304>)
 800024a:	f001 fefe 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800024e:	2200      	movs	r2, #0
 8000250:	2102      	movs	r1, #2
 8000252:	487f      	ldr	r0, [pc, #508]	; (8000450 <display7SEG_1+0x304>)
 8000254:	f001 fef9 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 8000258:	2201      	movs	r2, #1
 800025a:	2104      	movs	r1, #4
 800025c:	487c      	ldr	r0, [pc, #496]	; (8000450 <display7SEG_1+0x304>)
 800025e:	f001 fef4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	2108      	movs	r1, #8
 8000266:	487a      	ldr	r0, [pc, #488]	; (8000450 <display7SEG_1+0x304>)
 8000268:	f001 feef 	bl	800204a <HAL_GPIO_WritePin>
 800026c:	e076      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 5){
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2b05      	cmp	r3, #5
 8000272:	d114      	bne.n	800029e <display7SEG_1+0x152>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 8000274:	2201      	movs	r2, #1
 8000276:	2101      	movs	r1, #1
 8000278:	4875      	ldr	r0, [pc, #468]	; (8000450 <display7SEG_1+0x304>)
 800027a:	f001 fee6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800027e:	2200      	movs	r2, #0
 8000280:	2102      	movs	r1, #2
 8000282:	4873      	ldr	r0, [pc, #460]	; (8000450 <display7SEG_1+0x304>)
 8000284:	f001 fee1 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 8000288:	2201      	movs	r2, #1
 800028a:	2104      	movs	r1, #4
 800028c:	4870      	ldr	r0, [pc, #448]	; (8000450 <display7SEG_1+0x304>)
 800028e:	f001 fedc 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	2108      	movs	r1, #8
 8000296:	486e      	ldr	r0, [pc, #440]	; (8000450 <display7SEG_1+0x304>)
 8000298:	f001 fed7 	bl	800204a <HAL_GPIO_WritePin>
 800029c:	e05e      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 6){
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	2b06      	cmp	r3, #6
 80002a2:	d114      	bne.n	80002ce <display7SEG_1+0x182>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2101      	movs	r1, #1
 80002a8:	4869      	ldr	r0, [pc, #420]	; (8000450 <display7SEG_1+0x304>)
 80002aa:	f001 fece 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 80002ae:	2201      	movs	r2, #1
 80002b0:	2102      	movs	r1, #2
 80002b2:	4867      	ldr	r0, [pc, #412]	; (8000450 <display7SEG_1+0x304>)
 80002b4:	f001 fec9 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 80002b8:	2201      	movs	r2, #1
 80002ba:	2104      	movs	r1, #4
 80002bc:	4864      	ldr	r0, [pc, #400]	; (8000450 <display7SEG_1+0x304>)
 80002be:	f001 fec4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80002c2:	2200      	movs	r2, #0
 80002c4:	2108      	movs	r1, #8
 80002c6:	4862      	ldr	r0, [pc, #392]	; (8000450 <display7SEG_1+0x304>)
 80002c8:	f001 febf 	bl	800204a <HAL_GPIO_WritePin>
 80002cc:	e046      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 7){
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	2b07      	cmp	r3, #7
 80002d2:	d114      	bne.n	80002fe <display7SEG_1+0x1b2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	2101      	movs	r1, #1
 80002d8:	485d      	ldr	r0, [pc, #372]	; (8000450 <display7SEG_1+0x304>)
 80002da:	f001 feb6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 80002de:	2201      	movs	r2, #1
 80002e0:	2102      	movs	r1, #2
 80002e2:	485b      	ldr	r0, [pc, #364]	; (8000450 <display7SEG_1+0x304>)
 80002e4:	f001 feb1 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 80002e8:	2201      	movs	r2, #1
 80002ea:	2104      	movs	r1, #4
 80002ec:	4858      	ldr	r0, [pc, #352]	; (8000450 <display7SEG_1+0x304>)
 80002ee:	f001 feac 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80002f2:	2200      	movs	r2, #0
 80002f4:	2108      	movs	r1, #8
 80002f6:	4856      	ldr	r0, [pc, #344]	; (8000450 <display7SEG_1+0x304>)
 80002f8:	f001 fea7 	bl	800204a <HAL_GPIO_WritePin>
 80002fc:	e02e      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 8){
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	2b08      	cmp	r3, #8
 8000302:	d114      	bne.n	800032e <display7SEG_1+0x1e2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 8000304:	2200      	movs	r2, #0
 8000306:	2101      	movs	r1, #1
 8000308:	4851      	ldr	r0, [pc, #324]	; (8000450 <display7SEG_1+0x304>)
 800030a:	f001 fe9e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	2102      	movs	r1, #2
 8000312:	484f      	ldr	r0, [pc, #316]	; (8000450 <display7SEG_1+0x304>)
 8000314:	f001 fe99 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2104      	movs	r1, #4
 800031c:	484c      	ldr	r0, [pc, #304]	; (8000450 <display7SEG_1+0x304>)
 800031e:	f001 fe94 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000322:	2201      	movs	r2, #1
 8000324:	2108      	movs	r1, #8
 8000326:	484a      	ldr	r0, [pc, #296]	; (8000450 <display7SEG_1+0x304>)
 8000328:	f001 fe8f 	bl	800204a <HAL_GPIO_WritePin>
 800032c:	e016      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 9){
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	2b09      	cmp	r3, #9
 8000332:	d113      	bne.n	800035c <display7SEG_1+0x210>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 8000334:	2201      	movs	r2, #1
 8000336:	2101      	movs	r1, #1
 8000338:	4845      	ldr	r0, [pc, #276]	; (8000450 <display7SEG_1+0x304>)
 800033a:	f001 fe86 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	2102      	movs	r1, #2
 8000342:	4843      	ldr	r0, [pc, #268]	; (8000450 <display7SEG_1+0x304>)
 8000344:	f001 fe81 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	2104      	movs	r1, #4
 800034c:	4840      	ldr	r0, [pc, #256]	; (8000450 <display7SEG_1+0x304>)
 800034e:	f001 fe7c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000352:	2201      	movs	r2, #1
 8000354:	2108      	movs	r1, #8
 8000356:	483e      	ldr	r0, [pc, #248]	; (8000450 <display7SEG_1+0x304>)
 8000358:	f001 fe77 	bl	800204a <HAL_GPIO_WritePin>
	}

	if (digit_2 == 0){
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d114      	bne.n	800038c <display7SEG_1+0x240>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 8000362:	2200      	movs	r2, #0
 8000364:	2110      	movs	r1, #16
 8000366:	483a      	ldr	r0, [pc, #232]	; (8000450 <display7SEG_1+0x304>)
 8000368:	f001 fe6f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	2120      	movs	r1, #32
 8000370:	4837      	ldr	r0, [pc, #220]	; (8000450 <display7SEG_1+0x304>)
 8000372:	f001 fe6a 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	2140      	movs	r1, #64	; 0x40
 800037a:	4835      	ldr	r0, [pc, #212]	; (8000450 <display7SEG_1+0x304>)
 800037c:	f001 fe65 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000380:	2200      	movs	r2, #0
 8000382:	2180      	movs	r1, #128	; 0x80
 8000384:	4832      	ldr	r0, [pc, #200]	; (8000450 <display7SEG_1+0x304>)
 8000386:	f001 fe60 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
	}
}
 800038a:	e0da      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 1){
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	2b01      	cmp	r3, #1
 8000390:	d114      	bne.n	80003bc <display7SEG_1+0x270>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 8000392:	2201      	movs	r2, #1
 8000394:	2110      	movs	r1, #16
 8000396:	482e      	ldr	r0, [pc, #184]	; (8000450 <display7SEG_1+0x304>)
 8000398:	f001 fe57 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2120      	movs	r1, #32
 80003a0:	482b      	ldr	r0, [pc, #172]	; (8000450 <display7SEG_1+0x304>)
 80003a2:	f001 fe52 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2140      	movs	r1, #64	; 0x40
 80003aa:	4829      	ldr	r0, [pc, #164]	; (8000450 <display7SEG_1+0x304>)
 80003ac:	f001 fe4d 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2180      	movs	r1, #128	; 0x80
 80003b4:	4826      	ldr	r0, [pc, #152]	; (8000450 <display7SEG_1+0x304>)
 80003b6:	f001 fe48 	bl	800204a <HAL_GPIO_WritePin>
}
 80003ba:	e0c2      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 2){
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	2b02      	cmp	r3, #2
 80003c0:	d114      	bne.n	80003ec <display7SEG_1+0x2a0>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2110      	movs	r1, #16
 80003c6:	4822      	ldr	r0, [pc, #136]	; (8000450 <display7SEG_1+0x304>)
 80003c8:	f001 fe3f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2120      	movs	r1, #32
 80003d0:	481f      	ldr	r0, [pc, #124]	; (8000450 <display7SEG_1+0x304>)
 80003d2:	f001 fe3a 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2140      	movs	r1, #64	; 0x40
 80003da:	481d      	ldr	r0, [pc, #116]	; (8000450 <display7SEG_1+0x304>)
 80003dc:	f001 fe35 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2180      	movs	r1, #128	; 0x80
 80003e4:	481a      	ldr	r0, [pc, #104]	; (8000450 <display7SEG_1+0x304>)
 80003e6:	f001 fe30 	bl	800204a <HAL_GPIO_WritePin>
}
 80003ea:	e0aa      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 3){
 80003ec:	68bb      	ldr	r3, [r7, #8]
 80003ee:	2b03      	cmp	r3, #3
 80003f0:	d114      	bne.n	800041c <display7SEG_1+0x2d0>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 80003f2:	2201      	movs	r2, #1
 80003f4:	2110      	movs	r1, #16
 80003f6:	4816      	ldr	r0, [pc, #88]	; (8000450 <display7SEG_1+0x304>)
 80003f8:	f001 fe27 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2120      	movs	r1, #32
 8000400:	4813      	ldr	r0, [pc, #76]	; (8000450 <display7SEG_1+0x304>)
 8000402:	f001 fe22 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2140      	movs	r1, #64	; 0x40
 800040a:	4811      	ldr	r0, [pc, #68]	; (8000450 <display7SEG_1+0x304>)
 800040c:	f001 fe1d 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2180      	movs	r1, #128	; 0x80
 8000414:	480e      	ldr	r0, [pc, #56]	; (8000450 <display7SEG_1+0x304>)
 8000416:	f001 fe18 	bl	800204a <HAL_GPIO_WritePin>
}
 800041a:	e092      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 4){
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	2b04      	cmp	r3, #4
 8000420:	d118      	bne.n	8000454 <display7SEG_1+0x308>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	2110      	movs	r1, #16
 8000426:	480a      	ldr	r0, [pc, #40]	; (8000450 <display7SEG_1+0x304>)
 8000428:	f001 fe0f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2120      	movs	r1, #32
 8000430:	4807      	ldr	r0, [pc, #28]	; (8000450 <display7SEG_1+0x304>)
 8000432:	f001 fe0a 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 8000436:	2201      	movs	r2, #1
 8000438:	2140      	movs	r1, #64	; 0x40
 800043a:	4805      	ldr	r0, [pc, #20]	; (8000450 <display7SEG_1+0x304>)
 800043c:	f001 fe05 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	2180      	movs	r1, #128	; 0x80
 8000444:	4802      	ldr	r0, [pc, #8]	; (8000450 <display7SEG_1+0x304>)
 8000446:	f001 fe00 	bl	800204a <HAL_GPIO_WritePin>
}
 800044a:	e07a      	b.n	8000542 <display7SEG_1+0x3f6>
 800044c:	66666667 	.word	0x66666667
 8000450:	40010c00 	.word	0x40010c00
	else if (digit_2 == 5){
 8000454:	68bb      	ldr	r3, [r7, #8]
 8000456:	2b05      	cmp	r3, #5
 8000458:	d114      	bne.n	8000484 <display7SEG_1+0x338>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 800045a:	2201      	movs	r2, #1
 800045c:	2110      	movs	r1, #16
 800045e:	483b      	ldr	r0, [pc, #236]	; (800054c <display7SEG_1+0x400>)
 8000460:	f001 fdf3 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	2120      	movs	r1, #32
 8000468:	4838      	ldr	r0, [pc, #224]	; (800054c <display7SEG_1+0x400>)
 800046a:	f001 fdee 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 800046e:	2201      	movs	r2, #1
 8000470:	2140      	movs	r1, #64	; 0x40
 8000472:	4836      	ldr	r0, [pc, #216]	; (800054c <display7SEG_1+0x400>)
 8000474:	f001 fde9 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000478:	2200      	movs	r2, #0
 800047a:	2180      	movs	r1, #128	; 0x80
 800047c:	4833      	ldr	r0, [pc, #204]	; (800054c <display7SEG_1+0x400>)
 800047e:	f001 fde4 	bl	800204a <HAL_GPIO_WritePin>
}
 8000482:	e05e      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 6){
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	2b06      	cmp	r3, #6
 8000488:	d114      	bne.n	80004b4 <display7SEG_1+0x368>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2110      	movs	r1, #16
 800048e:	482f      	ldr	r0, [pc, #188]	; (800054c <display7SEG_1+0x400>)
 8000490:	f001 fddb 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2120      	movs	r1, #32
 8000498:	482c      	ldr	r0, [pc, #176]	; (800054c <display7SEG_1+0x400>)
 800049a:	f001 fdd6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 800049e:	2201      	movs	r2, #1
 80004a0:	2140      	movs	r1, #64	; 0x40
 80004a2:	482a      	ldr	r0, [pc, #168]	; (800054c <display7SEG_1+0x400>)
 80004a4:	f001 fdd1 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2180      	movs	r1, #128	; 0x80
 80004ac:	4827      	ldr	r0, [pc, #156]	; (800054c <display7SEG_1+0x400>)
 80004ae:	f001 fdcc 	bl	800204a <HAL_GPIO_WritePin>
}
 80004b2:	e046      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 7){
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	2b07      	cmp	r3, #7
 80004b8:	d114      	bne.n	80004e4 <display7SEG_1+0x398>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 80004ba:	2201      	movs	r2, #1
 80004bc:	2110      	movs	r1, #16
 80004be:	4823      	ldr	r0, [pc, #140]	; (800054c <display7SEG_1+0x400>)
 80004c0:	f001 fdc3 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80004c4:	2201      	movs	r2, #1
 80004c6:	2120      	movs	r1, #32
 80004c8:	4820      	ldr	r0, [pc, #128]	; (800054c <display7SEG_1+0x400>)
 80004ca:	f001 fdbe 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 80004ce:	2201      	movs	r2, #1
 80004d0:	2140      	movs	r1, #64	; 0x40
 80004d2:	481e      	ldr	r0, [pc, #120]	; (800054c <display7SEG_1+0x400>)
 80004d4:	f001 fdb9 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80004d8:	2200      	movs	r2, #0
 80004da:	2180      	movs	r1, #128	; 0x80
 80004dc:	481b      	ldr	r0, [pc, #108]	; (800054c <display7SEG_1+0x400>)
 80004de:	f001 fdb4 	bl	800204a <HAL_GPIO_WritePin>
}
 80004e2:	e02e      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 8){
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	2b08      	cmp	r3, #8
 80004e8:	d114      	bne.n	8000514 <display7SEG_1+0x3c8>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2110      	movs	r1, #16
 80004ee:	4817      	ldr	r0, [pc, #92]	; (800054c <display7SEG_1+0x400>)
 80004f0:	f001 fdab 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2120      	movs	r1, #32
 80004f8:	4814      	ldr	r0, [pc, #80]	; (800054c <display7SEG_1+0x400>)
 80004fa:	f001 fda6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2140      	movs	r1, #64	; 0x40
 8000502:	4812      	ldr	r0, [pc, #72]	; (800054c <display7SEG_1+0x400>)
 8000504:	f001 fda1 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	480f      	ldr	r0, [pc, #60]	; (800054c <display7SEG_1+0x400>)
 800050e:	f001 fd9c 	bl	800204a <HAL_GPIO_WritePin>
}
 8000512:	e016      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 9){
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	2b09      	cmp	r3, #9
 8000518:	d113      	bne.n	8000542 <display7SEG_1+0x3f6>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 800051a:	2201      	movs	r2, #1
 800051c:	2110      	movs	r1, #16
 800051e:	480b      	ldr	r0, [pc, #44]	; (800054c <display7SEG_1+0x400>)
 8000520:	f001 fd93 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	4808      	ldr	r0, [pc, #32]	; (800054c <display7SEG_1+0x400>)
 800052a:	f001 fd8e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2140      	movs	r1, #64	; 0x40
 8000532:	4806      	ldr	r0, [pc, #24]	; (800054c <display7SEG_1+0x400>)
 8000534:	f001 fd89 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000538:	2201      	movs	r2, #1
 800053a:	2180      	movs	r1, #128	; 0x80
 800053c:	4803      	ldr	r0, [pc, #12]	; (800054c <display7SEG_1+0x400>)
 800053e:	f001 fd84 	bl	800204a <HAL_GPIO_WritePin>
}
 8000542:	bf00      	nop
 8000544:	3710      	adds	r7, #16
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40010c00 	.word	0x40010c00

08000550 <display7SEG_2>:

void display7SEG_2 (int counter){	//display counter for traffic led group 2
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
	int digit_1 = counter/10;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4abf      	ldr	r2, [pc, #764]	; (8000858 <display7SEG_2+0x308>)
 800055c:	fb82 1203 	smull	r1, r2, r2, r3
 8000560:	1092      	asrs	r2, r2, #2
 8000562:	17db      	asrs	r3, r3, #31
 8000564:	1ad3      	subs	r3, r2, r3
 8000566:	60fb      	str	r3, [r7, #12]
	int digit_2 = counter%10;
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	4bbb      	ldr	r3, [pc, #748]	; (8000858 <display7SEG_2+0x308>)
 800056c:	fb83 1302 	smull	r1, r3, r3, r2
 8000570:	1099      	asrs	r1, r3, #2
 8000572:	17d3      	asrs	r3, r2, #31
 8000574:	1ac9      	subs	r1, r1, r3
 8000576:	460b      	mov	r3, r1
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	440b      	add	r3, r1
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	60bb      	str	r3, [r7, #8]

	if (digit_1 == 0){
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d118      	bne.n	80005ba <display7SEG_2+0x6a>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058e:	48b3      	ldr	r0, [pc, #716]	; (800085c <display7SEG_2+0x30c>)
 8000590:	f001 fd5b 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 7100 	mov.w	r1, #512	; 0x200
 800059a:	48b0      	ldr	r0, [pc, #704]	; (800085c <display7SEG_2+0x30c>)
 800059c:	f001 fd55 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005a6:	48ad      	ldr	r0, [pc, #692]	; (800085c <display7SEG_2+0x30c>)
 80005a8:	f001 fd4f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005b2:	48aa      	ldr	r0, [pc, #680]	; (800085c <display7SEG_2+0x30c>)
 80005b4:	f001 fd49 	bl	800204a <HAL_GPIO_WritePin>
 80005b8:	e0fa      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 1){
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d118      	bne.n	80005f2 <display7SEG_2+0xa2>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c6:	48a5      	ldr	r0, [pc, #660]	; (800085c <display7SEG_2+0x30c>)
 80005c8:	f001 fd3f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d2:	48a2      	ldr	r0, [pc, #648]	; (800085c <display7SEG_2+0x30c>)
 80005d4:	f001 fd39 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005de:	489f      	ldr	r0, [pc, #636]	; (800085c <display7SEG_2+0x30c>)
 80005e0:	f001 fd33 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ea:	489c      	ldr	r0, [pc, #624]	; (800085c <display7SEG_2+0x30c>)
 80005ec:	f001 fd2d 	bl	800204a <HAL_GPIO_WritePin>
 80005f0:	e0de      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 2){
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	d118      	bne.n	800062a <display7SEG_2+0xda>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fe:	4897      	ldr	r0, [pc, #604]	; (800085c <display7SEG_2+0x30c>)
 8000600:	f001 fd23 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 7100 	mov.w	r1, #512	; 0x200
 800060a:	4894      	ldr	r0, [pc, #592]	; (800085c <display7SEG_2+0x30c>)
 800060c:	f001 fd1d 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000616:	4891      	ldr	r0, [pc, #580]	; (800085c <display7SEG_2+0x30c>)
 8000618:	f001 fd17 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000622:	488e      	ldr	r0, [pc, #568]	; (800085c <display7SEG_2+0x30c>)
 8000624:	f001 fd11 	bl	800204a <HAL_GPIO_WritePin>
 8000628:	e0c2      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 3){
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	2b03      	cmp	r3, #3
 800062e:	d118      	bne.n	8000662 <display7SEG_2+0x112>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 8000630:	2201      	movs	r2, #1
 8000632:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000636:	4889      	ldr	r0, [pc, #548]	; (800085c <display7SEG_2+0x30c>)
 8000638:	f001 fd07 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000642:	4886      	ldr	r0, [pc, #536]	; (800085c <display7SEG_2+0x30c>)
 8000644:	f001 fd01 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800064e:	4883      	ldr	r0, [pc, #524]	; (800085c <display7SEG_2+0x30c>)
 8000650:	f001 fcfb 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800065a:	4880      	ldr	r0, [pc, #512]	; (800085c <display7SEG_2+0x30c>)
 800065c:	f001 fcf5 	bl	800204a <HAL_GPIO_WritePin>
 8000660:	e0a6      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 4){
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	2b04      	cmp	r3, #4
 8000666:	d118      	bne.n	800069a <display7SEG_2+0x14a>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066e:	487b      	ldr	r0, [pc, #492]	; (800085c <display7SEG_2+0x30c>)
 8000670:	f001 fceb 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 7100 	mov.w	r1, #512	; 0x200
 800067a:	4878      	ldr	r0, [pc, #480]	; (800085c <display7SEG_2+0x30c>)
 800067c:	f001 fce5 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000686:	4875      	ldr	r0, [pc, #468]	; (800085c <display7SEG_2+0x30c>)
 8000688:	f001 fcdf 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000692:	4872      	ldr	r0, [pc, #456]	; (800085c <display7SEG_2+0x30c>)
 8000694:	f001 fcd9 	bl	800204a <HAL_GPIO_WritePin>
 8000698:	e08a      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 5){
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b05      	cmp	r3, #5
 800069e:	d118      	bne.n	80006d2 <display7SEG_2+0x182>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a6:	486d      	ldr	r0, [pc, #436]	; (800085c <display7SEG_2+0x30c>)
 80006a8:	f001 fccf 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b2:	486a      	ldr	r0, [pc, #424]	; (800085c <display7SEG_2+0x30c>)
 80006b4:	f001 fcc9 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006be:	4867      	ldr	r0, [pc, #412]	; (800085c <display7SEG_2+0x30c>)
 80006c0:	f001 fcc3 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ca:	4864      	ldr	r0, [pc, #400]	; (800085c <display7SEG_2+0x30c>)
 80006cc:	f001 fcbd 	bl	800204a <HAL_GPIO_WritePin>
 80006d0:	e06e      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 6){
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d118      	bne.n	800070a <display7SEG_2+0x1ba>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006de:	485f      	ldr	r0, [pc, #380]	; (800085c <display7SEG_2+0x30c>)
 80006e0:	f001 fcb3 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006ea:	485c      	ldr	r0, [pc, #368]	; (800085c <display7SEG_2+0x30c>)
 80006ec:	f001 fcad 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f6:	4859      	ldr	r0, [pc, #356]	; (800085c <display7SEG_2+0x30c>)
 80006f8:	f001 fca7 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000702:	4856      	ldr	r0, [pc, #344]	; (800085c <display7SEG_2+0x30c>)
 8000704:	f001 fca1 	bl	800204a <HAL_GPIO_WritePin>
 8000708:	e052      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 7){
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	2b07      	cmp	r3, #7
 800070e:	d118      	bne.n	8000742 <display7SEG_2+0x1f2>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000716:	4851      	ldr	r0, [pc, #324]	; (800085c <display7SEG_2+0x30c>)
 8000718:	f001 fc97 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 800071c:	2201      	movs	r2, #1
 800071e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000722:	484e      	ldr	r0, [pc, #312]	; (800085c <display7SEG_2+0x30c>)
 8000724:	f001 fc91 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 8000728:	2201      	movs	r2, #1
 800072a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800072e:	484b      	ldr	r0, [pc, #300]	; (800085c <display7SEG_2+0x30c>)
 8000730:	f001 fc8b 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800073a:	4848      	ldr	r0, [pc, #288]	; (800085c <display7SEG_2+0x30c>)
 800073c:	f001 fc85 	bl	800204a <HAL_GPIO_WritePin>
 8000740:	e036      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 8){
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	2b08      	cmp	r3, #8
 8000746:	d118      	bne.n	800077a <display7SEG_2+0x22a>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800074e:	4843      	ldr	r0, [pc, #268]	; (800085c <display7SEG_2+0x30c>)
 8000750:	f001 fc7b 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 7100 	mov.w	r1, #512	; 0x200
 800075a:	4840      	ldr	r0, [pc, #256]	; (800085c <display7SEG_2+0x30c>)
 800075c:	f001 fc75 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000766:	483d      	ldr	r0, [pc, #244]	; (800085c <display7SEG_2+0x30c>)
 8000768:	f001 fc6f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800076c:	2201      	movs	r2, #1
 800076e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000772:	483a      	ldr	r0, [pc, #232]	; (800085c <display7SEG_2+0x30c>)
 8000774:	f001 fc69 	bl	800204a <HAL_GPIO_WritePin>
 8000778:	e01a      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 9){
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	2b09      	cmp	r3, #9
 800077e:	d117      	bne.n	80007b0 <display7SEG_2+0x260>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 8000780:	2201      	movs	r2, #1
 8000782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000786:	4835      	ldr	r0, [pc, #212]	; (800085c <display7SEG_2+0x30c>)
 8000788:	f001 fc5f 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000792:	4832      	ldr	r0, [pc, #200]	; (800085c <display7SEG_2+0x30c>)
 8000794:	f001 fc59 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800079e:	482f      	ldr	r0, [pc, #188]	; (800085c <display7SEG_2+0x30c>)
 80007a0:	f001 fc53 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 80007a4:	2201      	movs	r2, #1
 80007a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007aa:	482c      	ldr	r0, [pc, #176]	; (800085c <display7SEG_2+0x30c>)
 80007ac:	f001 fc4d 	bl	800204a <HAL_GPIO_WritePin>
	}

	if (digit_2 == 0){
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d118      	bne.n	80007e8 <display7SEG_2+0x298>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007bc:	4827      	ldr	r0, [pc, #156]	; (800085c <display7SEG_2+0x30c>)
 80007be:	f001 fc44 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c8:	4824      	ldr	r0, [pc, #144]	; (800085c <display7SEG_2+0x30c>)
 80007ca:	f001 fc3e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d4:	4821      	ldr	r0, [pc, #132]	; (800085c <display7SEG_2+0x30c>)
 80007d6:	f001 fc38 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007e0:	481e      	ldr	r0, [pc, #120]	; (800085c <display7SEG_2+0x30c>)
 80007e2:	f001 fc32 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
	}
}
 80007e6:	e0fe      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 1){
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d118      	bne.n	8000820 <display7SEG_2+0x2d0>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007f4:	4819      	ldr	r0, [pc, #100]	; (800085c <display7SEG_2+0x30c>)
 80007f6:	f001 fc28 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000800:	4816      	ldr	r0, [pc, #88]	; (800085c <display7SEG_2+0x30c>)
 8000802:	f001 fc22 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800080c:	4813      	ldr	r0, [pc, #76]	; (800085c <display7SEG_2+0x30c>)
 800080e:	f001 fc1c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000818:	4810      	ldr	r0, [pc, #64]	; (800085c <display7SEG_2+0x30c>)
 800081a:	f001 fc16 	bl	800204a <HAL_GPIO_WritePin>
}
 800081e:	e0e2      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 2){
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	2b02      	cmp	r3, #2
 8000824:	d11c      	bne.n	8000860 <display7SEG_2+0x310>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800082c:	480b      	ldr	r0, [pc, #44]	; (800085c <display7SEG_2+0x30c>)
 800082e:	f001 fc0c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 8000832:	2201      	movs	r2, #1
 8000834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000838:	4808      	ldr	r0, [pc, #32]	; (800085c <display7SEG_2+0x30c>)
 800083a:	f001 fc06 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <display7SEG_2+0x30c>)
 8000846:	f001 fc00 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000850:	4802      	ldr	r0, [pc, #8]	; (800085c <display7SEG_2+0x30c>)
 8000852:	f001 fbfa 	bl	800204a <HAL_GPIO_WritePin>
}
 8000856:	e0c6      	b.n	80009e6 <display7SEG_2+0x496>
 8000858:	66666667 	.word	0x66666667
 800085c:	40010c00 	.word	0x40010c00
	else if (digit_2 == 3){
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	2b03      	cmp	r3, #3
 8000864:	d118      	bne.n	8000898 <display7SEG_2+0x348>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 8000866:	2201      	movs	r2, #1
 8000868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086c:	4860      	ldr	r0, [pc, #384]	; (80009f0 <display7SEG_2+0x4a0>)
 800086e:	f001 fbec 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000878:	485d      	ldr	r0, [pc, #372]	; (80009f0 <display7SEG_2+0x4a0>)
 800087a:	f001 fbe6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000884:	485a      	ldr	r0, [pc, #360]	; (80009f0 <display7SEG_2+0x4a0>)
 8000886:	f001 fbe0 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000890:	4857      	ldr	r0, [pc, #348]	; (80009f0 <display7SEG_2+0x4a0>)
 8000892:	f001 fbda 	bl	800204a <HAL_GPIO_WritePin>
}
 8000896:	e0a6      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 4){
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	2b04      	cmp	r3, #4
 800089c:	d118      	bne.n	80008d0 <display7SEG_2+0x380>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008a4:	4852      	ldr	r0, [pc, #328]	; (80009f0 <display7SEG_2+0x4a0>)
 80008a6:	f001 fbd0 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b0:	484f      	ldr	r0, [pc, #316]	; (80009f0 <display7SEG_2+0x4a0>)
 80008b2:	f001 fbca 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 80008b6:	2201      	movs	r2, #1
 80008b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008bc:	484c      	ldr	r0, [pc, #304]	; (80009f0 <display7SEG_2+0x4a0>)
 80008be:	f001 fbc4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	4849      	ldr	r0, [pc, #292]	; (80009f0 <display7SEG_2+0x4a0>)
 80008ca:	f001 fbbe 	bl	800204a <HAL_GPIO_WritePin>
}
 80008ce:	e08a      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 5){
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	2b05      	cmp	r3, #5
 80008d4:	d118      	bne.n	8000908 <display7SEG_2+0x3b8>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 80008d6:	2201      	movs	r2, #1
 80008d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008dc:	4844      	ldr	r0, [pc, #272]	; (80009f0 <display7SEG_2+0x4a0>)
 80008de:	f001 fbb4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e8:	4841      	ldr	r0, [pc, #260]	; (80009f0 <display7SEG_2+0x4a0>)
 80008ea:	f001 fbae 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 80008ee:	2201      	movs	r2, #1
 80008f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008f4:	483e      	ldr	r0, [pc, #248]	; (80009f0 <display7SEG_2+0x4a0>)
 80008f6:	f001 fba8 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000900:	483b      	ldr	r0, [pc, #236]	; (80009f0 <display7SEG_2+0x4a0>)
 8000902:	f001 fba2 	bl	800204a <HAL_GPIO_WritePin>
}
 8000906:	e06e      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 6){
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	2b06      	cmp	r3, #6
 800090c:	d118      	bne.n	8000940 <display7SEG_2+0x3f0>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000914:	4836      	ldr	r0, [pc, #216]	; (80009f0 <display7SEG_2+0x4a0>)
 8000916:	f001 fb98 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000920:	4833      	ldr	r0, [pc, #204]	; (80009f0 <display7SEG_2+0x4a0>)
 8000922:	f001 fb92 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 8000926:	2201      	movs	r2, #1
 8000928:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800092c:	4830      	ldr	r0, [pc, #192]	; (80009f0 <display7SEG_2+0x4a0>)
 800092e:	f001 fb8c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000938:	482d      	ldr	r0, [pc, #180]	; (80009f0 <display7SEG_2+0x4a0>)
 800093a:	f001 fb86 	bl	800204a <HAL_GPIO_WritePin>
}
 800093e:	e052      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 7){
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b07      	cmp	r3, #7
 8000944:	d118      	bne.n	8000978 <display7SEG_2+0x428>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800094c:	4828      	ldr	r0, [pc, #160]	; (80009f0 <display7SEG_2+0x4a0>)
 800094e:	f001 fb7c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 8000952:	2201      	movs	r2, #1
 8000954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000958:	4825      	ldr	r0, [pc, #148]	; (80009f0 <display7SEG_2+0x4a0>)
 800095a:	f001 fb76 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000964:	4822      	ldr	r0, [pc, #136]	; (80009f0 <display7SEG_2+0x4a0>)
 8000966:	f001 fb70 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000970:	481f      	ldr	r0, [pc, #124]	; (80009f0 <display7SEG_2+0x4a0>)
 8000972:	f001 fb6a 	bl	800204a <HAL_GPIO_WritePin>
}
 8000976:	e036      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 8){
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b08      	cmp	r3, #8
 800097c:	d118      	bne.n	80009b0 <display7SEG_2+0x460>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000984:	481a      	ldr	r0, [pc, #104]	; (80009f0 <display7SEG_2+0x4a0>)
 8000986:	f001 fb60 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000990:	4817      	ldr	r0, [pc, #92]	; (80009f0 <display7SEG_2+0x4a0>)
 8000992:	f001 fb5a 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800099c:	4814      	ldr	r0, [pc, #80]	; (80009f0 <display7SEG_2+0x4a0>)
 800099e:	f001 fb54 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009a8:	4811      	ldr	r0, [pc, #68]	; (80009f0 <display7SEG_2+0x4a0>)
 80009aa:	f001 fb4e 	bl	800204a <HAL_GPIO_WritePin>
}
 80009ae:	e01a      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 9){
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	2b09      	cmp	r3, #9
 80009b4:	d117      	bne.n	80009e6 <display7SEG_2+0x496>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009bc:	480c      	ldr	r0, [pc, #48]	; (80009f0 <display7SEG_2+0x4a0>)
 80009be:	f001 fb44 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009c8:	4809      	ldr	r0, [pc, #36]	; (80009f0 <display7SEG_2+0x4a0>)
 80009ca:	f001 fb3e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009d4:	4806      	ldr	r0, [pc, #24]	; (80009f0 <display7SEG_2+0x4a0>)
 80009d6:	f001 fb38 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009e0:	4803      	ldr	r0, [pc, #12]	; (80009f0 <display7SEG_2+0x4a0>)
 80009e2:	f001 fb32 	bl	800204a <HAL_GPIO_WritePin>
}
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40010c00 	.word	0x40010c00

080009f4 <display7SEG_mode>:

void display7SEG_mode (int counter){	//display mode
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	if (counter == 1){
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d118      	bne.n	8000a34 <display7SEG_mode+0x40>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, SET);
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a08:	4836      	ldr	r0, [pc, #216]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a0a:	f001 fb1e 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a14:	4833      	ldr	r0, [pc, #204]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a16:	f001 fb18 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a20:	4830      	ldr	r0, [pc, #192]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a22:	f001 fb12 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a2c:	482d      	ldr	r0, [pc, #180]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a2e:	f001 fb0c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, RESET);
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, RESET);
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, SET);
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
	}
}
 8000a32:	e052      	b.n	8000ada <display7SEG_mode+0xe6>
	else if (counter == 2){
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d118      	bne.n	8000a6c <display7SEG_mode+0x78>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a40:	4828      	ldr	r0, [pc, #160]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a42:	f001 fb02 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, SET);
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a4c:	4825      	ldr	r0, [pc, #148]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a4e:	f001 fafc 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a58:	4822      	ldr	r0, [pc, #136]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a5a:	f001 faf6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a64:	481f      	ldr	r0, [pc, #124]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a66:	f001 faf0 	bl	800204a <HAL_GPIO_WritePin>
}
 8000a6a:	e036      	b.n	8000ada <display7SEG_mode+0xe6>
	else if (counter == 3){
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d118      	bne.n	8000aa4 <display7SEG_mode+0xb0>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a78:	481a      	ldr	r0, [pc, #104]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a7a:	f001 fae6 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a84:	4817      	ldr	r0, [pc, #92]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a86:	f001 fae0 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a90:	4814      	ldr	r0, [pc, #80]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a92:	f001 fada 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a9c:	4811      	ldr	r0, [pc, #68]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a9e:	f001 fad4 	bl	800204a <HAL_GPIO_WritePin>
}
 8000aa2:	e01a      	b.n	8000ada <display7SEG_mode+0xe6>
	else if (counter == 4){
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d117      	bne.n	8000ada <display7SEG_mode+0xe6>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ab0:	480c      	ldr	r0, [pc, #48]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000ab2:	f001 faca 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000abc:	4809      	ldr	r0, [pc, #36]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000abe:	f001 fac4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, SET);
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac8:	4806      	ldr	r0, [pc, #24]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000aca:	f001 fabe 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ad4:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000ad6:	f001 fab8 	bl	800204a <HAL_GPIO_WritePin>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40010800 	.word	0x40010800

08000ae8 <button_reading>:

// we define counter for automatically increasing the value after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS] = {DURATION_FOR_AUTO_DECREASING, DURATION_FOR_AUTO_DECREASING, DURATION_FOR_AUTO_DECREASING};

void button_reading (void)
{
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
	for (char i = 0; i < N0_OF_BUTTONS; i++)
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]
 8000af2:	e087      	b.n	8000c04 <button_reading+0x11c>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000af4:	79fa      	ldrb	r2, [r7, #7]
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	4947      	ldr	r1, [pc, #284]	; (8000c18 <button_reading+0x130>)
 8000afa:	5c89      	ldrb	r1, [r1, r2]
 8000afc:	4a47      	ldr	r2, [pc, #284]	; (8000c1c <button_reading+0x134>)
 8000afe:	54d1      	strb	r1, [r2, r3]
		switch (i)
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d01b      	beq.n	8000b3e <button_reading+0x56>
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	dc24      	bgt.n	8000b54 <button_reading+0x6c>
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <button_reading+0x2c>
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d00a      	beq.n	8000b28 <button_reading+0x40>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
				break;
			default:
				break;
 8000b12:	e01f      	b.n	8000b54 <button_reading+0x6c>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000b14:	79fc      	ldrb	r4, [r7, #7]
 8000b16:	2180      	movs	r1, #128	; 0x80
 8000b18:	4841      	ldr	r0, [pc, #260]	; (8000c20 <button_reading+0x138>)
 8000b1a:	f001 fa7f 	bl	800201c <HAL_GPIO_ReadPin>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b3d      	ldr	r3, [pc, #244]	; (8000c18 <button_reading+0x130>)
 8000b24:	551a      	strb	r2, [r3, r4]
				break;
 8000b26:	e016      	b.n	8000b56 <button_reading+0x6e>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000b28:	79fc      	ldrb	r4, [r7, #7]
 8000b2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b2e:	483c      	ldr	r0, [pc, #240]	; (8000c20 <button_reading+0x138>)
 8000b30:	f001 fa74 	bl	800201c <HAL_GPIO_ReadPin>
 8000b34:	4603      	mov	r3, r0
 8000b36:	461a      	mov	r2, r3
 8000b38:	4b37      	ldr	r3, [pc, #220]	; (8000c18 <button_reading+0x130>)
 8000b3a:	551a      	strb	r2, [r3, r4]
				break;
 8000b3c:	e00b      	b.n	8000b56 <button_reading+0x6e>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8000b3e:	79fc      	ldrb	r4, [r7, #7]
 8000b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b44:	4836      	ldr	r0, [pc, #216]	; (8000c20 <button_reading+0x138>)
 8000b46:	f001 fa69 	bl	800201c <HAL_GPIO_ReadPin>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b32      	ldr	r3, [pc, #200]	; (8000c18 <button_reading+0x130>)
 8000b50:	551a      	strb	r2, [r3, r4]
				break;
 8000b52:	e000      	b.n	8000b56 <button_reading+0x6e>
				break;
 8000b54:	bf00      	nop
		}
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4a2f      	ldr	r2, [pc, #188]	; (8000c18 <button_reading+0x130>)
 8000b5a:	5cd2      	ldrb	r2, [r2, r3]
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	492f      	ldr	r1, [pc, #188]	; (8000c1c <button_reading+0x134>)
 8000b60:	5ccb      	ldrb	r3, [r1, r3]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d14b      	bne.n	8000bfe <button_reading+0x116>
		{
			if(debounceButtonBuffer2[i] != debounceButtonBuffer3[i])
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4a2c      	ldr	r2, [pc, #176]	; (8000c1c <button_reading+0x134>)
 8000b6a:	5cd2      	ldrb	r2, [r2, r3]
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	492d      	ldr	r1, [pc, #180]	; (8000c24 <button_reading+0x13c>)
 8000b70:	5ccb      	ldrb	r3, [r1, r3]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d014      	beq.n	8000ba0 <button_reading+0xb8>
			{
				debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000b76:	79fa      	ldrb	r2, [r7, #7]
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	4928      	ldr	r1, [pc, #160]	; (8000c1c <button_reading+0x134>)
 8000b7c:	5c89      	ldrb	r1, [r1, r2]
 8000b7e:	4a29      	ldr	r2, [pc, #164]	; (8000c24 <button_reading+0x13c>)
 8000b80:	54d1      	strb	r1, [r2, r3]
				if(debounceButtonBuffer3[i] == BUTTON_IS_PRESSED)
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	4a27      	ldr	r2, [pc, #156]	; (8000c24 <button_reading+0x13c>)
 8000b86:	5cd3      	ldrb	r3, [r2, r3]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d138      	bne.n	8000bfe <button_reading+0x116>
				{
					buttonBuffer[i] = BUTTON_IS_PRESSED;
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	4a26      	ldr	r2, [pc, #152]	; (8000c28 <button_reading+0x140>)
 8000b90:	2100      	movs	r1, #0
 8000b92:	54d1      	strb	r1, [r2, r3]
					counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	4a25      	ldr	r2, [pc, #148]	; (8000c2c <button_reading+0x144>)
 8000b98:	2164      	movs	r1, #100	; 0x64
 8000b9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b9e:	e02e      	b.n	8000bfe <button_reading+0x116>
				}
			}
			else
			{
				counterForButtonPress1s[i]--;
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a22      	ldr	r2, [pc, #136]	; (8000c2c <button_reading+0x144>)
 8000ba4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ba8:	3a01      	subs	r2, #1
 8000baa:	b291      	uxth	r1, r2
 8000bac:	4a1f      	ldr	r2, [pc, #124]	; (8000c2c <button_reading+0x144>)
 8000bae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == 0)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	4a1d      	ldr	r2, [pc, #116]	; (8000c2c <button_reading+0x144>)
 8000bb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d11f      	bne.n	8000bfe <button_reading+0x116>
				{
					if(debounceButtonBuffer3[i] == BUTTON_IS_PRESSED)
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	4a18      	ldr	r2, [pc, #96]	; (8000c24 <button_reading+0x13c>)
 8000bc2:	5cd3      	ldrb	r3, [r2, r3]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d10c      	bne.n	8000be2 <button_reading+0xfa>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	4a18      	ldr	r2, [pc, #96]	; (8000c2c <button_reading+0x144>)
 8000bcc:	2164      	movs	r1, #100	; 0x64
 8000bce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <button_reading+0x140>)
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	54d1      	strb	r1, [r2, r3]
						flagForButtonPress1s[i] = 1;
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	4a14      	ldr	r2, [pc, #80]	; (8000c30 <button_reading+0x148>)
 8000bde:	2101      	movs	r1, #1
 8000be0:	54d1      	strb	r1, [r2, r3]
					}

					if(debounceButtonBuffer3[i] == BUTTON_IS_RELEASED)
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	4a0f      	ldr	r2, [pc, #60]	; (8000c24 <button_reading+0x13c>)
 8000be6:	5cd3      	ldrb	r3, [r2, r3]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d108      	bne.n	8000bfe <button_reading+0x116>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	4a0f      	ldr	r2, [pc, #60]	; (8000c2c <button_reading+0x144>)
 8000bf0:	2164      	movs	r1, #100	; 0x64
 8000bf2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						flagForButtonPress1s[i] = 0;
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	4a0d      	ldr	r2, [pc, #52]	; (8000c30 <button_reading+0x148>)
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	54d1      	strb	r1, [r2, r3]
	for (char i = 0; i < N0_OF_BUTTONS; i++)
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	3301      	adds	r3, #1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	f67f af74 	bls.w	8000af4 <button_reading+0xc>
					}
				}
			}
		}
	}
}
 8000c0c:	bf00      	nop
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd90      	pop	{r4, r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000010 	.word	0x20000010
 8000c1c:	20000014 	.word	0x20000014
 8000c20:	40010800 	.word	0x40010800
 8000c24:	20000018 	.word	0x20000018
 8000c28:	2000000c 	.word	0x2000000c
 8000c2c:	2000001c 	.word	0x2000001c
 8000c30:	2000005c 	.word	0x2000005c

08000c34 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d901      	bls.n	8000c48 <is_button_pressed+0x14>
 8000c44:	2300      	movs	r3, #0
 8000c46:	e00d      	b.n	8000c64 <is_button_pressed+0x30>
	GPIO_PinState new = buttonBuffer[index];
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	4a09      	ldr	r2, [pc, #36]	; (8000c70 <is_button_pressed+0x3c>)
 8000c4c:	5cd3      	ldrb	r3, [r2, r3]
 8000c4e:	73fb      	strb	r3, [r7, #15]
	buttonBuffer[index] = BUTTON_IS_RELEASED;
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	4a07      	ldr	r2, [pc, #28]	; (8000c70 <is_button_pressed+0x3c>)
 8000c54:	2101      	movs	r1, #1
 8000c56:	54d1      	strb	r1, [r2, r3]
	return (new == BUTTON_IS_PRESSED);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	bf0c      	ite	eq
 8000c5e:	2301      	moveq	r3, #1
 8000c60:	2300      	movne	r3, #0
 8000c62:	b2db      	uxtb	r3, r3
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bc80      	pop	{r7}
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	2000000c 	.word	0x2000000c

08000c74 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0xff;
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	2b02      	cmp	r3, #2
 8000c82:	d901      	bls.n	8000c88 <is_button_pressed_1s+0x14>
 8000c84:	23ff      	movs	r3, #255	; 0xff
 8000c86:	e00d      	b.n	8000ca4 <is_button_pressed_1s+0x30>
	uint8_t new = flagForButtonPress1s[index];
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	4a09      	ldr	r2, [pc, #36]	; (8000cb0 <is_button_pressed_1s+0x3c>)
 8000c8c:	5cd3      	ldrb	r3, [r2, r3]
 8000c8e:	73fb      	strb	r3, [r7, #15]
	flagForButtonPress1s[index] = 0;
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	4a07      	ldr	r2, [pc, #28]	; (8000cb0 <is_button_pressed_1s+0x3c>)
 8000c94:	2100      	movs	r1, #0
 8000c96:	54d1      	strb	r1, [r2, r3]
	return (new == 1);
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	bf0c      	ite	eq
 8000c9e:	2301      	moveq	r3, #1
 8000ca0:	2300      	movne	r3, #0
 8000ca2:	b2db      	uxtb	r3, r3
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	2000005c 	.word	0x2000005c

08000cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cb8:	f000 fec4 	bl	8001a44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cbc:	f000 f812 	bl	8000ce4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc0:	f000 f898 	bl	8000df4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cc4:	f000 f84a 	bl	8000d5c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2 );
 8000cc8:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <main+0x2c>)
 8000cca:	f001 fe1d 	bl	8002908 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  runMode1();
 8000cce:	f000 f90b 	bl	8000ee8 <runMode1>
	  runMode2();
 8000cd2:	f000 fb53 	bl	800137c <runMode2>
	  runMode3();
 8000cd6:	f000 fbff 	bl	80014d8 <runMode3>
	  runMode4();
 8000cda:	f000 fcab 	bl	8001634 <runMode4>
	  runMode1();
 8000cde:	e7f6      	b.n	8000cce <main+0x1a>
 8000ce0:	20000060 	.word	0x20000060

08000ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b090      	sub	sp, #64	; 0x40
 8000ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cea:	f107 0318 	add.w	r3, r7, #24
 8000cee:	2228      	movs	r2, #40	; 0x28
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f002 f9c4 	bl	8003080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0e:	2310      	movs	r3, #16
 8000d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d12:	2300      	movs	r3, #0
 8000d14:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d16:	f107 0318 	add.w	r3, r7, #24
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f001 f9c6 	bl	80020ac <HAL_RCC_OscConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d26:	f000 f8da 	bl	8000ede <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2a:	230f      	movs	r3, #15
 8000d2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	2100      	movs	r1, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f001 fc34 	bl	80025b0 <HAL_RCC_ClockConfig>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d4e:	f000 f8c6 	bl	8000ede <Error_Handler>
  }
}
 8000d52:	bf00      	nop
 8000d54:	3740      	adds	r7, #64	; 0x40
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d62:	f107 0308 	add.w	r3, r7, #8
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d70:	463b      	mov	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d82:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d88:	4b19      	ldr	r3, [pc, #100]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d90:	2209      	movs	r2, #9
 8000d92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d94:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000da0:	4813      	ldr	r0, [pc, #76]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000da2:	f001 fd61 	bl	8002868 <HAL_TIM_Base_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000dac:	f000 f897 	bl	8000ede <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000db4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000db6:	f107 0308 	add.w	r3, r7, #8
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480c      	ldr	r0, [pc, #48]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000dbe:	f001 fef7 	bl	8002bb0 <HAL_TIM_ConfigClockSource>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dc8:	f000 f889 	bl	8000ede <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dd4:	463b      	mov	r3, r7
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4805      	ldr	r0, [pc, #20]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000dda:	f002 f8c3 	bl	8002f64 <HAL_TIMEx_MasterConfigSynchronization>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000de4:	f000 f87b 	bl	8000ede <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000de8:	bf00      	nop
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20000060 	.word	0x20000060

08000df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfa:	f107 0308 	add.w	r3, r7, #8
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]
 8000e06:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	4b29      	ldr	r3, [pc, #164]	; (8000eb0 <MX_GPIO_Init+0xbc>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a28      	ldr	r2, [pc, #160]	; (8000eb0 <MX_GPIO_Init+0xbc>)
 8000e0e:	f043 0304 	orr.w	r3, r3, #4
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b26      	ldr	r3, [pc, #152]	; (8000eb0 <MX_GPIO_Init+0xbc>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0304 	and.w	r3, r3, #4
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e20:	4b23      	ldr	r3, [pc, #140]	; (8000eb0 <MX_GPIO_Init+0xbc>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a22      	ldr	r2, [pc, #136]	; (8000eb0 <MX_GPIO_Init+0xbc>)
 8000e26:	f043 0308 	orr.w	r3, r3, #8
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <MX_GPIO_Init+0xbc>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0308 	and.w	r3, r3, #8
 8000e34:	603b      	str	r3, [r7, #0]
 8000e36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f64f 017e 	movw	r1, #63614	; 0xf87e
 8000e3e:	481d      	ldr	r0, [pc, #116]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e40:	f001 f903 	bl	800204a <HAL_GPIO_WritePin>
                          |YELLOW_2_Pin|GREEN_2_Pin|MODE_A_Pin|MODE_B_Pin
                          |MODE_C_Pin|MODE_D_Pin|test_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|C3_Pin
 8000e44:	2200      	movs	r2, #0
 8000e46:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e4a:	481b      	ldr	r0, [pc, #108]	; (8000eb8 <MX_GPIO_Init+0xc4>)
 8000e4c:	f001 f8fd 	bl	800204a <HAL_GPIO_WritePin>
                          |C2_Pin|D2_Pin|A3_Pin|B3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_1_Pin YELLOW_1_Pin GREEN_1_Pin RED_2_Pin
                           YELLOW_2_Pin GREEN_2_Pin MODE_A_Pin MODE_B_Pin
                           MODE_C_Pin MODE_D_Pin test_Pin */
  GPIO_InitStruct.Pin = RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000e50:	f64f 037e 	movw	r3, #63614	; 0xf87e
 8000e54:	60bb      	str	r3, [r7, #8]
                          |YELLOW_2_Pin|GREEN_2_Pin|MODE_A_Pin|MODE_B_Pin
                          |MODE_C_Pin|MODE_D_Pin|test_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0308 	add.w	r3, r7, #8
 8000e66:	4619      	mov	r1, r3
 8000e68:	4812      	ldr	r0, [pc, #72]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e6a:	f000 ff5b 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8000e6e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000e72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7c:	f107 0308 	add.w	r3, r7, #8
 8000e80:	4619      	mov	r1, r3
 8000e82:	480c      	ldr	r0, [pc, #48]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e84:	f000 ff4e 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin C3_Pin
                           D3_Pin A4_Pin B4_Pin C4_Pin
                           D4_Pin D1_Pin A2_Pin B2_Pin
                           C2_Pin D2_Pin A3_Pin B3_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|C3_Pin
 8000e88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e8c:	60bb      	str	r3, [r7, #8]
                          |D3_Pin|A4_Pin|B4_Pin|C4_Pin
                          |D4_Pin|D1_Pin|A2_Pin|B2_Pin
                          |C2_Pin|D2_Pin|A3_Pin|B3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2302      	movs	r3, #2
 8000e98:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9a:	f107 0308 	add.w	r3, r7, #8
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <MX_GPIO_Init+0xc4>)
 8000ea2:	f000 ff3f 	bl	8001d24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ea6:	bf00      	nop
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	40010800 	.word	0x40010800
 8000eb8:	40010c00 	.word	0x40010c00

08000ebc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ecc:	d101      	bne.n	8000ed2 <HAL_TIM_PeriodElapsedCallback+0x16>
		button_reading();
 8000ece:	f7ff fe0b 	bl	8000ae8 <button_reading>
	}
	timer_run();
 8000ed2:	f000 fd4f 	bl	8001974 <timer_run>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee2:	b672      	cpsid	i
}
 8000ee4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee6:	e7fe      	b.n	8000ee6 <Error_Handler+0x8>

08000ee8 <runMode1>:
 *      Author: Admin
 */

#include "mode_1.h"

void runMode1(){	//mode 1 function
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	switch(status){
 8000eec:	4b95      	ldr	r3, [pc, #596]	; (8001144 <runMode1+0x25c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b0e      	cmp	r3, #14
 8000ef2:	f200 8225 	bhi.w	8001340 <runMode1+0x458>
 8000ef6:	a201      	add	r2, pc, #4	; (adr r2, 8000efc <runMode1+0x14>)
 8000ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000efc:	08000f39 	.word	0x08000f39
 8000f00:	08001341 	.word	0x08001341
 8000f04:	08001341 	.word	0x08001341
 8000f08:	08001341 	.word	0x08001341
 8000f0c:	08001341 	.word	0x08001341
 8000f10:	08001341 	.word	0x08001341
 8000f14:	08001341 	.word	0x08001341
 8000f18:	08001341 	.word	0x08001341
 8000f1c:	08001341 	.word	0x08001341
 8000f20:	08001341 	.word	0x08001341
 8000f24:	08001341 	.word	0x08001341
 8000f28:	08000f6b 	.word	0x08000f6b
 8000f2c:	0800105b 	.word	0x0800105b
 8000f30:	08001169 	.word	0x08001169
 8000f34:	08001259 	.word	0x08001259
	case INIT:		//initial state
		count1 = red_timer;
 8000f38:	4b83      	ldr	r3, [pc, #524]	; (8001148 <runMode1+0x260>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a83      	ldr	r2, [pc, #524]	; (800114c <runMode1+0x264>)
 8000f3e:	6013      	str	r3, [r2, #0]
		count2 = green_timer;
 8000f40:	4b83      	ldr	r3, [pc, #524]	; (8001150 <runMode1+0x268>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a83      	ldr	r2, [pc, #524]	; (8001154 <runMode1+0x26c>)
 8000f46:	6013      	str	r3, [r2, #0]
		status = M1_RED_GREEN;
 8000f48:	4b7e      	ldr	r3, [pc, #504]	; (8001144 <runMode1+0x25c>)
 8000f4a:	220b      	movs	r2, #11
 8000f4c:	601a      	str	r2, [r3, #0]
		setTimer1(1000);
 8000f4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f52:	f000 fcc1 	bl	80018d8 <setTimer1>
		setTimer2(green_timer*1000);
 8000f56:	4b7e      	ldr	r3, [pc, #504]	; (8001150 <runMode1+0x268>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f5e:	fb02 f303 	mul.w	r3, r2, r3
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fcd2 	bl	800190c <setTimer2>

		break;
 8000f68:	e1f3      	b.n	8001352 <runMode1+0x46a>
	case M1_RED_GREEN:	//RED1 and GREEN2
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	487a      	ldr	r0, [pc, #488]	; (8001158 <runMode1+0x270>)
 8000f70:	f001 f86b 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2104      	movs	r1, #4
 8000f78:	4877      	ldr	r0, [pc, #476]	; (8001158 <runMode1+0x270>)
 8000f7a:	f001 f866 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2108      	movs	r1, #8
 8000f82:	4875      	ldr	r0, [pc, #468]	; (8001158 <runMode1+0x270>)
 8000f84:	f001 f861 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	4872      	ldr	r0, [pc, #456]	; (8001158 <runMode1+0x270>)
 8000f8e:	f001 f85c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2120      	movs	r1, #32
 8000f96:	4870      	ldr	r0, [pc, #448]	; (8001158 <runMode1+0x270>)
 8000f98:	f001 f857 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2140      	movs	r1, #64	; 0x40
 8000fa0:	486d      	ldr	r0, [pc, #436]	; (8001158 <runMode1+0x270>)
 8000fa2:	f001 f852 	bl	800204a <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8000fa6:	4b69      	ldr	r3, [pc, #420]	; (800114c <runMode1+0x264>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff f8ce 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 8000fb0:	4b68      	ldr	r3, [pc, #416]	; (8001154 <runMode1+0x26c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff facb 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f7ff fd1a 	bl	80009f4 <display7SEG_mode>


		if (timer1_flag == 1){	//counts decreases every second
 8000fc0:	4b66      	ldr	r3, [pc, #408]	; (800115c <runMode1+0x274>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d10d      	bne.n	8000fe4 <runMode1+0xfc>
			setTimer1(1000);
 8000fc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fcc:	f000 fc84 	bl	80018d8 <setTimer1>
			count1--;
 8000fd0:	4b5e      	ldr	r3, [pc, #376]	; (800114c <runMode1+0x264>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	4a5d      	ldr	r2, [pc, #372]	; (800114c <runMode1+0x264>)
 8000fd8:	6013      	str	r3, [r2, #0]
			count2--;
 8000fda:	4b5e      	ldr	r3, [pc, #376]	; (8001154 <runMode1+0x26c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	4a5c      	ldr	r2, [pc, #368]	; (8001154 <runMode1+0x26c>)
 8000fe2:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){	//switch state in mode 1
 8000fe4:	4b5e      	ldr	r3, [pc, #376]	; (8001160 <runMode1+0x278>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d11a      	bne.n	8001022 <runMode1+0x13a>
			status = M1_RED_YELLOW;
 8000fec:	4b55      	ldr	r3, [pc, #340]	; (8001144 <runMode1+0x25c>)
 8000fee:	220c      	movs	r2, #12
 8000ff0:	601a      	str	r2, [r3, #0]
			count1 = red_timer - green_timer;
 8000ff2:	4b55      	ldr	r3, [pc, #340]	; (8001148 <runMode1+0x260>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4b56      	ldr	r3, [pc, #344]	; (8001150 <runMode1+0x268>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	4a53      	ldr	r2, [pc, #332]	; (800114c <runMode1+0x264>)
 8000ffe:	6013      	str	r3, [r2, #0]
			count2 = yellow_timer;
 8001000:	4b58      	ldr	r3, [pc, #352]	; (8001164 <runMode1+0x27c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a53      	ldr	r2, [pc, #332]	; (8001154 <runMode1+0x26c>)
 8001006:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8001008:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800100c:	f000 fc64 	bl	80018d8 <setTimer1>
			setTimer2(yellow_timer*1000);
 8001010:	4b54      	ldr	r3, [pc, #336]	; (8001164 <runMode1+0x27c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001018:	fb02 f303 	mul.w	r3, r2, r3
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fc75 	bl	800190c <setTimer2>
		}

		if (is_button_pressed(0)){	//button 1 is pressed, switch to mode 2
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff fe06 	bl	8000c34 <is_button_pressed>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	f000 818a 	beq.w	8001344 <runMode1+0x45c>
			status = M2;
 8001030:	4b44      	ldr	r3, [pc, #272]	; (8001144 <runMode1+0x25c>)
 8001032:	2214      	movs	r2, #20
 8001034:	601a      	str	r2, [r3, #0]
			count1 = 20;
 8001036:	4b45      	ldr	r3, [pc, #276]	; (800114c <runMode1+0x264>)
 8001038:	2214      	movs	r2, #20
 800103a:	601a      	str	r2, [r3, #0]
			count2 = 0;
 800103c:	4b45      	ldr	r3, [pc, #276]	; (8001154 <runMode1+0x26c>)
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001042:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001046:	f000 fc47 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 800104a:	f246 10a8 	movw	r0, #25000	; 0x61a8
 800104e:	f000 fc5d 	bl	800190c <setTimer2>
			setTimer3(250);
 8001052:	20fa      	movs	r0, #250	; 0xfa
 8001054:	f000 fc74 	bl	8001940 <setTimer3>
		}
		break;
 8001058:	e174      	b.n	8001344 <runMode1+0x45c>
	case M1_RED_YELLOW:		//RED1 and YELLOW2
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 800105a:	2201      	movs	r2, #1
 800105c:	2102      	movs	r1, #2
 800105e:	483e      	ldr	r0, [pc, #248]	; (8001158 <runMode1+0x270>)
 8001060:	f000 fff3 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2104      	movs	r1, #4
 8001068:	483b      	ldr	r0, [pc, #236]	; (8001158 <runMode1+0x270>)
 800106a:	f000 ffee 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 800106e:	2200      	movs	r2, #0
 8001070:	2108      	movs	r1, #8
 8001072:	4839      	ldr	r0, [pc, #228]	; (8001158 <runMode1+0x270>)
 8001074:	f000 ffe9 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2110      	movs	r1, #16
 800107c:	4836      	ldr	r0, [pc, #216]	; (8001158 <runMode1+0x270>)
 800107e:	f000 ffe4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2120      	movs	r1, #32
 8001086:	4834      	ldr	r0, [pc, #208]	; (8001158 <runMode1+0x270>)
 8001088:	f000 ffdf 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	2140      	movs	r1, #64	; 0x40
 8001090:	4831      	ldr	r0, [pc, #196]	; (8001158 <runMode1+0x270>)
 8001092:	f000 ffda 	bl	800204a <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8001096:	4b2d      	ldr	r3, [pc, #180]	; (800114c <runMode1+0x264>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff f856 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 80010a0:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <runMode1+0x26c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa53 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f7ff fca2 	bl	80009f4 <display7SEG_mode>

		if (timer1_flag == 1){	//counts decreases every second
 80010b0:	4b2a      	ldr	r3, [pc, #168]	; (800115c <runMode1+0x274>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d10d      	bne.n	80010d4 <runMode1+0x1ec>
			setTimer1(1000);
 80010b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010bc:	f000 fc0c 	bl	80018d8 <setTimer1>
			count1--;
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <runMode1+0x264>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3b01      	subs	r3, #1
 80010c6:	4a21      	ldr	r2, [pc, #132]	; (800114c <runMode1+0x264>)
 80010c8:	6013      	str	r3, [r2, #0]
			count2--;
 80010ca:	4b22      	ldr	r3, [pc, #136]	; (8001154 <runMode1+0x26c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	4a20      	ldr	r2, [pc, #128]	; (8001154 <runMode1+0x26c>)
 80010d2:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){	//switch state in mode 1
 80010d4:	4b22      	ldr	r3, [pc, #136]	; (8001160 <runMode1+0x278>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d117      	bne.n	800110c <runMode1+0x224>
			status = M1_GREEN_RED;
 80010dc:	4b19      	ldr	r3, [pc, #100]	; (8001144 <runMode1+0x25c>)
 80010de:	220d      	movs	r2, #13
 80010e0:	601a      	str	r2, [r3, #0]
			count1 = green_timer;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <runMode1+0x268>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a19      	ldr	r2, [pc, #100]	; (800114c <runMode1+0x264>)
 80010e8:	6013      	str	r3, [r2, #0]
			count2 = red_timer;
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <runMode1+0x260>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a19      	ldr	r2, [pc, #100]	; (8001154 <runMode1+0x26c>)
 80010f0:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80010f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f6:	f000 fbef 	bl	80018d8 <setTimer1>
			setTimer2(green_timer * 1000);
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <runMode1+0x268>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001102:	fb02 f303 	mul.w	r3, r2, r3
 8001106:	4618      	mov	r0, r3
 8001108:	f000 fc00 	bl	800190c <setTimer2>
		}

		if (is_button_pressed(0)){	//button 1 is pressed, switch to mode 2
 800110c:	2000      	movs	r0, #0
 800110e:	f7ff fd91 	bl	8000c34 <is_button_pressed>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	f000 8117 	beq.w	8001348 <runMode1+0x460>
			status = M2;
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <runMode1+0x25c>)
 800111c:	2214      	movs	r2, #20
 800111e:	601a      	str	r2, [r3, #0]
			count1 = 20;
 8001120:	4b0a      	ldr	r3, [pc, #40]	; (800114c <runMode1+0x264>)
 8001122:	2214      	movs	r2, #20
 8001124:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <runMode1+0x26c>)
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 800112c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001130:	f000 fbd2 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 8001134:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001138:	f000 fbe8 	bl	800190c <setTimer2>
			setTimer3(250);
 800113c:	20fa      	movs	r0, #250	; 0xfa
 800113e:	f000 fbff 	bl	8001940 <setTimer3>
		}
		break;
 8001142:	e101      	b.n	8001348 <runMode1+0x460>
 8001144:	20000058 	.word	0x20000058
 8001148:	20000000 	.word	0x20000000
 800114c:	20000050 	.word	0x20000050
 8001150:	20000008 	.word	0x20000008
 8001154:	20000054 	.word	0x20000054
 8001158:	40010800 	.word	0x40010800
 800115c:	200000b4 	.word	0x200000b4
 8001160:	200000b8 	.word	0x200000b8
 8001164:	20000004 	.word	0x20000004
	case M1_GREEN_RED:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8001168:	2200      	movs	r2, #0
 800116a:	2102      	movs	r1, #2
 800116c:	487a      	ldr	r0, [pc, #488]	; (8001358 <runMode1+0x470>)
 800116e:	f000 ff6c 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8001172:	2200      	movs	r2, #0
 8001174:	2104      	movs	r1, #4
 8001176:	4878      	ldr	r0, [pc, #480]	; (8001358 <runMode1+0x470>)
 8001178:	f000 ff67 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 800117c:	2201      	movs	r2, #1
 800117e:	2108      	movs	r1, #8
 8001180:	4875      	ldr	r0, [pc, #468]	; (8001358 <runMode1+0x470>)
 8001182:	f000 ff62 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8001186:	2201      	movs	r2, #1
 8001188:	2110      	movs	r1, #16
 800118a:	4873      	ldr	r0, [pc, #460]	; (8001358 <runMode1+0x470>)
 800118c:	f000 ff5d 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	2120      	movs	r1, #32
 8001194:	4870      	ldr	r0, [pc, #448]	; (8001358 <runMode1+0x470>)
 8001196:	f000 ff58 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	2140      	movs	r1, #64	; 0x40
 800119e:	486e      	ldr	r0, [pc, #440]	; (8001358 <runMode1+0x470>)
 80011a0:	f000 ff53 	bl	800204a <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 80011a4:	4b6d      	ldr	r3, [pc, #436]	; (800135c <runMode1+0x474>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7fe ffcf 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 80011ae:	4b6c      	ldr	r3, [pc, #432]	; (8001360 <runMode1+0x478>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f9cc 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff fc1b 	bl	80009f4 <display7SEG_mode>

		if (timer1_flag == 1){	//counts decreases every second
 80011be:	4b69      	ldr	r3, [pc, #420]	; (8001364 <runMode1+0x47c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d10d      	bne.n	80011e2 <runMode1+0x2fa>
			setTimer1(1000);
 80011c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011ca:	f000 fb85 	bl	80018d8 <setTimer1>
			count1--;
 80011ce:	4b63      	ldr	r3, [pc, #396]	; (800135c <runMode1+0x474>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	4a61      	ldr	r2, [pc, #388]	; (800135c <runMode1+0x474>)
 80011d6:	6013      	str	r3, [r2, #0]
			count2--;
 80011d8:	4b61      	ldr	r3, [pc, #388]	; (8001360 <runMode1+0x478>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	3b01      	subs	r3, #1
 80011de:	4a60      	ldr	r2, [pc, #384]	; (8001360 <runMode1+0x478>)
 80011e0:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){	//switch state in mode 1
 80011e2:	4b61      	ldr	r3, [pc, #388]	; (8001368 <runMode1+0x480>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d11a      	bne.n	8001220 <runMode1+0x338>
			status = M1_YELLOW_RED;
 80011ea:	4b60      	ldr	r3, [pc, #384]	; (800136c <runMode1+0x484>)
 80011ec:	220e      	movs	r2, #14
 80011ee:	601a      	str	r2, [r3, #0]
			count1 = yellow_timer;
 80011f0:	4b5f      	ldr	r3, [pc, #380]	; (8001370 <runMode1+0x488>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a59      	ldr	r2, [pc, #356]	; (800135c <runMode1+0x474>)
 80011f6:	6013      	str	r3, [r2, #0]
			count2 = red_timer - green_timer;
 80011f8:	4b5e      	ldr	r3, [pc, #376]	; (8001374 <runMode1+0x48c>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	4b5e      	ldr	r3, [pc, #376]	; (8001378 <runMode1+0x490>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	4a57      	ldr	r2, [pc, #348]	; (8001360 <runMode1+0x478>)
 8001204:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8001206:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800120a:	f000 fb65 	bl	80018d8 <setTimer1>
			setTimer2(yellow_timer * 1000);
 800120e:	4b58      	ldr	r3, [pc, #352]	; (8001370 <runMode1+0x488>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001216:	fb02 f303 	mul.w	r3, r2, r3
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fb76 	bl	800190c <setTimer2>
		}

		if (is_button_pressed(0)){	//button 1 is pressed, switch to mode 2
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff fd07 	bl	8000c34 <is_button_pressed>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 808f 	beq.w	800134c <runMode1+0x464>
			status = M2;
 800122e:	4b4f      	ldr	r3, [pc, #316]	; (800136c <runMode1+0x484>)
 8001230:	2214      	movs	r2, #20
 8001232:	601a      	str	r2, [r3, #0]
			count1 = 20;
 8001234:	4b49      	ldr	r3, [pc, #292]	; (800135c <runMode1+0x474>)
 8001236:	2214      	movs	r2, #20
 8001238:	601a      	str	r2, [r3, #0]
			count2 = 0;
 800123a:	4b49      	ldr	r3, [pc, #292]	; (8001360 <runMode1+0x478>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001240:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001244:	f000 fb48 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 8001248:	f246 10a8 	movw	r0, #25000	; 0x61a8
 800124c:	f000 fb5e 	bl	800190c <setTimer2>
			setTimer3(250);
 8001250:	20fa      	movs	r0, #250	; 0xfa
 8001252:	f000 fb75 	bl	8001940 <setTimer3>
		}
		break;
 8001256:	e079      	b.n	800134c <runMode1+0x464>
	case M1_YELLOW_RED:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8001258:	2200      	movs	r2, #0
 800125a:	2102      	movs	r1, #2
 800125c:	483e      	ldr	r0, [pc, #248]	; (8001358 <runMode1+0x470>)
 800125e:	f000 fef4 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 8001262:	2201      	movs	r2, #1
 8001264:	2104      	movs	r1, #4
 8001266:	483c      	ldr	r0, [pc, #240]	; (8001358 <runMode1+0x470>)
 8001268:	f000 feef 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 800126c:	2200      	movs	r2, #0
 800126e:	2108      	movs	r1, #8
 8001270:	4839      	ldr	r0, [pc, #228]	; (8001358 <runMode1+0x470>)
 8001272:	f000 feea 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8001276:	2201      	movs	r2, #1
 8001278:	2110      	movs	r1, #16
 800127a:	4837      	ldr	r0, [pc, #220]	; (8001358 <runMode1+0x470>)
 800127c:	f000 fee5 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2120      	movs	r1, #32
 8001284:	4834      	ldr	r0, [pc, #208]	; (8001358 <runMode1+0x470>)
 8001286:	f000 fee0 	bl	800204a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	2140      	movs	r1, #64	; 0x40
 800128e:	4832      	ldr	r0, [pc, #200]	; (8001358 <runMode1+0x470>)
 8001290:	f000 fedb 	bl	800204a <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8001294:	4b31      	ldr	r3, [pc, #196]	; (800135c <runMode1+0x474>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7fe ff57 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 800129e:	4b30      	ldr	r3, [pc, #192]	; (8001360 <runMode1+0x478>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f954 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 80012a8:	2001      	movs	r0, #1
 80012aa:	f7ff fba3 	bl	80009f4 <display7SEG_mode>

		if (timer1_flag == 1){	//counts decreases every second
 80012ae:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <runMode1+0x47c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d10d      	bne.n	80012d2 <runMode1+0x3ea>
			setTimer1(1000);
 80012b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ba:	f000 fb0d 	bl	80018d8 <setTimer1>
			count1--;
 80012be:	4b27      	ldr	r3, [pc, #156]	; (800135c <runMode1+0x474>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	4a25      	ldr	r2, [pc, #148]	; (800135c <runMode1+0x474>)
 80012c6:	6013      	str	r3, [r2, #0]
			count2--;
 80012c8:	4b25      	ldr	r3, [pc, #148]	; (8001360 <runMode1+0x478>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	4a24      	ldr	r2, [pc, #144]	; (8001360 <runMode1+0x478>)
 80012d0:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){	//switch state in mode 1
 80012d2:	4b25      	ldr	r3, [pc, #148]	; (8001368 <runMode1+0x480>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d117      	bne.n	800130a <runMode1+0x422>
			status = M1_RED_GREEN;
 80012da:	4b24      	ldr	r3, [pc, #144]	; (800136c <runMode1+0x484>)
 80012dc:	220b      	movs	r2, #11
 80012de:	601a      	str	r2, [r3, #0]
			count1 = red_timer;
 80012e0:	4b24      	ldr	r3, [pc, #144]	; (8001374 <runMode1+0x48c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a1d      	ldr	r2, [pc, #116]	; (800135c <runMode1+0x474>)
 80012e6:	6013      	str	r3, [r2, #0]
			count2 = green_timer;
 80012e8:	4b23      	ldr	r3, [pc, #140]	; (8001378 <runMode1+0x490>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a1c      	ldr	r2, [pc, #112]	; (8001360 <runMode1+0x478>)
 80012ee:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80012f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012f4:	f000 faf0 	bl	80018d8 <setTimer1>
			setTimer2(green_timer*1000);
 80012f8:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <runMode1+0x490>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001300:	fb02 f303 	mul.w	r3, r2, r3
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fb01 	bl	800190c <setTimer2>
		}

		if (is_button_pressed(0)){	//button 1 is pressed, switch to mode 2
 800130a:	2000      	movs	r0, #0
 800130c:	f7ff fc92 	bl	8000c34 <is_button_pressed>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d01c      	beq.n	8001350 <runMode1+0x468>
			status = M2;
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <runMode1+0x484>)
 8001318:	2214      	movs	r2, #20
 800131a:	601a      	str	r2, [r3, #0]
			count1 = 20;
 800131c:	4b0f      	ldr	r3, [pc, #60]	; (800135c <runMode1+0x474>)
 800131e:	2214      	movs	r2, #20
 8001320:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <runMode1+0x478>)
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001328:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800132c:	f000 fad4 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 8001330:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001334:	f000 faea 	bl	800190c <setTimer2>
			setTimer3(250);
 8001338:	20fa      	movs	r0, #250	; 0xfa
 800133a:	f000 fb01 	bl	8001940 <setTimer3>
		}
		break;
 800133e:	e007      	b.n	8001350 <runMode1+0x468>
	default:
		break;
 8001340:	bf00      	nop
 8001342:	e006      	b.n	8001352 <runMode1+0x46a>
		break;
 8001344:	bf00      	nop
 8001346:	e004      	b.n	8001352 <runMode1+0x46a>
		break;
 8001348:	bf00      	nop
 800134a:	e002      	b.n	8001352 <runMode1+0x46a>
		break;
 800134c:	bf00      	nop
 800134e:	e000      	b.n	8001352 <runMode1+0x46a>
		break;
 8001350:	bf00      	nop
	}
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40010800 	.word	0x40010800
 800135c:	20000050 	.word	0x20000050
 8001360:	20000054 	.word	0x20000054
 8001364:	200000b4 	.word	0x200000b4
 8001368:	200000b8 	.word	0x200000b8
 800136c:	20000058 	.word	0x20000058
 8001370:	20000004 	.word	0x20000004
 8001374:	20000000 	.word	0x20000000
 8001378:	20000008 	.word	0x20000008

0800137c <runMode2>:
 *      Author: Admin
 */

#include "mode_2.h"

void runMode2(){	//mode 2
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	if (status == M2){	//check status
 8001380:	4b4b      	ldr	r3, [pc, #300]	; (80014b0 <runMode2+0x134>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b14      	cmp	r3, #20
 8001386:	f040 8090 	bne.w	80014aa <runMode2+0x12e>
		display7SEG_1(count1);
 800138a:	4b4a      	ldr	r3, [pc, #296]	; (80014b4 <runMode2+0x138>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f7fe fedc 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 8001394:	4b48      	ldr	r3, [pc, #288]	; (80014b8 <runMode2+0x13c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f8d9 	bl	8000550 <display7SEG_2>
		display7SEG_mode(2);
 800139e:	2002      	movs	r0, #2
 80013a0:	f7ff fb28 	bl	80009f4 <display7SEG_mode>

		if (timer3_flag == 1){	//set for RED led blinking 2Hz
 80013a4:	4b45      	ldr	r3, [pc, #276]	; (80014bc <runMode2+0x140>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d11e      	bne.n	80013ea <runMode2+0x6e>
			HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 80013ac:	2102      	movs	r1, #2
 80013ae:	4844      	ldr	r0, [pc, #272]	; (80014c0 <runMode2+0x144>)
 80013b0:	f000 fe63 	bl	800207a <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 80013b4:	2110      	movs	r1, #16
 80013b6:	4842      	ldr	r0, [pc, #264]	; (80014c0 <runMode2+0x144>)
 80013b8:	f000 fe5f 	bl	800207a <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2104      	movs	r1, #4
 80013c0:	483f      	ldr	r0, [pc, #252]	; (80014c0 <runMode2+0x144>)
 80013c2:	f000 fe42 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2108      	movs	r1, #8
 80013ca:	483d      	ldr	r0, [pc, #244]	; (80014c0 <runMode2+0x144>)
 80013cc:	f000 fe3d 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2120      	movs	r1, #32
 80013d4:	483a      	ldr	r0, [pc, #232]	; (80014c0 <runMode2+0x144>)
 80013d6:	f000 fe38 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	2140      	movs	r1, #64	; 0x40
 80013de:	4838      	ldr	r0, [pc, #224]	; (80014c0 <runMode2+0x144>)
 80013e0:	f000 fe33 	bl	800204a <HAL_GPIO_WritePin>
			setTimer3(250);
 80013e4:	20fa      	movs	r0, #250	; 0xfa
 80013e6:	f000 faab 	bl	8001940 <setTimer3>
		}

		if (timer1_flag == 1){	//count1 decreases every second
 80013ea:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <runMode2+0x148>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <runMode2+0x88>
			count1--;
 80013f2:	4b30      	ldr	r3, [pc, #192]	; (80014b4 <runMode2+0x138>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	4a2e      	ldr	r2, [pc, #184]	; (80014b4 <runMode2+0x138>)
 80013fa:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80013fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001400:	f000 fa6a 	bl	80018d8 <setTimer1>
		}

		if (is_button_pressed(0) || timer2_flag == 1){	//switch to mode 3 when button 1 is pressed or timer interrupt 2
 8001404:	2000      	movs	r0, #0
 8001406:	f7ff fc15 	bl	8000c34 <is_button_pressed>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d103      	bne.n	8001418 <runMode2+0x9c>
 8001410:	4b2d      	ldr	r3, [pc, #180]	; (80014c8 <runMode2+0x14c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d113      	bne.n	8001440 <runMode2+0xc4>
			status = M3;
 8001418:	4b25      	ldr	r3, [pc, #148]	; (80014b0 <runMode2+0x134>)
 800141a:	221e      	movs	r2, #30
 800141c:	601a      	str	r2, [r3, #0]
			count1 = 20;
 800141e:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <runMode2+0x138>)
 8001420:	2214      	movs	r2, #20
 8001422:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <runMode2+0x13c>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 800142a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800142e:	f000 fa53 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 8001432:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001436:	f000 fa69 	bl	800190c <setTimer2>
			setTimer3(250);
 800143a:	20fa      	movs	r0, #250	; 0xfa
 800143c:	f000 fa80 	bl	8001940 <setTimer3>
		}

		if (is_button_pressed(1) || is_button_pressed_1s(1)){	//increase value when button 2 is pressed or long pressed
 8001440:	2001      	movs	r0, #1
 8001442:	f7ff fbf7 	bl	8000c34 <is_button_pressed>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d105      	bne.n	8001458 <runMode2+0xdc>
 800144c:	2001      	movs	r0, #1
 800144e:	f7ff fc11 	bl	8000c74 <is_button_pressed_1s>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d00e      	beq.n	8001476 <runMode2+0xfa>
			if (count2 + yellow_timer + green_timer <= 99){		//red + yellow + green time not exceed 99
 8001458:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <runMode2+0x13c>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <runMode2+0x150>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	441a      	add	r2, r3
 8001462:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <runMode2+0x154>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4413      	add	r3, r2
 8001468:	2b63      	cmp	r3, #99	; 0x63
 800146a:	dc04      	bgt.n	8001476 <runMode2+0xfa>
				count2++;
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <runMode2+0x13c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	3301      	adds	r3, #1
 8001472:	4a11      	ldr	r2, [pc, #68]	; (80014b8 <runMode2+0x13c>)
 8001474:	6013      	str	r3, [r2, #0]
			}
		}
		if (is_button_pressed(2)){	//set value when button 3 is pressed
 8001476:	2002      	movs	r0, #2
 8001478:	f7ff fbdc 	bl	8000c34 <is_button_pressed>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d013      	beq.n	80014aa <runMode2+0x12e>
			count1 = count2;
 8001482:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <runMode2+0x13c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a0b      	ldr	r2, [pc, #44]	; (80014b4 <runMode2+0x138>)
 8001488:	6013      	str	r3, [r2, #0]
			red_timer = count2;
 800148a:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <runMode2+0x13c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a11      	ldr	r2, [pc, #68]	; (80014d4 <runMode2+0x158>)
 8001490:	6013      	str	r3, [r2, #0]
			setTimer2(count2*1000);
 8001492:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <runMode2+0x13c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800149a:	fb02 f303 	mul.w	r3, r2, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fa34 	bl	800190c <setTimer2>
			count2 = 0;
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <runMode2+0x13c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
		}
	}
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000058 	.word	0x20000058
 80014b4:	20000050 	.word	0x20000050
 80014b8:	20000054 	.word	0x20000054
 80014bc:	200000bc 	.word	0x200000bc
 80014c0:	40010800 	.word	0x40010800
 80014c4:	200000b4 	.word	0x200000b4
 80014c8:	200000b8 	.word	0x200000b8
 80014cc:	20000004 	.word	0x20000004
 80014d0:	20000008 	.word	0x20000008
 80014d4:	20000000 	.word	0x20000000

080014d8 <runMode3>:
 *
 *  Created on: Nov 13, 2023
 *      Author: Admin
 */
#include "mode_3.h"
void runMode3(){	//mode 3
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	if (status == M3){
 80014dc:	4b4b      	ldr	r3, [pc, #300]	; (800160c <runMode3+0x134>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b1e      	cmp	r3, #30
 80014e2:	f040 8090 	bne.w	8001606 <runMode3+0x12e>
		display7SEG_1(count1);
 80014e6:	4b4a      	ldr	r3, [pc, #296]	; (8001610 <runMode3+0x138>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7fe fe2e 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 80014f0:	4b48      	ldr	r3, [pc, #288]	; (8001614 <runMode3+0x13c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f82b 	bl	8000550 <display7SEG_2>
		display7SEG_mode(3);
 80014fa:	2003      	movs	r0, #3
 80014fc:	f7ff fa7a 	bl	80009f4 <display7SEG_mode>

		if (timer3_flag == 1){	//set for YELLOW led blinking 2Hz
 8001500:	4b45      	ldr	r3, [pc, #276]	; (8001618 <runMode3+0x140>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d11e      	bne.n	8001546 <runMode3+0x6e>
			HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8001508:	2104      	movs	r1, #4
 800150a:	4844      	ldr	r0, [pc, #272]	; (800161c <runMode3+0x144>)
 800150c:	f000 fdb5 	bl	800207a <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 8001510:	2120      	movs	r1, #32
 8001512:	4842      	ldr	r0, [pc, #264]	; (800161c <runMode3+0x144>)
 8001514:	f000 fdb1 	bl	800207a <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	2102      	movs	r1, #2
 800151c:	483f      	ldr	r0, [pc, #252]	; (800161c <runMode3+0x144>)
 800151e:	f000 fd94 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	2108      	movs	r1, #8
 8001526:	483d      	ldr	r0, [pc, #244]	; (800161c <runMode3+0x144>)
 8001528:	f000 fd8f 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	2110      	movs	r1, #16
 8001530:	483a      	ldr	r0, [pc, #232]	; (800161c <runMode3+0x144>)
 8001532:	f000 fd8a 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2140      	movs	r1, #64	; 0x40
 800153a:	4838      	ldr	r0, [pc, #224]	; (800161c <runMode3+0x144>)
 800153c:	f000 fd85 	bl	800204a <HAL_GPIO_WritePin>
			setTimer3(250);
 8001540:	20fa      	movs	r0, #250	; 0xfa
 8001542:	f000 f9fd 	bl	8001940 <setTimer3>
		}

		if (timer1_flag == 1){	//count1 decreases every second
 8001546:	4b36      	ldr	r3, [pc, #216]	; (8001620 <runMode3+0x148>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d108      	bne.n	8001560 <runMode3+0x88>
			count1--;
 800154e:	4b30      	ldr	r3, [pc, #192]	; (8001610 <runMode3+0x138>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	3b01      	subs	r3, #1
 8001554:	4a2e      	ldr	r2, [pc, #184]	; (8001610 <runMode3+0x138>)
 8001556:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8001558:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800155c:	f000 f9bc 	bl	80018d8 <setTimer1>
		}

		if (is_button_pressed(0) || timer2_flag == 1){	//switch to mode 4 when button 1 is pressed or timer interrupt 2
 8001560:	2000      	movs	r0, #0
 8001562:	f7ff fb67 	bl	8000c34 <is_button_pressed>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d103      	bne.n	8001574 <runMode3+0x9c>
 800156c:	4b2d      	ldr	r3, [pc, #180]	; (8001624 <runMode3+0x14c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d113      	bne.n	800159c <runMode3+0xc4>
			status = M4;
 8001574:	4b25      	ldr	r3, [pc, #148]	; (800160c <runMode3+0x134>)
 8001576:	2228      	movs	r2, #40	; 0x28
 8001578:	601a      	str	r2, [r3, #0]
			count1 = 20;
 800157a:	4b25      	ldr	r3, [pc, #148]	; (8001610 <runMode3+0x138>)
 800157c:	2214      	movs	r2, #20
 800157e:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8001580:	4b24      	ldr	r3, [pc, #144]	; (8001614 <runMode3+0x13c>)
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001586:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800158a:	f000 f9a5 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 800158e:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001592:	f000 f9bb 	bl	800190c <setTimer2>
			setTimer3(250);
 8001596:	20fa      	movs	r0, #250	; 0xfa
 8001598:	f000 f9d2 	bl	8001940 <setTimer3>
		}

		if (is_button_pressed(1) || is_button_pressed_1s(1)){	//set value when button 3 is pressed
 800159c:	2001      	movs	r0, #1
 800159e:	f7ff fb49 	bl	8000c34 <is_button_pressed>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d105      	bne.n	80015b4 <runMode3+0xdc>
 80015a8:	2001      	movs	r0, #1
 80015aa:	f7ff fb63 	bl	8000c74 <is_button_pressed_1s>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00e      	beq.n	80015d2 <runMode3+0xfa>
			if (red_timer + count2 + green_timer <= 99){	//red + yellow + green time not exceed 99
 80015b4:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <runMode3+0x150>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <runMode3+0x13c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	441a      	add	r2, r3
 80015be:	4b1b      	ldr	r3, [pc, #108]	; (800162c <runMode3+0x154>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4413      	add	r3, r2
 80015c4:	2b63      	cmp	r3, #99	; 0x63
 80015c6:	dc04      	bgt.n	80015d2 <runMode3+0xfa>
				count2++;
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <runMode3+0x13c>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3301      	adds	r3, #1
 80015ce:	4a11      	ldr	r2, [pc, #68]	; (8001614 <runMode3+0x13c>)
 80015d0:	6013      	str	r3, [r2, #0]
			}
		}
		if (is_button_pressed(2)){	//set value when button 3 is pressed
 80015d2:	2002      	movs	r0, #2
 80015d4:	f7ff fb2e 	bl	8000c34 <is_button_pressed>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d013      	beq.n	8001606 <runMode3+0x12e>
			count1 = count2;
 80015de:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <runMode3+0x13c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a0b      	ldr	r2, [pc, #44]	; (8001610 <runMode3+0x138>)
 80015e4:	6013      	str	r3, [r2, #0]
			yellow_timer = count2;
 80015e6:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <runMode3+0x13c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a11      	ldr	r2, [pc, #68]	; (8001630 <runMode3+0x158>)
 80015ec:	6013      	str	r3, [r2, #0]
			setTimer2(count2*1000);
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <runMode3+0x13c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015f6:	fb02 f303 	mul.w	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f986 	bl	800190c <setTimer2>
			count2 = 0;
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <runMode3+0x13c>)
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000058 	.word	0x20000058
 8001610:	20000050 	.word	0x20000050
 8001614:	20000054 	.word	0x20000054
 8001618:	200000bc 	.word	0x200000bc
 800161c:	40010800 	.word	0x40010800
 8001620:	200000b4 	.word	0x200000b4
 8001624:	200000b8 	.word	0x200000b8
 8001628:	20000000 	.word	0x20000000
 800162c:	20000008 	.word	0x20000008
 8001630:	20000004 	.word	0x20000004

08001634 <runMode4>:
 *      Author: Admin
 */

#include "mode_4.h"

void runMode4(){	//mode 4
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	if (status == M4){
 8001638:	4b5e      	ldr	r3, [pc, #376]	; (80017b4 <runMode4+0x180>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b28      	cmp	r3, #40	; 0x28
 800163e:	f040 80b7 	bne.w	80017b0 <runMode4+0x17c>
		display7SEG_1(count1);
 8001642:	4b5d      	ldr	r3, [pc, #372]	; (80017b8 <runMode4+0x184>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe fd80 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 800164c:	4b5b      	ldr	r3, [pc, #364]	; (80017bc <runMode4+0x188>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff7d 	bl	8000550 <display7SEG_2>
		display7SEG_mode(4);
 8001656:	2004      	movs	r0, #4
 8001658:	f7ff f9cc 	bl	80009f4 <display7SEG_mode>

		if (timer3_flag == 1){	//set for GREEN led blinking 2Hz
 800165c:	4b58      	ldr	r3, [pc, #352]	; (80017c0 <runMode4+0x18c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d11e      	bne.n	80016a2 <runMode4+0x6e>
			HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 8001664:	2108      	movs	r1, #8
 8001666:	4857      	ldr	r0, [pc, #348]	; (80017c4 <runMode4+0x190>)
 8001668:	f000 fd07 	bl	800207a <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GREEN_2_GPIO_Port, GREEN_2_Pin);
 800166c:	2140      	movs	r1, #64	; 0x40
 800166e:	4855      	ldr	r0, [pc, #340]	; (80017c4 <runMode4+0x190>)
 8001670:	f000 fd03 	bl	800207a <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	2104      	movs	r1, #4
 8001678:	4852      	ldr	r0, [pc, #328]	; (80017c4 <runMode4+0x190>)
 800167a:	f000 fce6 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2102      	movs	r1, #2
 8001682:	4850      	ldr	r0, [pc, #320]	; (80017c4 <runMode4+0x190>)
 8001684:	f000 fce1 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	2120      	movs	r1, #32
 800168c:	484d      	ldr	r0, [pc, #308]	; (80017c4 <runMode4+0x190>)
 800168e:	f000 fcdc 	bl	800204a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	2110      	movs	r1, #16
 8001696:	484b      	ldr	r0, [pc, #300]	; (80017c4 <runMode4+0x190>)
 8001698:	f000 fcd7 	bl	800204a <HAL_GPIO_WritePin>
			setTimer3(250);
 800169c:	20fa      	movs	r0, #250	; 0xfa
 800169e:	f000 f94f 	bl	8001940 <setTimer3>
		}

		if (timer1_flag == 1){	//count1 decreases every second
 80016a2:	4b49      	ldr	r3, [pc, #292]	; (80017c8 <runMode4+0x194>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d108      	bne.n	80016bc <runMode4+0x88>
			count1--;
 80016aa:	4b43      	ldr	r3, [pc, #268]	; (80017b8 <runMode4+0x184>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	4a41      	ldr	r2, [pc, #260]	; (80017b8 <runMode4+0x184>)
 80016b2:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80016b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016b8:	f000 f90e 	bl	80018d8 <setTimer1>
		}

		if (is_button_pressed(0) || timer2_flag == 1){	//switch to mode 1 INIT when button 1 is pressed or timer interrupt 2
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff fab9 	bl	8000c34 <is_button_pressed>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d103      	bne.n	80016d0 <runMode4+0x9c>
 80016c8:	4b40      	ldr	r3, [pc, #256]	; (80017cc <runMode4+0x198>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d113      	bne.n	80016f8 <runMode4+0xc4>
			status = INIT;
 80016d0:	4b38      	ldr	r3, [pc, #224]	; (80017b4 <runMode4+0x180>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
			count1 = 20;
 80016d6:	4b38      	ldr	r3, [pc, #224]	; (80017b8 <runMode4+0x184>)
 80016d8:	2214      	movs	r2, #20
 80016da:	601a      	str	r2, [r3, #0]
			count2 = 0;
 80016dc:	4b37      	ldr	r3, [pc, #220]	; (80017bc <runMode4+0x188>)
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80016e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016e6:	f000 f8f7 	bl	80018d8 <setTimer1>
			setTimer2(25000);
 80016ea:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80016ee:	f000 f90d 	bl	800190c <setTimer2>
			setTimer3(250);
 80016f2:	20fa      	movs	r0, #250	; 0xfa
 80016f4:	f000 f924 	bl	8001940 <setTimer3>
		}

		if (is_button_pressed(1) || is_button_pressed_1s(1)){	//set value when button 3 is pressed
 80016f8:	2001      	movs	r0, #1
 80016fa:	f7ff fa9b 	bl	8000c34 <is_button_pressed>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d105      	bne.n	8001710 <runMode4+0xdc>
 8001704:	2001      	movs	r0, #1
 8001706:	f7ff fab5 	bl	8000c74 <is_button_pressed_1s>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d00e      	beq.n	800172e <runMode4+0xfa>
			if (red_timer + yellow_timer + count2 <= 99){	//red + yellow + green time not exceed 99
 8001710:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <runMode4+0x19c>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4b2f      	ldr	r3, [pc, #188]	; (80017d4 <runMode4+0x1a0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	441a      	add	r2, r3
 800171a:	4b28      	ldr	r3, [pc, #160]	; (80017bc <runMode4+0x188>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4413      	add	r3, r2
 8001720:	2b63      	cmp	r3, #99	; 0x63
 8001722:	dc04      	bgt.n	800172e <runMode4+0xfa>
				count2++;
 8001724:	4b25      	ldr	r3, [pc, #148]	; (80017bc <runMode4+0x188>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	4a24      	ldr	r2, [pc, #144]	; (80017bc <runMode4+0x188>)
 800172c:	6013      	str	r3, [r2, #0]
			}
		}
		if (is_button_pressed(2)){	//set value when button 3 is pressed
 800172e:	2002      	movs	r0, #2
 8001730:	f7ff fa80 	bl	8000c34 <is_button_pressed>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d03a      	beq.n	80017b0 <runMode4+0x17c>
			count1 = count2;
 800173a:	4b20      	ldr	r3, [pc, #128]	; (80017bc <runMode4+0x188>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a1e      	ldr	r2, [pc, #120]	; (80017b8 <runMode4+0x184>)
 8001740:	6013      	str	r3, [r2, #0]
			green_timer = count2;
 8001742:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <runMode4+0x188>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a24      	ldr	r2, [pc, #144]	; (80017d8 <runMode4+0x1a4>)
 8001748:	6013      	str	r3, [r2, #0]
			if (red_timer > yellow_timer + green_timer){
 800174a:	4b22      	ldr	r3, [pc, #136]	; (80017d4 <runMode4+0x1a0>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <runMode4+0x1a4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	441a      	add	r2, r3
 8001754:	4b1e      	ldr	r3, [pc, #120]	; (80017d0 <runMode4+0x19c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	429a      	cmp	r2, r3
 800175a:	da0d      	bge.n	8001778 <runMode4+0x144>
				green_timer += red_timer - (yellow_timer + green_timer);
 800175c:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <runMode4+0x19c>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <runMode4+0x1a0>)
 8001762:	6819      	ldr	r1, [r3, #0]
 8001764:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <runMode4+0x1a4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	440b      	add	r3, r1
 800176a:	1ad2      	subs	r2, r2, r3
 800176c:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <runMode4+0x1a4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4413      	add	r3, r2
 8001772:	4a19      	ldr	r2, [pc, #100]	; (80017d8 <runMode4+0x1a4>)
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	e00f      	b.n	8001798 <runMode4+0x164>
			}
			else if (red_timer < yellow_timer + green_timer){
 8001778:	4b16      	ldr	r3, [pc, #88]	; (80017d4 <runMode4+0x1a0>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <runMode4+0x1a4>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	441a      	add	r2, r3
 8001782:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <runMode4+0x19c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	dd06      	ble.n	8001798 <runMode4+0x164>
				red_timer += (yellow_timer + green_timer) - red_timer;
 800178a:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <runMode4+0x1a0>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <runMode4+0x1a4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4413      	add	r3, r2
 8001794:	4a0e      	ldr	r2, [pc, #56]	; (80017d0 <runMode4+0x19c>)
 8001796:	6013      	str	r3, [r2, #0]
			}
			setTimer2(count2*1000);
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <runMode4+0x188>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017a0:	fb02 f303 	mul.w	r3, r2, r3
 80017a4:	4618      	mov	r0, r3
 80017a6:	f000 f8b1 	bl	800190c <setTimer2>
			count2 = 0;
 80017aa:	4b04      	ldr	r3, [pc, #16]	; (80017bc <runMode4+0x188>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
		}
	}
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000058 	.word	0x20000058
 80017b8:	20000050 	.word	0x20000050
 80017bc:	20000054 	.word	0x20000054
 80017c0:	200000bc 	.word	0x200000bc
 80017c4:	40010800 	.word	0x40010800
 80017c8:	200000b4 	.word	0x200000b4
 80017cc:	200000b8 	.word	0x200000b8
 80017d0:	20000000 	.word	0x20000000
 80017d4:	20000004 	.word	0x20000004
 80017d8:	20000008 	.word	0x20000008

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <HAL_MspInit+0x40>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	4a0d      	ldr	r2, [pc, #52]	; (800181c <HAL_MspInit+0x40>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6193      	str	r3, [r2, #24]
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <HAL_MspInit+0x40>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b08      	ldr	r3, [pc, #32]	; (800181c <HAL_MspInit+0x40>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	4a07      	ldr	r2, [pc, #28]	; (800181c <HAL_MspInit+0x40>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001804:	61d3      	str	r3, [r2, #28]
 8001806:	4b05      	ldr	r3, [pc, #20]	; (800181c <HAL_MspInit+0x40>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	40021000 	.word	0x40021000

08001820 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001830:	d113      	bne.n	800185a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001832:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <HAL_TIM_Base_MspInit+0x44>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	4a0b      	ldr	r2, [pc, #44]	; (8001864 <HAL_TIM_Base_MspInit+0x44>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	61d3      	str	r3, [r2, #28]
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_TIM_Base_MspInit+0x44>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2100      	movs	r1, #0
 800184e:	201c      	movs	r0, #28
 8001850:	f000 fa31 	bl	8001cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001854:	201c      	movs	r0, #28
 8001856:	f000 fa4a 	bl	8001cee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40021000 	.word	0x40021000

08001868 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800186c:	e7fe      	b.n	800186c <NMI_Handler+0x4>

0800186e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001872:	e7fe      	b.n	8001872 <HardFault_Handler+0x4>

08001874 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001878:	e7fe      	b.n	8001878 <MemManage_Handler+0x4>

0800187a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800187e:	e7fe      	b.n	800187e <BusFault_Handler+0x4>

08001880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001884:	e7fe      	b.n	8001884 <UsageFault_Handler+0x4>

08001886 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr

0800189e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr

080018aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ae:	f000 f90f 	bl	8001ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <TIM2_IRQHandler+0x10>)
 80018be:	f001 f86f 	bl	80029a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000060 	.word	0x20000060

080018cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr

080018d8 <setTimer1>:
int timer1_flag = 0;
int timer2_flag = 0;
int timer3_flag = 0;
int TIMER_CYCLE = 10;

void setTimer1(int duration){	//set timer interrupt for every second counts decrease
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 80018e0:	4b07      	ldr	r3, [pc, #28]	; (8001900 <setTimer1+0x28>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ea:	4a06      	ldr	r2, [pc, #24]	; (8001904 <setTimer1+0x2c>)
 80018ec:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <setTimer1+0x30>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	20000028 	.word	0x20000028
 8001904:	200000a8 	.word	0x200000a8
 8001908:	200000b4 	.word	0x200000b4

0800190c <setTimer2>:

void setTimer2(int duration){	//set timer interrupt for switching between state
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8001914:	4b07      	ldr	r3, [pc, #28]	; (8001934 <setTimer2+0x28>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	fb92 f3f3 	sdiv	r3, r2, r3
 800191e:	4a06      	ldr	r2, [pc, #24]	; (8001938 <setTimer2+0x2c>)
 8001920:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <setTimer2+0x30>)
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000028 	.word	0x20000028
 8001938:	200000ac 	.word	0x200000ac
 800193c:	200000b8 	.word	0x200000b8

08001940 <setTimer3>:

void setTimer3(int duration){	//set timer interrupt for 2Hz blinking led
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 8001948:	4b07      	ldr	r3, [pc, #28]	; (8001968 <setTimer3+0x28>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001952:	4a06      	ldr	r2, [pc, #24]	; (800196c <setTimer3+0x2c>)
 8001954:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <setTimer3+0x30>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000028 	.word	0x20000028
 800196c:	200000b0 	.word	0x200000b0
 8001970:	200000bc 	.word	0x200000bc

08001974 <timer_run>:

void timer_run(){
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
	if (timer1_counter > 0){
 8001978:	4b19      	ldr	r3, [pc, #100]	; (80019e0 <timer_run+0x6c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	dd0b      	ble.n	8001998 <timer_run+0x24>
		timer1_counter--;
 8001980:	4b17      	ldr	r3, [pc, #92]	; (80019e0 <timer_run+0x6c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	3b01      	subs	r3, #1
 8001986:	4a16      	ldr	r2, [pc, #88]	; (80019e0 <timer_run+0x6c>)
 8001988:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0){
 800198a:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <timer_run+0x6c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d102      	bne.n	8001998 <timer_run+0x24>
			timer1_flag = 1;
 8001992:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <timer_run+0x70>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <timer_run+0x74>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	dd0b      	ble.n	80019b8 <timer_run+0x44>
		timer2_counter--;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <timer_run+0x74>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	3b01      	subs	r3, #1
 80019a6:	4a10      	ldr	r2, [pc, #64]	; (80019e8 <timer_run+0x74>)
 80019a8:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0){
 80019aa:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <timer_run+0x74>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d102      	bne.n	80019b8 <timer_run+0x44>
			timer2_flag = 1;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <timer_run+0x78>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 80019b8:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <timer_run+0x7c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	dd0b      	ble.n	80019d8 <timer_run+0x64>
		timer3_counter--;
 80019c0:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <timer_run+0x7c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	4a0a      	ldr	r2, [pc, #40]	; (80019f0 <timer_run+0x7c>)
 80019c8:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0){
 80019ca:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <timer_run+0x7c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d102      	bne.n	80019d8 <timer_run+0x64>
			timer3_flag = 1;
 80019d2:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <timer_run+0x80>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	601a      	str	r2, [r3, #0]
		}
	}
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr
 80019e0:	200000a8 	.word	0x200000a8
 80019e4:	200000b4 	.word	0x200000b4
 80019e8:	200000ac 	.word	0x200000ac
 80019ec:	200000b8 	.word	0x200000b8
 80019f0:	200000b0 	.word	0x200000b0
 80019f4:	200000bc 	.word	0x200000bc

080019f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019f8:	f7ff ff68 	bl	80018cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019fc:	480b      	ldr	r0, [pc, #44]	; (8001a2c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019fe:	490c      	ldr	r1, [pc, #48]	; (8001a30 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a00:	4a0c      	ldr	r2, [pc, #48]	; (8001a34 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a04:	e002      	b.n	8001a0c <LoopCopyDataInit>

08001a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a0a:	3304      	adds	r3, #4

08001a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a10:	d3f9      	bcc.n	8001a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a12:	4a09      	ldr	r2, [pc, #36]	; (8001a38 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a14:	4c09      	ldr	r4, [pc, #36]	; (8001a3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a18:	e001      	b.n	8001a1e <LoopFillZerobss>

08001a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a1c:	3204      	adds	r2, #4

08001a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a20:	d3fb      	bcc.n	8001a1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a22:	f001 fb09 	bl	8003038 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a26:	f7ff f945 	bl	8000cb4 <main>
  bx lr
 8001a2a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a30:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001a34:	080030d4 	.word	0x080030d4
  ldr r2, =_sbss
 8001a38:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001a3c:	200000c4 	.word	0x200000c4

08001a40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a40:	e7fe      	b.n	8001a40 <ADC1_2_IRQHandler>
	...

08001a44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <HAL_Init+0x28>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <HAL_Init+0x28>)
 8001a4e:	f043 0310 	orr.w	r3, r3, #16
 8001a52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a54:	2003      	movs	r0, #3
 8001a56:	f000 f923 	bl	8001ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a5a:	200f      	movs	r0, #15
 8001a5c:	f000 f808 	bl	8001a70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a60:	f7ff febc 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40022000 	.word	0x40022000

08001a70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_InitTick+0x54>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b12      	ldr	r3, [pc, #72]	; (8001ac8 <HAL_InitTick+0x58>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	4619      	mov	r1, r3
 8001a82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f000 f93b 	bl	8001d0a <HAL_SYSTICK_Config>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e00e      	b.n	8001abc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b0f      	cmp	r3, #15
 8001aa2:	d80a      	bhi.n	8001aba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aac:	f000 f903 	bl	8001cb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ab0:	4a06      	ldr	r2, [pc, #24]	; (8001acc <HAL_InitTick+0x5c>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e000      	b.n	8001abc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000024 	.word	0x20000024
 8001ac8:	20000030 	.word	0x20000030
 8001acc:	2000002c 	.word	0x2000002c

08001ad0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_IncTick+0x1c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <HAL_IncTick+0x20>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4413      	add	r3, r2
 8001ae0:	4a03      	ldr	r2, [pc, #12]	; (8001af0 <HAL_IncTick+0x20>)
 8001ae2:	6013      	str	r3, [r2, #0]
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr
 8001aec:	20000030 	.word	0x20000030
 8001af0:	200000c0 	.word	0x200000c0

08001af4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return uwTick;
 8001af8:	4b02      	ldr	r3, [pc, #8]	; (8001b04 <HAL_GetTick+0x10>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	200000c0 	.word	0x200000c0

08001b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b3a:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	60d3      	str	r3, [r2, #12]
}
 8001b40:	bf00      	nop
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <__NVIC_GetPriorityGrouping+0x18>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	f003 0307 	and.w	r3, r3, #7
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	db0b      	blt.n	8001b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f003 021f 	and.w	r2, r3, #31
 8001b84:	4906      	ldr	r1, [pc, #24]	; (8001ba0 <__NVIC_EnableIRQ+0x34>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	095b      	lsrs	r3, r3, #5
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr
 8001ba0:	e000e100 	.word	0xe000e100

08001ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	6039      	str	r1, [r7, #0]
 8001bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	db0a      	blt.n	8001bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	490c      	ldr	r1, [pc, #48]	; (8001bf0 <__NVIC_SetPriority+0x4c>)
 8001bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc2:	0112      	lsls	r2, r2, #4
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	440b      	add	r3, r1
 8001bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bcc:	e00a      	b.n	8001be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	4908      	ldr	r1, [pc, #32]	; (8001bf4 <__NVIC_SetPriority+0x50>)
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	3b04      	subs	r3, #4
 8001bdc:	0112      	lsls	r2, r2, #4
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	440b      	add	r3, r1
 8001be2:	761a      	strb	r2, [r3, #24]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000e100 	.word	0xe000e100
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b089      	sub	sp, #36	; 0x24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	f1c3 0307 	rsb	r3, r3, #7
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	bf28      	it	cs
 8001c16:	2304      	movcs	r3, #4
 8001c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	2b06      	cmp	r3, #6
 8001c20:	d902      	bls.n	8001c28 <NVIC_EncodePriority+0x30>
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	3b03      	subs	r3, #3
 8001c26:	e000      	b.n	8001c2a <NVIC_EncodePriority+0x32>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43da      	mvns	r2, r3
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c40:	f04f 31ff 	mov.w	r1, #4294967295
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4a:	43d9      	mvns	r1, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c50:	4313      	orrs	r3, r2
         );
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3724      	adds	r7, #36	; 0x24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr

08001c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c6c:	d301      	bcc.n	8001c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e00f      	b.n	8001c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c72:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <SysTick_Config+0x40>)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c7a:	210f      	movs	r1, #15
 8001c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c80:	f7ff ff90 	bl	8001ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <SysTick_Config+0x40>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c8a:	4b04      	ldr	r3, [pc, #16]	; (8001c9c <SysTick_Config+0x40>)
 8001c8c:	2207      	movs	r2, #7
 8001c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	e000e010 	.word	0xe000e010

08001ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7ff ff2d 	bl	8001b08 <__NVIC_SetPriorityGrouping>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b086      	sub	sp, #24
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
 8001cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cc8:	f7ff ff42 	bl	8001b50 <__NVIC_GetPriorityGrouping>
 8001ccc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	68b9      	ldr	r1, [r7, #8]
 8001cd2:	6978      	ldr	r0, [r7, #20]
 8001cd4:	f7ff ff90 	bl	8001bf8 <NVIC_EncodePriority>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cde:	4611      	mov	r1, r2
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff ff5f 	bl	8001ba4 <__NVIC_SetPriority>
}
 8001ce6:	bf00      	nop
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff ff35 	bl	8001b6c <__NVIC_EnableIRQ>
}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ffa2 	bl	8001c5c <SysTick_Config>
 8001d18:	4603      	mov	r3, r0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b08b      	sub	sp, #44	; 0x2c
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d32:	2300      	movs	r3, #0
 8001d34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d36:	e161      	b.n	8001ffc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	f040 8150 	bne.w	8001ff6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	4a97      	ldr	r2, [pc, #604]	; (8001fb8 <HAL_GPIO_Init+0x294>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d05e      	beq.n	8001e1e <HAL_GPIO_Init+0xfa>
 8001d60:	4a95      	ldr	r2, [pc, #596]	; (8001fb8 <HAL_GPIO_Init+0x294>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d875      	bhi.n	8001e52 <HAL_GPIO_Init+0x12e>
 8001d66:	4a95      	ldr	r2, [pc, #596]	; (8001fbc <HAL_GPIO_Init+0x298>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d058      	beq.n	8001e1e <HAL_GPIO_Init+0xfa>
 8001d6c:	4a93      	ldr	r2, [pc, #588]	; (8001fbc <HAL_GPIO_Init+0x298>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d86f      	bhi.n	8001e52 <HAL_GPIO_Init+0x12e>
 8001d72:	4a93      	ldr	r2, [pc, #588]	; (8001fc0 <HAL_GPIO_Init+0x29c>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d052      	beq.n	8001e1e <HAL_GPIO_Init+0xfa>
 8001d78:	4a91      	ldr	r2, [pc, #580]	; (8001fc0 <HAL_GPIO_Init+0x29c>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d869      	bhi.n	8001e52 <HAL_GPIO_Init+0x12e>
 8001d7e:	4a91      	ldr	r2, [pc, #580]	; (8001fc4 <HAL_GPIO_Init+0x2a0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d04c      	beq.n	8001e1e <HAL_GPIO_Init+0xfa>
 8001d84:	4a8f      	ldr	r2, [pc, #572]	; (8001fc4 <HAL_GPIO_Init+0x2a0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d863      	bhi.n	8001e52 <HAL_GPIO_Init+0x12e>
 8001d8a:	4a8f      	ldr	r2, [pc, #572]	; (8001fc8 <HAL_GPIO_Init+0x2a4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d046      	beq.n	8001e1e <HAL_GPIO_Init+0xfa>
 8001d90:	4a8d      	ldr	r2, [pc, #564]	; (8001fc8 <HAL_GPIO_Init+0x2a4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d85d      	bhi.n	8001e52 <HAL_GPIO_Init+0x12e>
 8001d96:	2b12      	cmp	r3, #18
 8001d98:	d82a      	bhi.n	8001df0 <HAL_GPIO_Init+0xcc>
 8001d9a:	2b12      	cmp	r3, #18
 8001d9c:	d859      	bhi.n	8001e52 <HAL_GPIO_Init+0x12e>
 8001d9e:	a201      	add	r2, pc, #4	; (adr r2, 8001da4 <HAL_GPIO_Init+0x80>)
 8001da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da4:	08001e1f 	.word	0x08001e1f
 8001da8:	08001df9 	.word	0x08001df9
 8001dac:	08001e0b 	.word	0x08001e0b
 8001db0:	08001e4d 	.word	0x08001e4d
 8001db4:	08001e53 	.word	0x08001e53
 8001db8:	08001e53 	.word	0x08001e53
 8001dbc:	08001e53 	.word	0x08001e53
 8001dc0:	08001e53 	.word	0x08001e53
 8001dc4:	08001e53 	.word	0x08001e53
 8001dc8:	08001e53 	.word	0x08001e53
 8001dcc:	08001e53 	.word	0x08001e53
 8001dd0:	08001e53 	.word	0x08001e53
 8001dd4:	08001e53 	.word	0x08001e53
 8001dd8:	08001e53 	.word	0x08001e53
 8001ddc:	08001e53 	.word	0x08001e53
 8001de0:	08001e53 	.word	0x08001e53
 8001de4:	08001e53 	.word	0x08001e53
 8001de8:	08001e01 	.word	0x08001e01
 8001dec:	08001e15 	.word	0x08001e15
 8001df0:	4a76      	ldr	r2, [pc, #472]	; (8001fcc <HAL_GPIO_Init+0x2a8>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d013      	beq.n	8001e1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001df6:	e02c      	b.n	8001e52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	623b      	str	r3, [r7, #32]
          break;
 8001dfe:	e029      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	3304      	adds	r3, #4
 8001e06:	623b      	str	r3, [r7, #32]
          break;
 8001e08:	e024      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	3308      	adds	r3, #8
 8001e10:	623b      	str	r3, [r7, #32]
          break;
 8001e12:	e01f      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	330c      	adds	r3, #12
 8001e1a:	623b      	str	r3, [r7, #32]
          break;
 8001e1c:	e01a      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d102      	bne.n	8001e2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e26:	2304      	movs	r3, #4
 8001e28:	623b      	str	r3, [r7, #32]
          break;
 8001e2a:	e013      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d105      	bne.n	8001e40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e34:	2308      	movs	r3, #8
 8001e36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	611a      	str	r2, [r3, #16]
          break;
 8001e3e:	e009      	b.n	8001e54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e40:	2308      	movs	r3, #8
 8001e42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	69fa      	ldr	r2, [r7, #28]
 8001e48:	615a      	str	r2, [r3, #20]
          break;
 8001e4a:	e003      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	623b      	str	r3, [r7, #32]
          break;
 8001e50:	e000      	b.n	8001e54 <HAL_GPIO_Init+0x130>
          break;
 8001e52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	2bff      	cmp	r3, #255	; 0xff
 8001e58:	d801      	bhi.n	8001e5e <HAL_GPIO_Init+0x13a>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	e001      	b.n	8001e62 <HAL_GPIO_Init+0x13e>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	3304      	adds	r3, #4
 8001e62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	2bff      	cmp	r3, #255	; 0xff
 8001e68:	d802      	bhi.n	8001e70 <HAL_GPIO_Init+0x14c>
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	e002      	b.n	8001e76 <HAL_GPIO_Init+0x152>
 8001e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e72:	3b08      	subs	r3, #8
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	210f      	movs	r1, #15
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	401a      	ands	r2, r3
 8001e88:	6a39      	ldr	r1, [r7, #32]
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	431a      	orrs	r2, r3
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 80a9 	beq.w	8001ff6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ea4:	4b4a      	ldr	r3, [pc, #296]	; (8001fd0 <HAL_GPIO_Init+0x2ac>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	4a49      	ldr	r2, [pc, #292]	; (8001fd0 <HAL_GPIO_Init+0x2ac>)
 8001eaa:	f043 0301 	orr.w	r3, r3, #1
 8001eae:	6193      	str	r3, [r2, #24]
 8001eb0:	4b47      	ldr	r3, [pc, #284]	; (8001fd0 <HAL_GPIO_Init+0x2ac>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ebc:	4a45      	ldr	r2, [pc, #276]	; (8001fd4 <HAL_GPIO_Init+0x2b0>)
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	089b      	lsrs	r3, r3, #2
 8001ec2:	3302      	adds	r3, #2
 8001ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ecc:	f003 0303 	and.w	r3, r3, #3
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	220f      	movs	r2, #15
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	4013      	ands	r3, r2
 8001ede:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4a3d      	ldr	r2, [pc, #244]	; (8001fd8 <HAL_GPIO_Init+0x2b4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d00d      	beq.n	8001f04 <HAL_GPIO_Init+0x1e0>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4a3c      	ldr	r2, [pc, #240]	; (8001fdc <HAL_GPIO_Init+0x2b8>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d007      	beq.n	8001f00 <HAL_GPIO_Init+0x1dc>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a3b      	ldr	r2, [pc, #236]	; (8001fe0 <HAL_GPIO_Init+0x2bc>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d101      	bne.n	8001efc <HAL_GPIO_Init+0x1d8>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e004      	b.n	8001f06 <HAL_GPIO_Init+0x1e2>
 8001efc:	2303      	movs	r3, #3
 8001efe:	e002      	b.n	8001f06 <HAL_GPIO_Init+0x1e2>
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <HAL_GPIO_Init+0x1e2>
 8001f04:	2300      	movs	r3, #0
 8001f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f08:	f002 0203 	and.w	r2, r2, #3
 8001f0c:	0092      	lsls	r2, r2, #2
 8001f0e:	4093      	lsls	r3, r2
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f16:	492f      	ldr	r1, [pc, #188]	; (8001fd4 <HAL_GPIO_Init+0x2b0>)
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	089b      	lsrs	r3, r3, #2
 8001f1c:	3302      	adds	r3, #2
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f30:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	492b      	ldr	r1, [pc, #172]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	608b      	str	r3, [r1, #8]
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f3e:	4b29      	ldr	r3, [pc, #164]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	43db      	mvns	r3, r3
 8001f46:	4927      	ldr	r1, [pc, #156]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f58:	4b22      	ldr	r3, [pc, #136]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f5a:	68da      	ldr	r2, [r3, #12]
 8001f5c:	4921      	ldr	r1, [pc, #132]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	60cb      	str	r3, [r1, #12]
 8001f64:	e006      	b.n	8001f74 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f66:	4b1f      	ldr	r3, [pc, #124]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	491d      	ldr	r1, [pc, #116]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d006      	beq.n	8001f8e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	4917      	ldr	r1, [pc, #92]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
 8001f8c:	e006      	b.n	8001f9c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	4913      	ldr	r1, [pc, #76]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001f98:	4013      	ands	r3, r2
 8001f9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d01f      	beq.n	8001fe8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	490d      	ldr	r1, [pc, #52]	; (8001fe4 <HAL_GPIO_Init+0x2c0>)
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	600b      	str	r3, [r1, #0]
 8001fb4:	e01f      	b.n	8001ff6 <HAL_GPIO_Init+0x2d2>
 8001fb6:	bf00      	nop
 8001fb8:	10320000 	.word	0x10320000
 8001fbc:	10310000 	.word	0x10310000
 8001fc0:	10220000 	.word	0x10220000
 8001fc4:	10210000 	.word	0x10210000
 8001fc8:	10120000 	.word	0x10120000
 8001fcc:	10110000 	.word	0x10110000
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40010000 	.word	0x40010000
 8001fd8:	40010800 	.word	0x40010800
 8001fdc:	40010c00 	.word	0x40010c00
 8001fe0:	40011000 	.word	0x40011000
 8001fe4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <HAL_GPIO_Init+0x2f4>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	4909      	ldr	r1, [pc, #36]	; (8002018 <HAL_GPIO_Init+0x2f4>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	fa22 f303 	lsr.w	r3, r2, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	f47f ae96 	bne.w	8001d38 <HAL_GPIO_Init+0x14>
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	372c      	adds	r7, #44	; 0x2c
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	40010400 	.word	0x40010400

0800201c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	887b      	ldrh	r3, [r7, #2]
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
 8002038:	e001      	b.n	800203e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800203a:	2300      	movs	r3, #0
 800203c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800203e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr

0800204a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	807b      	strh	r3, [r7, #2]
 8002056:	4613      	mov	r3, r2
 8002058:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800205a:	787b      	ldrb	r3, [r7, #1]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002060:	887a      	ldrh	r2, [r7, #2]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002066:	e003      	b.n	8002070 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002068:	887b      	ldrh	r3, [r7, #2]
 800206a:	041a      	lsls	r2, r3, #16
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	611a      	str	r2, [r3, #16]
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr

0800207a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800207a:	b480      	push	{r7}
 800207c:	b085      	sub	sp, #20
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	460b      	mov	r3, r1
 8002084:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800208c:	887a      	ldrh	r2, [r7, #2]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4013      	ands	r3, r2
 8002092:	041a      	lsls	r2, r3, #16
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	43d9      	mvns	r1, r3
 8002098:	887b      	ldrh	r3, [r7, #2]
 800209a:	400b      	ands	r3, r1
 800209c:	431a      	orrs	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	611a      	str	r2, [r3, #16]
}
 80020a2:	bf00      	nop
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr

080020ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e272      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 8087 	beq.w	80021da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020cc:	4b92      	ldr	r3, [pc, #584]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f003 030c 	and.w	r3, r3, #12
 80020d4:	2b04      	cmp	r3, #4
 80020d6:	d00c      	beq.n	80020f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020d8:	4b8f      	ldr	r3, [pc, #572]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 030c 	and.w	r3, r3, #12
 80020e0:	2b08      	cmp	r3, #8
 80020e2:	d112      	bne.n	800210a <HAL_RCC_OscConfig+0x5e>
 80020e4:	4b8c      	ldr	r3, [pc, #560]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020f0:	d10b      	bne.n	800210a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f2:	4b89      	ldr	r3, [pc, #548]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d06c      	beq.n	80021d8 <HAL_RCC_OscConfig+0x12c>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d168      	bne.n	80021d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e24c      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002112:	d106      	bne.n	8002122 <HAL_RCC_OscConfig+0x76>
 8002114:	4b80      	ldr	r3, [pc, #512]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a7f      	ldr	r2, [pc, #508]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800211a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	e02e      	b.n	8002180 <HAL_RCC_OscConfig+0xd4>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10c      	bne.n	8002144 <HAL_RCC_OscConfig+0x98>
 800212a:	4b7b      	ldr	r3, [pc, #492]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a7a      	ldr	r2, [pc, #488]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002130:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002134:	6013      	str	r3, [r2, #0]
 8002136:	4b78      	ldr	r3, [pc, #480]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a77      	ldr	r2, [pc, #476]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800213c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	e01d      	b.n	8002180 <HAL_RCC_OscConfig+0xd4>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800214c:	d10c      	bne.n	8002168 <HAL_RCC_OscConfig+0xbc>
 800214e:	4b72      	ldr	r3, [pc, #456]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a71      	ldr	r2, [pc, #452]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002158:	6013      	str	r3, [r2, #0]
 800215a:	4b6f      	ldr	r3, [pc, #444]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a6e      	ldr	r2, [pc, #440]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	e00b      	b.n	8002180 <HAL_RCC_OscConfig+0xd4>
 8002168:	4b6b      	ldr	r3, [pc, #428]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a6a      	ldr	r2, [pc, #424]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800216e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b68      	ldr	r3, [pc, #416]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a67      	ldr	r2, [pc, #412]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800217a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800217e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d013      	beq.n	80021b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002188:	f7ff fcb4 	bl	8001af4 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002190:	f7ff fcb0 	bl	8001af4 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b64      	cmp	r3, #100	; 0x64
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e200      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a2:	4b5d      	ldr	r3, [pc, #372]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f0      	beq.n	8002190 <HAL_RCC_OscConfig+0xe4>
 80021ae:	e014      	b.n	80021da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b0:	f7ff fca0 	bl	8001af4 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021b8:	f7ff fc9c 	bl	8001af4 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b64      	cmp	r3, #100	; 0x64
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e1ec      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ca:	4b53      	ldr	r3, [pc, #332]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0x10c>
 80021d6:	e000      	b.n	80021da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d063      	beq.n	80022ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021e6:	4b4c      	ldr	r3, [pc, #304]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f003 030c 	and.w	r3, r3, #12
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00b      	beq.n	800220a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80021f2:	4b49      	ldr	r3, [pc, #292]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 030c 	and.w	r3, r3, #12
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d11c      	bne.n	8002238 <HAL_RCC_OscConfig+0x18c>
 80021fe:	4b46      	ldr	r3, [pc, #280]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d116      	bne.n	8002238 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220a:	4b43      	ldr	r3, [pc, #268]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d005      	beq.n	8002222 <HAL_RCC_OscConfig+0x176>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d001      	beq.n	8002222 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e1c0      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002222:	4b3d      	ldr	r3, [pc, #244]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	4939      	ldr	r1, [pc, #228]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002232:	4313      	orrs	r3, r2
 8002234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002236:	e03a      	b.n	80022ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d020      	beq.n	8002282 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002240:	4b36      	ldr	r3, [pc, #216]	; (800231c <HAL_RCC_OscConfig+0x270>)
 8002242:	2201      	movs	r2, #1
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002246:	f7ff fc55 	bl	8001af4 <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800224e:	f7ff fc51 	bl	8001af4 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e1a1      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002260:	4b2d      	ldr	r3, [pc, #180]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f0      	beq.n	800224e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226c:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	695b      	ldr	r3, [r3, #20]
 8002278:	00db      	lsls	r3, r3, #3
 800227a:	4927      	ldr	r1, [pc, #156]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]
 8002280:	e015      	b.n	80022ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002282:	4b26      	ldr	r3, [pc, #152]	; (800231c <HAL_RCC_OscConfig+0x270>)
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002288:	f7ff fc34 	bl	8001af4 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002290:	f7ff fc30 	bl	8001af4 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e180      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a2:	4b1d      	ldr	r3, [pc, #116]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d03a      	beq.n	8002330 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d019      	beq.n	80022f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022c2:	4b17      	ldr	r3, [pc, #92]	; (8002320 <HAL_RCC_OscConfig+0x274>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022c8:	f7ff fc14 	bl	8001af4 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d0:	f7ff fc10 	bl	8001af4 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e160      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e2:	4b0d      	ldr	r3, [pc, #52]	; (8002318 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80022ee:	2001      	movs	r0, #1
 80022f0:	f000 fa9c 	bl	800282c <RCC_Delay>
 80022f4:	e01c      	b.n	8002330 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022f6:	4b0a      	ldr	r3, [pc, #40]	; (8002320 <HAL_RCC_OscConfig+0x274>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022fc:	f7ff fbfa 	bl	8001af4 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002302:	e00f      	b.n	8002324 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002304:	f7ff fbf6 	bl	8001af4 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d908      	bls.n	8002324 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e146      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
 8002316:	bf00      	nop
 8002318:	40021000 	.word	0x40021000
 800231c:	42420000 	.word	0x42420000
 8002320:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002324:	4b92      	ldr	r3, [pc, #584]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1e9      	bne.n	8002304 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 80a6 	beq.w	800248a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800233e:	2300      	movs	r3, #0
 8002340:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002342:	4b8b      	ldr	r3, [pc, #556]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10d      	bne.n	800236a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800234e:	4b88      	ldr	r3, [pc, #544]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	4a87      	ldr	r2, [pc, #540]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002358:	61d3      	str	r3, [r2, #28]
 800235a:	4b85      	ldr	r3, [pc, #532]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002366:	2301      	movs	r3, #1
 8002368:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800236a:	4b82      	ldr	r3, [pc, #520]	; (8002574 <HAL_RCC_OscConfig+0x4c8>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002372:	2b00      	cmp	r3, #0
 8002374:	d118      	bne.n	80023a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002376:	4b7f      	ldr	r3, [pc, #508]	; (8002574 <HAL_RCC_OscConfig+0x4c8>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a7e      	ldr	r2, [pc, #504]	; (8002574 <HAL_RCC_OscConfig+0x4c8>)
 800237c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002382:	f7ff fbb7 	bl	8001af4 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800238a:	f7ff fbb3 	bl	8001af4 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b64      	cmp	r3, #100	; 0x64
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e103      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239c:	4b75      	ldr	r3, [pc, #468]	; (8002574 <HAL_RCC_OscConfig+0x4c8>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d106      	bne.n	80023be <HAL_RCC_OscConfig+0x312>
 80023b0:	4b6f      	ldr	r3, [pc, #444]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	4a6e      	ldr	r2, [pc, #440]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	e02d      	b.n	800241a <HAL_RCC_OscConfig+0x36e>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10c      	bne.n	80023e0 <HAL_RCC_OscConfig+0x334>
 80023c6:	4b6a      	ldr	r3, [pc, #424]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	4a69      	ldr	r2, [pc, #420]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023cc:	f023 0301 	bic.w	r3, r3, #1
 80023d0:	6213      	str	r3, [r2, #32]
 80023d2:	4b67      	ldr	r3, [pc, #412]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	4a66      	ldr	r2, [pc, #408]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023d8:	f023 0304 	bic.w	r3, r3, #4
 80023dc:	6213      	str	r3, [r2, #32]
 80023de:	e01c      	b.n	800241a <HAL_RCC_OscConfig+0x36e>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	2b05      	cmp	r3, #5
 80023e6:	d10c      	bne.n	8002402 <HAL_RCC_OscConfig+0x356>
 80023e8:	4b61      	ldr	r3, [pc, #388]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	4a60      	ldr	r2, [pc, #384]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023ee:	f043 0304 	orr.w	r3, r3, #4
 80023f2:	6213      	str	r3, [r2, #32]
 80023f4:	4b5e      	ldr	r3, [pc, #376]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023f6:	6a1b      	ldr	r3, [r3, #32]
 80023f8:	4a5d      	ldr	r2, [pc, #372]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80023fa:	f043 0301 	orr.w	r3, r3, #1
 80023fe:	6213      	str	r3, [r2, #32]
 8002400:	e00b      	b.n	800241a <HAL_RCC_OscConfig+0x36e>
 8002402:	4b5b      	ldr	r3, [pc, #364]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	4a5a      	ldr	r2, [pc, #360]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	6213      	str	r3, [r2, #32]
 800240e:	4b58      	ldr	r3, [pc, #352]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	4a57      	ldr	r2, [pc, #348]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002414:	f023 0304 	bic.w	r3, r3, #4
 8002418:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d015      	beq.n	800244e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002422:	f7ff fb67 	bl	8001af4 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002428:	e00a      	b.n	8002440 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800242a:	f7ff fb63 	bl	8001af4 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	f241 3288 	movw	r2, #5000	; 0x1388
 8002438:	4293      	cmp	r3, r2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e0b1      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002440:	4b4b      	ldr	r3, [pc, #300]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0ee      	beq.n	800242a <HAL_RCC_OscConfig+0x37e>
 800244c:	e014      	b.n	8002478 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244e:	f7ff fb51 	bl	8001af4 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002454:	e00a      	b.n	800246c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002456:	f7ff fb4d 	bl	8001af4 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	f241 3288 	movw	r2, #5000	; 0x1388
 8002464:	4293      	cmp	r3, r2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e09b      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800246c:	4b40      	ldr	r3, [pc, #256]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1ee      	bne.n	8002456 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002478:	7dfb      	ldrb	r3, [r7, #23]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d105      	bne.n	800248a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800247e:	4b3c      	ldr	r3, [pc, #240]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	4a3b      	ldr	r2, [pc, #236]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002488:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 8087 	beq.w	80025a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002494:	4b36      	ldr	r3, [pc, #216]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 030c 	and.w	r3, r3, #12
 800249c:	2b08      	cmp	r3, #8
 800249e:	d061      	beq.n	8002564 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d146      	bne.n	8002536 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a8:	4b33      	ldr	r3, [pc, #204]	; (8002578 <HAL_RCC_OscConfig+0x4cc>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ae:	f7ff fb21 	bl	8001af4 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024b4:	e008      	b.n	80024c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b6:	f7ff fb1d 	bl	8001af4 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e06d      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024c8:	4b29      	ldr	r3, [pc, #164]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1f0      	bne.n	80024b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024dc:	d108      	bne.n	80024f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024de:	4b24      	ldr	r3, [pc, #144]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	4921      	ldr	r1, [pc, #132]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024f0:	4b1f      	ldr	r3, [pc, #124]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a19      	ldr	r1, [r3, #32]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002500:	430b      	orrs	r3, r1
 8002502:	491b      	ldr	r1, [pc, #108]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002504:	4313      	orrs	r3, r2
 8002506:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002508:	4b1b      	ldr	r3, [pc, #108]	; (8002578 <HAL_RCC_OscConfig+0x4cc>)
 800250a:	2201      	movs	r2, #1
 800250c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250e:	f7ff faf1 	bl	8001af4 <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002516:	f7ff faed 	bl	8001af4 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e03d      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002528:	4b11      	ldr	r3, [pc, #68]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0f0      	beq.n	8002516 <HAL_RCC_OscConfig+0x46a>
 8002534:	e035      	b.n	80025a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <HAL_RCC_OscConfig+0x4cc>)
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7ff fada 	bl	8001af4 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002544:	f7ff fad6 	bl	8001af4 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e026      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002556:	4b06      	ldr	r3, [pc, #24]	; (8002570 <HAL_RCC_OscConfig+0x4c4>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x498>
 8002562:	e01e      	b.n	80025a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69db      	ldr	r3, [r3, #28]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d107      	bne.n	800257c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e019      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
 8002570:	40021000 	.word	0x40021000
 8002574:	40007000 	.word	0x40007000
 8002578:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800257c:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <HAL_RCC_OscConfig+0x500>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	429a      	cmp	r2, r3
 800258e:	d106      	bne.n	800259e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800259a:	429a      	cmp	r2, r3
 800259c:	d001      	beq.n	80025a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e000      	b.n	80025a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40021000 	.word	0x40021000

080025b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d101      	bne.n	80025c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e0d0      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025c4:	4b6a      	ldr	r3, [pc, #424]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d910      	bls.n	80025f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d2:	4b67      	ldr	r3, [pc, #412]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f023 0207 	bic.w	r2, r3, #7
 80025da:	4965      	ldr	r1, [pc, #404]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	4313      	orrs	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e2:	4b63      	ldr	r3, [pc, #396]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e0b8      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0302 	and.w	r3, r3, #2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d020      	beq.n	8002642 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	2b00      	cmp	r3, #0
 800260a:	d005      	beq.n	8002618 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800260c:	4b59      	ldr	r3, [pc, #356]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	4a58      	ldr	r2, [pc, #352]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002616:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0308 	and.w	r3, r3, #8
 8002620:	2b00      	cmp	r3, #0
 8002622:	d005      	beq.n	8002630 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002624:	4b53      	ldr	r3, [pc, #332]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	4a52      	ldr	r2, [pc, #328]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800262a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800262e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002630:	4b50      	ldr	r3, [pc, #320]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	494d      	ldr	r1, [pc, #308]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	4313      	orrs	r3, r2
 8002640:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	d040      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d107      	bne.n	8002666 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002656:	4b47      	ldr	r3, [pc, #284]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d115      	bne.n	800268e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e07f      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d107      	bne.n	800267e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800266e:	4b41      	ldr	r3, [pc, #260]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d109      	bne.n	800268e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e073      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800267e:	4b3d      	ldr	r3, [pc, #244]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06b      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800268e:	4b39      	ldr	r3, [pc, #228]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f023 0203 	bic.w	r2, r3, #3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	4936      	ldr	r1, [pc, #216]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800269c:	4313      	orrs	r3, r2
 800269e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026a0:	f7ff fa28 	bl	8001af4 <HAL_GetTick>
 80026a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a6:	e00a      	b.n	80026be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a8:	f7ff fa24 	bl	8001af4 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e053      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026be:	4b2d      	ldr	r3, [pc, #180]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 020c 	and.w	r2, r3, #12
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d1eb      	bne.n	80026a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026d0:	4b27      	ldr	r3, [pc, #156]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d210      	bcs.n	8002700 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026de:	4b24      	ldr	r3, [pc, #144]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f023 0207 	bic.w	r2, r3, #7
 80026e6:	4922      	ldr	r1, [pc, #136]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ee:	4b20      	ldr	r3, [pc, #128]	; (8002770 <HAL_RCC_ClockConfig+0x1c0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e032      	b.n	8002766 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d008      	beq.n	800271e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800270c:	4b19      	ldr	r3, [pc, #100]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	4916      	ldr	r1, [pc, #88]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800271a:	4313      	orrs	r3, r2
 800271c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0308 	and.w	r3, r3, #8
 8002726:	2b00      	cmp	r3, #0
 8002728:	d009      	beq.n	800273e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800272a:	4b12      	ldr	r3, [pc, #72]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	490e      	ldr	r1, [pc, #56]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 800273a:	4313      	orrs	r3, r2
 800273c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800273e:	f000 f821 	bl	8002784 <HAL_RCC_GetSysClockFreq>
 8002742:	4602      	mov	r2, r0
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_RCC_ClockConfig+0x1c4>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	091b      	lsrs	r3, r3, #4
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	490a      	ldr	r1, [pc, #40]	; (8002778 <HAL_RCC_ClockConfig+0x1c8>)
 8002750:	5ccb      	ldrb	r3, [r1, r3]
 8002752:	fa22 f303 	lsr.w	r3, r2, r3
 8002756:	4a09      	ldr	r2, [pc, #36]	; (800277c <HAL_RCC_ClockConfig+0x1cc>)
 8002758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800275a:	4b09      	ldr	r3, [pc, #36]	; (8002780 <HAL_RCC_ClockConfig+0x1d0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff f986 	bl	8001a70 <HAL_InitTick>

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40022000 	.word	0x40022000
 8002774:	40021000 	.word	0x40021000
 8002778:	080030a8 	.word	0x080030a8
 800277c:	20000024 	.word	0x20000024
 8002780:	2000002c 	.word	0x2000002c

08002784 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800278a:	2300      	movs	r3, #0
 800278c:	60fb      	str	r3, [r7, #12]
 800278e:	2300      	movs	r3, #0
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	2300      	movs	r3, #0
 8002798:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800279e:	4b1e      	ldr	r3, [pc, #120]	; (8002818 <HAL_RCC_GetSysClockFreq+0x94>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f003 030c 	and.w	r3, r3, #12
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d002      	beq.n	80027b4 <HAL_RCC_GetSysClockFreq+0x30>
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d003      	beq.n	80027ba <HAL_RCC_GetSysClockFreq+0x36>
 80027b2:	e027      	b.n	8002804 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027b4:	4b19      	ldr	r3, [pc, #100]	; (800281c <HAL_RCC_GetSysClockFreq+0x98>)
 80027b6:	613b      	str	r3, [r7, #16]
      break;
 80027b8:	e027      	b.n	800280a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	0c9b      	lsrs	r3, r3, #18
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	4a17      	ldr	r2, [pc, #92]	; (8002820 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027c4:	5cd3      	ldrb	r3, [r2, r3]
 80027c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d010      	beq.n	80027f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <HAL_RCC_GetSysClockFreq+0x94>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	0c5b      	lsrs	r3, r3, #17
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	4a11      	ldr	r2, [pc, #68]	; (8002824 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027de:	5cd3      	ldrb	r3, [r2, r3]
 80027e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a0d      	ldr	r2, [pc, #52]	; (800281c <HAL_RCC_GetSysClockFreq+0x98>)
 80027e6:	fb03 f202 	mul.w	r2, r3, r2
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	e004      	b.n	80027fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a0c      	ldr	r2, [pc, #48]	; (8002828 <HAL_RCC_GetSysClockFreq+0xa4>)
 80027f8:	fb02 f303 	mul.w	r3, r2, r3
 80027fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	613b      	str	r3, [r7, #16]
      break;
 8002802:	e002      	b.n	800280a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <HAL_RCC_GetSysClockFreq+0x98>)
 8002806:	613b      	str	r3, [r7, #16]
      break;
 8002808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800280a:	693b      	ldr	r3, [r7, #16]
}
 800280c:	4618      	mov	r0, r3
 800280e:	371c      	adds	r7, #28
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	007a1200 	.word	0x007a1200
 8002820:	080030b8 	.word	0x080030b8
 8002824:	080030c8 	.word	0x080030c8
 8002828:	003d0900 	.word	0x003d0900

0800282c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002834:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <RCC_Delay+0x34>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a0a      	ldr	r2, [pc, #40]	; (8002864 <RCC_Delay+0x38>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	0a5b      	lsrs	r3, r3, #9
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	fb02 f303 	mul.w	r3, r2, r3
 8002846:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002848:	bf00      	nop
  }
  while (Delay --);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	1e5a      	subs	r2, r3, #1
 800284e:	60fa      	str	r2, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1f9      	bne.n	8002848 <RCC_Delay+0x1c>
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr
 8002860:	20000024 	.word	0x20000024
 8002864:	10624dd3 	.word	0x10624dd3

08002868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e041      	b.n	80028fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d106      	bne.n	8002894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7fe ffc6 	bl	8001820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2202      	movs	r2, #2
 8002898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	3304      	adds	r3, #4
 80028a4:	4619      	mov	r1, r3
 80028a6:	4610      	mov	r0, r2
 80028a8:	f000 fa6e 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b01      	cmp	r3, #1
 800291a:	d001      	beq.n	8002920 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e035      	b.n	800298c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a16      	ldr	r2, [pc, #88]	; (8002998 <HAL_TIM_Base_Start_IT+0x90>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d009      	beq.n	8002956 <HAL_TIM_Base_Start_IT+0x4e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800294a:	d004      	beq.n	8002956 <HAL_TIM_Base_Start_IT+0x4e>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a12      	ldr	r2, [pc, #72]	; (800299c <HAL_TIM_Base_Start_IT+0x94>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d111      	bne.n	800297a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 0307 	and.w	r3, r3, #7
 8002960:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b06      	cmp	r3, #6
 8002966:	d010      	beq.n	800298a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f042 0201 	orr.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002978:	e007      	b.n	800298a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0201 	orr.w	r2, r2, #1
 8002988:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40012c00 	.word	0x40012c00
 800299c:	40000400 	.word	0x40000400

080029a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d122      	bne.n	80029fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d11b      	bne.n	80029fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0202 	mvn.w	r2, #2
 80029cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f9b4 	bl	8002d50 <HAL_TIM_IC_CaptureCallback>
 80029e8:	e005      	b.n	80029f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f9a7 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f9b6 	bl	8002d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d122      	bne.n	8002a50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d11b      	bne.n	8002a50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f06f 0204 	mvn.w	r2, #4
 8002a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2202      	movs	r2, #2
 8002a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f98a 	bl	8002d50 <HAL_TIM_IC_CaptureCallback>
 8002a3c:	e005      	b.n	8002a4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f97d 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 f98c 	bl	8002d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0308 	and.w	r3, r3, #8
 8002a5a:	2b08      	cmp	r3, #8
 8002a5c:	d122      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0308 	and.w	r3, r3, #8
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d11b      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0208 	mvn.w	r2, #8
 8002a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2204      	movs	r2, #4
 8002a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f960 	bl	8002d50 <HAL_TIM_IC_CaptureCallback>
 8002a90:	e005      	b.n	8002a9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f953 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 f962 	bl	8002d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	2b10      	cmp	r3, #16
 8002ab0:	d122      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b10      	cmp	r3, #16
 8002abe:	d11b      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0210 	mvn.w	r2, #16
 8002ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2208      	movs	r2, #8
 8002ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f936 	bl	8002d50 <HAL_TIM_IC_CaptureCallback>
 8002ae4:	e005      	b.n	8002af2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f929 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f938 	bl	8002d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d10e      	bne.n	8002b24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d107      	bne.n	8002b24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0201 	mvn.w	r2, #1
 8002b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7fe f9cc 	bl	8000ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b2e:	2b80      	cmp	r3, #128	; 0x80
 8002b30:	d10e      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3c:	2b80      	cmp	r3, #128	; 0x80
 8002b3e:	d107      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fa6b 	bl	8003026 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5a:	2b40      	cmp	r3, #64	; 0x40
 8002b5c:	d10e      	bne.n	8002b7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b68:	2b40      	cmp	r3, #64	; 0x40
 8002b6a:	d107      	bne.n	8002b7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f8fc 	bl	8002d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f003 0320 	and.w	r3, r3, #32
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	d10e      	bne.n	8002ba8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	f003 0320 	and.w	r3, r3, #32
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d107      	bne.n	8002ba8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f06f 0220 	mvn.w	r2, #32
 8002ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 fa36 	bl	8003014 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ba8:	bf00      	nop
 8002baa:	3708      	adds	r7, #8
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_TIM_ConfigClockSource+0x1c>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e0b4      	b.n	8002d36 <HAL_TIM_ConfigClockSource+0x186>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bf2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c04:	d03e      	beq.n	8002c84 <HAL_TIM_ConfigClockSource+0xd4>
 8002c06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c0a:	f200 8087 	bhi.w	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c12:	f000 8086 	beq.w	8002d22 <HAL_TIM_ConfigClockSource+0x172>
 8002c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c1a:	d87f      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c1c:	2b70      	cmp	r3, #112	; 0x70
 8002c1e:	d01a      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0xa6>
 8002c20:	2b70      	cmp	r3, #112	; 0x70
 8002c22:	d87b      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c24:	2b60      	cmp	r3, #96	; 0x60
 8002c26:	d050      	beq.n	8002cca <HAL_TIM_ConfigClockSource+0x11a>
 8002c28:	2b60      	cmp	r3, #96	; 0x60
 8002c2a:	d877      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c2c:	2b50      	cmp	r3, #80	; 0x50
 8002c2e:	d03c      	beq.n	8002caa <HAL_TIM_ConfigClockSource+0xfa>
 8002c30:	2b50      	cmp	r3, #80	; 0x50
 8002c32:	d873      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c34:	2b40      	cmp	r3, #64	; 0x40
 8002c36:	d058      	beq.n	8002cea <HAL_TIM_ConfigClockSource+0x13a>
 8002c38:	2b40      	cmp	r3, #64	; 0x40
 8002c3a:	d86f      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c3c:	2b30      	cmp	r3, #48	; 0x30
 8002c3e:	d064      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c40:	2b30      	cmp	r3, #48	; 0x30
 8002c42:	d86b      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d060      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c48:	2b20      	cmp	r3, #32
 8002c4a:	d867      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d05c      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c50:	2b10      	cmp	r3, #16
 8002c52:	d05a      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c54:	e062      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6899      	ldr	r1, [r3, #8]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f000 f95e 	bl	8002f26 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	609a      	str	r2, [r3, #8]
      break;
 8002c82:	e04f      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6818      	ldr	r0, [r3, #0]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	6899      	ldr	r1, [r3, #8]
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	f000 f947 	bl	8002f26 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ca6:	609a      	str	r2, [r3, #8]
      break;
 8002ca8:	e03c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6818      	ldr	r0, [r3, #0]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	6859      	ldr	r1, [r3, #4]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	f000 f8be 	bl	8002e38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2150      	movs	r1, #80	; 0x50
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 f915 	bl	8002ef2 <TIM_ITRx_SetConfig>
      break;
 8002cc8:	e02c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	6859      	ldr	r1, [r3, #4]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f000 f8dc 	bl	8002e94 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2160      	movs	r1, #96	; 0x60
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 f905 	bl	8002ef2 <TIM_ITRx_SetConfig>
      break;
 8002ce8:	e01c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	6859      	ldr	r1, [r3, #4]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f000 f89e 	bl	8002e38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2140      	movs	r1, #64	; 0x40
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 f8f5 	bl	8002ef2 <TIM_ITRx_SetConfig>
      break;
 8002d08:	e00c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4619      	mov	r1, r3
 8002d14:	4610      	mov	r0, r2
 8002d16:	f000 f8ec 	bl	8002ef2 <TIM_ITRx_SetConfig>
      break;
 8002d1a:	e003      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d20:	e000      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr

08002d50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr

08002d62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d62:	b480      	push	{r7}
 8002d64:	b083      	sub	sp, #12
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc80      	pop	{r7}
 8002d84:	4770      	bx	lr
	...

08002d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a25      	ldr	r2, [pc, #148]	; (8002e30 <TIM_Base_SetConfig+0xa8>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d007      	beq.n	8002db0 <TIM_Base_SetConfig+0x28>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da6:	d003      	beq.n	8002db0 <TIM_Base_SetConfig+0x28>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a22      	ldr	r2, [pc, #136]	; (8002e34 <TIM_Base_SetConfig+0xac>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d108      	bne.n	8002dc2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002db6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	68fa      	ldr	r2, [r7, #12]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	; (8002e30 <TIM_Base_SetConfig+0xa8>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d007      	beq.n	8002dda <TIM_Base_SetConfig+0x52>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd0:	d003      	beq.n	8002dda <TIM_Base_SetConfig+0x52>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a17      	ldr	r2, [pc, #92]	; (8002e34 <TIM_Base_SetConfig+0xac>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d108      	bne.n	8002dec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a07      	ldr	r2, [pc, #28]	; (8002e30 <TIM_Base_SetConfig+0xa8>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d103      	bne.n	8002e20 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	691a      	ldr	r2, [r3, #16]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	615a      	str	r2, [r3, #20]
}
 8002e26:	bf00      	nop
 8002e28:	3714      	adds	r7, #20
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bc80      	pop	{r7}
 8002e2e:	4770      	bx	lr
 8002e30:	40012c00 	.word	0x40012c00
 8002e34:	40000400 	.word	0x40000400

08002e38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b087      	sub	sp, #28
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	f023 0201 	bic.w	r2, r3, #1
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f023 030a 	bic.w	r3, r3, #10
 8002e74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	621a      	str	r2, [r3, #32]
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b087      	sub	sp, #28
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	f023 0210 	bic.w	r2, r3, #16
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	031b      	lsls	r3, r3, #12
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	621a      	str	r2, [r3, #32]
}
 8002ee8:	bf00      	nop
 8002eea:	371c      	adds	r7, #28
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr

08002ef2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b085      	sub	sp, #20
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	f043 0307 	orr.w	r3, r3, #7
 8002f14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	609a      	str	r2, [r3, #8]
}
 8002f1c:	bf00      	nop
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr

08002f26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b087      	sub	sp, #28
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	60f8      	str	r0, [r7, #12]
 8002f2e:	60b9      	str	r1, [r7, #8]
 8002f30:	607a      	str	r2, [r7, #4]
 8002f32:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f40:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	021a      	lsls	r2, r3, #8
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	609a      	str	r2, [r3, #8]
}
 8002f5a:	bf00      	nop
 8002f5c:	371c      	adds	r7, #28
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr

08002f64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d101      	bne.n	8002f7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f78:	2302      	movs	r3, #2
 8002f7a:	e041      	b.n	8003000 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2202      	movs	r2, #2
 8002f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a14      	ldr	r2, [pc, #80]	; (800300c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d009      	beq.n	8002fd4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fc8:	d004      	beq.n	8002fd4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a10      	ldr	r2, [pc, #64]	; (8003010 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d10c      	bne.n	8002fee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	40012c00 	.word	0x40012c00
 8003010:	40000400 	.word	0x40000400

08003014 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr

08003026 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr

08003038 <__libc_init_array>:
 8003038:	b570      	push	{r4, r5, r6, lr}
 800303a:	2600      	movs	r6, #0
 800303c:	4d0c      	ldr	r5, [pc, #48]	; (8003070 <__libc_init_array+0x38>)
 800303e:	4c0d      	ldr	r4, [pc, #52]	; (8003074 <__libc_init_array+0x3c>)
 8003040:	1b64      	subs	r4, r4, r5
 8003042:	10a4      	asrs	r4, r4, #2
 8003044:	42a6      	cmp	r6, r4
 8003046:	d109      	bne.n	800305c <__libc_init_array+0x24>
 8003048:	f000 f822 	bl	8003090 <_init>
 800304c:	2600      	movs	r6, #0
 800304e:	4d0a      	ldr	r5, [pc, #40]	; (8003078 <__libc_init_array+0x40>)
 8003050:	4c0a      	ldr	r4, [pc, #40]	; (800307c <__libc_init_array+0x44>)
 8003052:	1b64      	subs	r4, r4, r5
 8003054:	10a4      	asrs	r4, r4, #2
 8003056:	42a6      	cmp	r6, r4
 8003058:	d105      	bne.n	8003066 <__libc_init_array+0x2e>
 800305a:	bd70      	pop	{r4, r5, r6, pc}
 800305c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003060:	4798      	blx	r3
 8003062:	3601      	adds	r6, #1
 8003064:	e7ee      	b.n	8003044 <__libc_init_array+0xc>
 8003066:	f855 3b04 	ldr.w	r3, [r5], #4
 800306a:	4798      	blx	r3
 800306c:	3601      	adds	r6, #1
 800306e:	e7f2      	b.n	8003056 <__libc_init_array+0x1e>
 8003070:	080030cc 	.word	0x080030cc
 8003074:	080030cc 	.word	0x080030cc
 8003078:	080030cc 	.word	0x080030cc
 800307c:	080030d0 	.word	0x080030d0

08003080 <memset>:
 8003080:	4603      	mov	r3, r0
 8003082:	4402      	add	r2, r0
 8003084:	4293      	cmp	r3, r2
 8003086:	d100      	bne.n	800308a <memset+0xa>
 8003088:	4770      	bx	lr
 800308a:	f803 1b01 	strb.w	r1, [r3], #1
 800308e:	e7f9      	b.n	8003084 <memset+0x4>

08003090 <_init>:
 8003090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003092:	bf00      	nop
 8003094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003096:	bc08      	pop	{r3}
 8003098:	469e      	mov	lr, r3
 800309a:	4770      	bx	lr

0800309c <_fini>:
 800309c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309e:	bf00      	nop
 80030a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030a2:	bc08      	pop	{r3}
 80030a4:	469e      	mov	lr, r3
 80030a6:	4770      	bx	lr
