================================================================================ 
Commit: f498518495eaa288da389b310d5cc19e93b135dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:34:01 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-15 12:08:28 -0700
Original commit date: 2019-10-15 12:08:28 -0700
Original commit hash: 497dad5531ad078f140bbc9da405704b802b14b8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd3cebc44bd228e4e3b5cad80b352758716216a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:56 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Sa: Addition of 192 MHz CdClock frequencies for TGL/RKL

Added 192 Mhz display cd clock fequency

Hsd-es-id: <2209033571>
Original commit date: 2019-10-10 16:35:14 +0530
Change-Id: I31019b999ed8b920a8d8bb982636a1dba424ec48
Original commit hash: 6c83e405a724bca8d7e8df8c6418bf682cc57a18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ed206d237c35cded08eadac0321100d043520340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:52 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiPsfLib: Fix Hang when restart when Fabric IO Low Latency Enable

Fix a system hang when Fabric IO Low Latency is enable and user restart system.

Hsd-es-id: 14010122476
Original commit date: 2019-10-05 14:16:48 -0700
Change-Id: Ia2e703e5279eae8465e1f2ebc9d599c2f10d5e83
Original commit hash: c59711df9c92996198621da1501d9bd97bfb4370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.c

================================================================================ 
Commit: 20d63143b79ef43c996c2f8555b7945ac2732274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:51 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiGraphicsInitLib: Add GT CLOS

Add GT CLOS feature by performing gfx cache allocation that
minimize gfx impact on LLC.

Hsd-es-id: 1409342996
Original commit date: 2019-09-20 14:47:16 -0700
Change-Id: I044e08d9d40fb3e315adc8b56f0bbf911118d6b2
Original commit hash: 3ef3e902c1f1dba3fc34afdfa8a712e29ffa4815

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/Library/TccLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcc/Library/PeiDxeSmmTccLib/PeiDxeSmmTccLib.inf
ClientOneSiliconPkg/IpBlock/Tcc/Library/PeiDxeSmmTccLib/TccLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/TccSetup.uni

================================================================================ 
Commit: d14dbfefb92a74c57977cf1051f54848325dd79c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:45 -0700 
-------------------------------------------------------------------------------- 
1306878333: [ME] Add ME UEFI FW Health Status indication to HeciControl driver

Hsd-es-id: 1306878333
Original commit date: 2019-10-11 12:59:04 +0200
Change-Id: Ied8f93e0d647006305f58a48944a6c4077243f63
Original commit hash: fe1ff3fa03a09cc6b0757420a26f93e8486038dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c

================================================================================ 
Commit: b2900dc8dfed679d7414ec5ed4233cc1de527fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:41 -0700 
-------------------------------------------------------------------------------- 
1808702709: [ME] Increase HeciDriver integration with mPCH solution

1. Change HECI default PCH ID from 0 to 0xDEFA001D (this allows HECI to use 0 based PCH ID as mPCH)
2. Make FindMultiPchInfo () as part of mPCH library (API)

Hsd-es-id: 1306864558
Original commit date: 2019-10-08 12:31:22 +0200
Change-Id: I9d7ad5b832abffa9498f334015af4a0bae4765d8
Original commit hash: 473c45ef5a832a4e8cb4034b200cafa79da654aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/HeciControlProtocol.h

================================================================================ 
Commit: b25d42df04af32b85ae0a1cc1304747f329cbb86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:37 -0700 
-------------------------------------------------------------------------------- 
FSP Dispatch mode policy default should match API mode

Sync up policies between FSP dispatch mode and API mode.

Hsd-es-id: 1507434756
Original commit date: 2019-10-03 18:08:24 +0800
Change-Id: Ib1c9bc087db7b6bd9138e5bf71211a31d515fd7f
Original commit hash: 166e046032c3aeea377b069dbafb6a2119153a0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: d1c63bfc59f00aed34bca467a2dfd3bce364faa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:36 -0700 
-------------------------------------------------------------------------------- 
[ME][JBVL][IDVL] Added "DAM override" option

In the previous approach, the BIOS may have be able to override the DAM state
which is set by FIT. To avoid this kind of situation, the "DAM override"
option was added in the BIOS setup and only if it's checked, then
the BIOS in the next boot will change the DAM state according to option
"DAM state" in the setup.

Hsd-es-id: 1808702597
Original commit date: 2019-10-10 13:46:23 +0200
Change-Id: Ia011af68546bf7aeec54e849c5ae85109f0e162e
Original commit hash: 5cae32e9f250276ea7fc5283a6fd4739ac366358

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h

================================================================================ 
Commit: bffe67ff7600d0dd9598fa518d3a36a17777eb55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:31 -0700 
-------------------------------------------------------------------------------- 
[TGL] Make python 3.X as default mode to run all python scripts - Part3

Remove the path of Python2 in environment variable "path" if it exists.

Hsd-es-id: 1507331089
Original commit date: 2019-10-07 10:34:05 +0800
Change-Id: Iee9239b704f9b3c3d004eb5ddbf7dd989210fe14
Original commit hash: e0ebc9cda6facdc61c3e3aeffc162fdacdc769f3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: c69672b487c8a5fe413f72e590d91e132b692b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:21 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.4.4.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: 2019-10-14 09:28:11 -0700
Change-Id: Ib2251559a5e3d7633e5698ed1c724e17092547d2
Original commit hash: 97e0a34afedb7f0dc0ff7c0e2ffe863a4838d0cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8aba0ecd51ba6bc226232135c9ba0867d2f347d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:20 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-11 23:23:46 +0000
Original commit date: 2019-10-11 23:23:46 +0000
Change-Id: Ib503aceaa88eb5db95f7c33f977e31022ac1b328
Original commit hash: 76f3b1e65db37b442934465cd95c0b0783f099ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5bd04812d396e29288dd06ad84a333c86088dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:19 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Corrected VccDll to be bypassed when DDR4

This method is more stable than just bypassing the training itself.

Hsd-es-id: None
Original commit date: 2019-10-11 15:21:49 -0700
Change-Id: I854703b2016710183bf598bfeb9d8ee794d8556a
Original commit hash: f3a533d9a27a4b088daac9cce76a72dba305e9d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bedc160c49743de226f0e991413dbba7b7e6720b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:18 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-11 19:59:56 +0000
Original commit date: 2019-10-11 19:59:56 +0000
Change-Id: I15bbf46036d14cbf3ac205f329a31df6459e04cf
Original commit hash: 5ac5b8d55ae894694e008ecd65c7fa627e963d91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c43edee441b7f10c911aaffa04ea2631d3970385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:16 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Requesting MRC change to distinguish binned parts and non-binned parts

MRC to read CAPIDC[15] to determine if Binned (1) or Non-Binned (0)
If non-binned, limit freq to 2133 if Freq is Auto.
If binned, use the normal CAPID to limit freq.

Hsd-es-id: 14010190522
Original commit date: 2019-10-11 10:23:23 -0700
Change-Id: I3cb5d026b7330fedcf5dbb8147e5e3fd675f109d
Original commit hash: 1819879531f86e131cdf68db3306080aa5c97921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4cd3871f900047bd637ff77553426225f769950f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:14 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-11 19:23:12 +0000
Original commit date: 2019-10-11 19:23:12 +0000
Change-Id: Ic593a549a93da1d18a525caaa996cd86e4d54690
Original commit hash: b2ba0a85f500dbcb23c9694926a0e79cb3eada6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19af9aabcd8abfb9d38cbb3bf3f1715b299dc9b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:13 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Adjusted Default settings and added CMOS overrides to allow individual testing

MRC_DEBUG_CONFIG1_CMOS_ADDR is used to check if running specific features:
BIT0 is to run VccDll when in DDR4
BIT1 is to run with VTT when in DDR4
BIT2 is to run with VccIo mailbox read
BIT3 is to run DCM (ICC_MAX)

Hsd-es-id: None
Original commit date: 2019-10-11 10:30:41 -0700
Change-Id: I88ca80184bf465f687bd790de25ef04cfa0d261a
Original commit hash: 8ab04a7bfff1d6f153f5bc6aed6b37445ec22dba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 286a893a47e800062a68938f782bd47cfa108da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:11 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-11 00:08:37 +0000
Original commit date: 2019-10-11 00:08:37 +0000
Change-Id: I89ebd272ae635d353d196ff5891e99ba222f2b77
Original commit hash: a497bc15c9c964cccfecc1c5b41b02aff494d22e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63feb5e6135f23eb16560cc60adec15d4b2a3bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:10 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Vddq changes for enabling 4267 LP4 and override for selecting Vddq voltage

Add knob to override the default Vddq voltage.
Add changes to allow Vddq to run at 700mV on LP4

Hsd-es-id: 2207654966
Original commit date: 2019-09-30 15:07:38 -0700
Change-Id: I1c02d057fd93fa58d69ad868eb8e4ce36cd5a1b9
Original commit hash: cc5a326f82038d1d5ab88060e422ebd32efc804a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 475c8a5c7c97e5d504cda8f6ef5949ffdcfa0d83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:07 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-10 21:16:35 +0000
Original commit date: 2019-10-10 21:16:35 +0000
Change-Id: Ic783e9cb9966db769cfc1d823ec13255041e40cf
Original commit hash: c96a7c6635dc17e84b38cfed5e869be32ef5333f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a995a3be961e16405e935630071c4e147bebc62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:05 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] LPDDR SPD Calculation update with hardcoded values

SPD from vendors needs updating, this is W/A for that
Updating BIOS/VS2015 LP4 & LP5 SPD info

Hsd-es-id: 1409722590
Original commit date: 2019-09-12 10:42:20 -0700
Change-Id: I976016f68e2cfaec3d0c72ee332a2e9f72b98ea1
Original commit hash: 8631b37303e3e41ae9e4218a2a08d2310e1ba9ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiSpdTable.h

================================================================================ 
Commit: 7a2bc47f899db25c66661c4bf01d6d4ea7ee8e71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:04 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-10 20:01:04 +0000
Original commit date: 2019-10-10 20:01:04 +0000
Change-Id: Ia9a25e8e8d0b33b722eee3843f72767235f04eff
Original commit hash: 19ce4b4d7a3ec6f128b298e3681a92ecb28d28dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a416cafb8941cf4251c1204fb5075f55832bd9c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:03 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: System hangs in mrc when disable page close idle timeout

Issue:
  Hangs in Early Read Timing Centering/Write Voltage Centering.
Root Cause:
  CPGC TEST_BUSY bit doesn't get cleared and TEST_DONE bit couldn't get set.
Solution:
  Set DisPgCloseIdleTimeout bit after memory training, at MrcActivate instead of MrcMcConfiguration.

Hsd-es-id: 14010095922
Original commit date: 2019-10-03 19:41:17 +0800
Change-Id: I1571c0fa459a9d7dfdcd83390f62870484ba3c81
Original commit hash: d7e4ccf4356bc66584fb4fd9400bd67032f42c02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: c4b801fd49277fcacb13cc70f2bc78759f017d07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:33:01 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: MBIST

Trigger Memory Subsystem MBIST if in CPU BIOS Diagnostic Mode

Hsd-es-id: 2203203013

Original commit date: 2019-09-20 20:49:17 +0800
Change-Id: I5cabf000b990dafddbdeb0c28c17cbd17a3c15ea
Original commit hash: 670377939b632344022f45f4d793d6e1b667f4f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 5f5030a590ef16e9323849422ad002f80921e90e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:59 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-09 06:09:52 +0000
Original commit date: 2019-10-09 06:09:52 +0000
Change-Id: I014b6b76c479e639fb1c2c0ce5ed5b1da61d950b
Original commit hash: c51d0856dd2269ee6b8761bda40581490c904cf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51bd721cf1561abfecdfb09ccc45df18e4b133d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:57 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-09 00:58:28 +0000
Original commit date: 2019-10-09 00:58:28 +0000
Change-Id: I6bc5d8750162bd406921535c2ac1af455d967bf0
Original commit hash: dbe06db09b033d33dd1283cd62a3458b3d7d7d7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab5b69bc05dea7dcda632aa98ed7fe8fa0db66af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:56 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Enable DCM in FIVR

Updated the IccMax to use based on freq and Vddq.

Hsd-es-id: 2209149552
Original commit date: 2019-10-01 11:43:54 -0700
Change-Id: I3778c3ccc72f73cba23210046867a98948c1d95e
Original commit hash: d0dc8143b148a542f192dff52c07bd5b709fc4ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a1c790abeb3c0ff2b2f29621508df623b080cdd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:55 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-04 22:58:33 +0000
Original commit date: 2019-10-04 22:58:33 +0000
Change-Id: I96074b3a311a5a325f0db85ac57d7be51ee80cbb
Original commit hash: c2be4d127d23d517bf0816d5b2e3e6cf69155576

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55ee95cf170fb603b9c0dd9ba8931ae5359550c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:54 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Read VccIo from mailbox for MRC use

Add code to read VccIo from mailbox

Hsd-es-id: 2209151528
Original commit date: 2019-10-01 15:59:56 -0700
Change-Id: I7572c0b646f8e8e26fa19c804a3ffc1c8345c6bc
Original commit hash: f86a93b818fd4a0c7855505ace8bfc5c3e95dc15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 21f771d504b3dc427d8926586a01927986f51951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:52 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-03 04:16:07 +0000
Original commit date: 2019-10-03 04:16:07 +0000
Change-Id: Id297ef983e277cf123f8ef8d8915f87755effeb0
Original commit hash: 1dbe9c6e400ee3bfe23997ffd76f86a09549ec85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7169bc46516d5d4776211f9c732cea58d298926a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:51 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Changes for LP4x to run at 4267

Removed the limitation of default freq for LP4x from 2133
Adjusted RdOdt RcompTarget for LP4x to 40 from 60
Adjusted Pull Up Cal to be 0.5 instead of 0.6
Calculate SOC ODT based on RcompTarget of Read ODT
Adjusted TxDq/TxDqs PBD init values to 0x8 when LP4 and Unmatched
Corrected setting of ODTSingleSegEn for A0

Hsd-es-id: 2208935191
Original commit date: 2019-09-25 10:51:45 -0700
Change-Id: I1644479f986b3e3c44babbdd4c91b6285b74c157
Original commit hash: 0e3765de4bef6fa7189e597785fb1ec5497ad003

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3eeb552180e1b9fbe1c6755771b9759cc694ecfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:49 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] MrcVersion and ReleaseNotes updates

Update MrcVersion and ReleaseNotes

Hsd-es-id: None
Original commit date: 2019-10-02 11:45:06 -0700
Change-Id: I6d3bd4d21cb34255576d25ca68af312fecfc86c7
Original commit hash: dc48a3e6cf703b9370dc08d8bae552b6178fc883

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c3b6826b393257020fc5eec8c26e2cbd09a237c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:48 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Vtt Equations do not match MAS

VttGenControl.Bits.LockTimer equation used a value of 60, but the scale is off. It should use 60000
The following use the panicv offset (+/-25,+/-40) and not the absolute voltage level of Vtt + offset (575, 625, 560, 640)
    VttCompOffset2.Bits.PanicLo0UsePmos
    VttCompOffset2.Bits.PanicLo1UsePmos
    VttCompOffset2.Bits.PanicHi0UsePmos
    VttCompOffset2.Bits.PanicHi1UsePmos
PanicV = VttGenControl.Bits.Panic0 ; // convert from ticks to mV
VttTargetV was not checking DDR4
CompVttPanic.Bits.VttPanicUpVref was wrong because of PanicV
CompVttPanic.Bits.VttPanicDnVref was wrong because of PanicV
VttCompOffset2.Bits.PanicHi1UsePmos
CompVttPanic.Bits.VttPanicCompUp0Mult
CompVttPanic.Bits.VttPanicCompUp1Mult
CompVttPanic.Bits.VttPanicCompDn0Mult
    MAS order of operations is sketchy MaxMin(Rnd(2*ItargetDn0/IcompDn*(1+PanicPDn2xStep)), 0, 15)
    MRC was using (2*ItargetDn0/IcompDn)*(1+PanicPDn2xStep)
    Switched to 2*ItargetDn0/(IcompDn*(1+PanicPDn2xStep))
CompVttPanic.Bits.VttPanicCompDn1Mult
CompVttPanic2.Bits.PanicCCCPU was using Vsshi PanicCCCPU and not Vtt PanicCCCPU
CompCtl1.Bits.En200ohmVttPncUp
Set RttPark to 80ohm for 2R

Hsd-es-id: 14010014204
Original commit date: 2019-09-19 15:49:28 +0800
Change-Id: Iec8c24f151d8b6356fb80d58a87f5c179ef9641d
Original commit hash: 0d0fd2b9952cf61ee45225aa858c934565a79bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4566dccd0e6bde5b9a8d66b774b0d9731c9ab136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:47 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-01 19:50:16 +0000
Original commit date: 2019-10-01 19:50:16 +0000
Change-Id: I74dd64969a541f964d6242c51af594390aa9849c
Original commit hash: 8161cc89cd676a8f359c062b9f151d409256daba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d214a65d232031baa97177d919a86a70b082b544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:45 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Update VccDll Pre-Training steps

Updated VccDLL Training Steps 1 - 4 for PreTraining.
Skip VccDll training during Fast Boot
Added Bypass check
Setup VccDll to not be in Bypass in DdrPhyInit
Remove MrcUpdateFrequencyParams usage
VccDLL Bypass based on Safe Mode (Bypass enabled) or not (Not in Bypass)
Remove enabling of PowerSaving in McActivate

Hsd-es-id: 2208126267 & 2208209544 & 2208200606
Original commit date: 2019-09-12 12:23:06 -0700
Change-Id: Icd3fa6a67a698fb22022bf2e5ccd8ca258154529
Original commit hash: 40e2e890c65ef601f9c0c2adcbc210670c821f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fcfda2cfd665e5ac323454941fa95690afbbe2b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:43 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Update MC headers to WW36b model CRIF files

Update Header files to WW37 SOC CRIF
Update CCCMuxSelect based on stepping
Update CalcOptPower to set DDRVTT0_CR_DDRCRVTTGENSTATUS.SelCount to 4 instead of 5 based on new register description
Update max possible value for MC0_CH0_CR_TC_RFP.Refresh_panic_wm

Hsd-es-id: 2208351592

Original commit date: 2019-09-12 16:01:09 -0700
Change-Id: I80e5ac7accb2d829ff4895f5bc2ca6b4149a2479
Original commit hash: e6ac98a9692eb3a919094fb9c4981a5ae2d4d719

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a57fd6e2dc753be99559b908dc045625420d4bba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:39 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-30 02:09:00 +0000
Original commit date: 2019-09-30 02:09:00 +0000
Change-Id: Ief010cf6ca7fef5d0f7d7aaf788617c340a2e275
Original commit hash: f0a53be23321c30cd6555ff5da16f00bb2554b9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f62fd8eb6c47ce5f0d21d7f4f22783323f0ef0ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:38 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] DCC Pre ECT needs W/A to skipped for DDR4

Added code to skip this step when DDR4 is detected

Hsd-es-id: 14010065016
Original commit date: 2019-09-27 13:45:37 -0700
Change-Id: I5a9118b20c59d3bc8dea5d7118d6246fa8647030
Original commit hash: 82f372c459f3c577789236a206b857970cb501be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: fb46a8cd71fee1f8bd6ac8fe44170087573fc7d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:36 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Updating MrcVersion for development branch

Updating to 0.4.3.0

Hsd-es-id: None
Original commit date: 2019-10-04 18:51:58 -0700
Change-Id: I8e53d516d34c420087d5d7993daefdc7a87c981a
Original commit hash: 6181714a8ed9f79fc72da7f5f4f3ef4e7c52fd8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42f2d13ce82bb990a1168186a9a66d6f7c7358d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:34 -0700 
-------------------------------------------------------------------------------- 
[TGL][BIOS Guard] Incorrect Bios Guard NVS variables setup needed for FFT Tool BGUP update and incorrect BIOS Guard disabled Flow

ClientOneSiliconPkg changes:
-Updated and cleaned BIOS Guard NVS area related files
-Added check for BIOS Guard Disabled flow when loading BG NVS variables
-Adjusted logic to not load NVS variables when Bios Guard Tools Interface disable
-Added missed PcdBiosGuardEnable Pcd
Platform changes:
-Updated BIOS Svn version
-Clean-up: removal of Bios Guard NV from Dsdt main body since separate .aht created for Bios Guard Nvs
-Clean-up: Set correctly marketing name: BIOS Guard through all comments

Hsd-es-id: 1607663218
Original commit date: 2019-08-23 13:22:37 -0700
Change-Id: I928a5e756a9898bebf819091e911f3289616f9ae
Original commit hash: ca026cccbc028a84d157cb08066fb2b67811f284

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 0cb5c245337fb5c9de2efeb61b45cb51f503969d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:21 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-14 09:22:14 -0700
Original commit date: 2019-10-14 09:22:14 -0700
Original commit hash: 06dfdb51411fe849749ddfd7344089f153c3ca7d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b1bbe4c4652d5e9c2c3caa3f9493cecd80c9fbae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:20 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-14 09:13:10 -0700
Original commit date: 2019-10-14 09:13:10 -0700
Original commit hash: 61f6ad8cadc923d76a04fdc7ee3c303a8adaa2da

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d3575253df1455cc0ff25e7d641f860fc39fd220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:17 -0700 
-------------------------------------------------------------------------------- 
GPIO IO Standby State support

Added
- IO Standby State and IO Standby Termination configuration
- skipped programming on not supported projects
- increased FSP-T size for GCC

Hsd-es-id: 2207456365
Original commit date: 2019-07-19 10:27:08 +0200
Change-Id: I62c5980da449515ef831fd238281da10ed79f96e
Original commit hash: 1ad1eaab913101c28da07b234cb790e8e53e2088

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 6a156716bda7ccaebeef820df7b339e0b33ea718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:14 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL-Y] incorrect RTD3 table loading on TGL Y. - part2

correcting RTD3 table for TGL_Y.

Hsd-es-id: 1507427193
Original commit date: 2019-10-14 18:33:12 +0800
Change-Id: I64353383ffa23bb56551f45c7dddf867c11cb134
Original commit hash: 61111a33dd39a6ba870925108d205c438deba9a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 3deaa21dc8adab091823e8a6d796a5254d197726 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:07 -0700 
-------------------------------------------------------------------------------- 
Remove leftover client code from enterprise root ports

Removed function that returns negotiated link widht for PCIe
root port and function that reads PCIe VID.

Hsd-es-id: 1808494882
Original commit date: 2019-10-07 11:26:13 +0200
Change-Id: I63a98f15ed2693225c4291ae38a30360d72eb13f
Original commit hash: 078b8012172f4ad60b08df004d9287860a70927b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 2d859599299f749d9a409eaa805c44ebb09ea9b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:32:05 -0700 
-------------------------------------------------------------------------------- 
WhitleyRpPkg/UnifiedIFWI: Enable Unified IFWI build

1. Remove override drivers
2. Update build script

Hsd-es-id: 1507426167
Original commit date: 2019-10-14 12:49:25 +0800
Change-Id: Ibe21a5bb02d2d797227871fe82f2a04710852a1f
Original commit hash: ef6ec26d00bec0c4a8c578f98a7455d5299dc610

-------------------------------------------------------------------------------- 
[Changed Files]
.tgitconfig

================================================================================ 
Commit: fe548f3e37798f0a1574df5cbda9713630bababc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:56 -0700 
-------------------------------------------------------------------------------- 
Clear the Machine Check Bank Start from CBO
 - Moving out clearning the Machine check bank from CommonLib to FRU Lib

Hsd-es-id: 1608110705
Original commit date: 2019-10-10 15:33:37 +0530
Change-Id: I180c6099dcba8b321f704020b376c9fe40aa4dc2
Original commit hash: a91a5907a2d5bd5943aa9513b21258092531a301

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/SbxCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/SbxCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 1f3dd642f03226750fe8d295f1d0d975c7afe02b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:51 -0700 
-------------------------------------------------------------------------------- 
1306877572: [ME] Correct HECI traces output

Hsd-es-id: 1306877572
Original commit date: 2019-10-11 11:31:05 +0200
Change-Id: I9e10942006be550bda32f67fd12d159d4b92ee50
Original commit hash: 8d1c6a7b91fa99fb7797deda6f8d2e821427ce68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c

================================================================================ 
Commit: d42b65aa0c2fcba509c252e4824ea8439ff2471b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:50 -0700 
-------------------------------------------------------------------------------- 
[VKB]:  Debug BIOS 2396 gets stuck at Post Code 009A, Logs point to Assert in VirtualKeyboard - Part2

Fix regression after 8088fdf7e7858e9bf38610f10b3a7aee4660e51e, and remove ASSERT for locate fail gEfiHiiPackageListProtocolGuid to unlock Xcode debug hang.

Hsd-es-id: 2209149525
Original commit date: 2019-10-14 13:57:06 +0800
Change-Id: I0c47d40dcd8e21ab228b26c6550ad2bf7701775c
Original commit hash: ddd557a272b8e48357e72707c7c53658756f8d1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDriver.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf

================================================================================ 
Commit: 0896ceb8e86589665b9266e327b4bb0a0d912c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:46 -0700 
-------------------------------------------------------------------------------- 
[C1S]TGL: Convert BIOS MSR definitions from macros to structure format - CpuPlatformLib, CpuPolicyLib, Idle/Performace States

Problem: Multiple API's resides in Platform Package across generations
Solution: Reference code should provide API'sfrom CpuPlatformLib.

Hsd-es-Id: 1409907386
Original commit date: 2019-10-11 20:35:18 +0530
Change-Id: I0405a6cc9307231e674af2f033b095729361a4a6
Original commit hash: 0b1070af142315f5465170834827fd63945d50a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 895adbec17059726a21697170b5191bb17bb37c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:36 -0700 
-------------------------------------------------------------------------------- 
[Client Platforms] Switch to use the PEIM DebugLib instance provided in edk2 kernel

  Use Edk2 debuglib and remove it form ClientCommon side.

Hsd-es-id: 1507384932
Original commit date: 2019-09-03 20:31:25 +0800
Change-Id: I3598d77740a910fb6e3b513632a623b2bb40f451
Original commit hash: 1e9d295ebcf2b829fd887229b97701eb140feb10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Ppi/DebugService.h
ClientCommonPkg/Library/PeiDebugLibDebugService/DebugLib.c
ClientCommonPkg/Library/PeiDebugLibDebugService/PeiDebugLibDebugService.inf
ClientCommonPkg/Universal/DebugServicePei/DebugServicePei.c
ClientCommonPkg/Universal/DebugServicePei/DebugServicePei.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3e03b0b2064de3f785751fd79f6477111b2373ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:35 -0700 
-------------------------------------------------------------------------------- 
[C1S] CpuID Family and Generation Check should be in respective FRU

Problem: Multiple API's resides in Platform Package across generations
Solution: Reference code should provide API'sfrom CpuPlatformLib.

Hsd-es-Id: 1608113607
Original commit date: 2019-10-11 14:53:21 +0530
Change-Id: I2ad7d164a56e964998099d540fc8f2f45e1259c6
Original commit hash: 32c3c856230054228d7785570ac6edb3b0f6455a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Include/Library/CpuDmiInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c

================================================================================ 
Commit: 89528d2cf1cf660dee7a3c62a0614c64f76b4aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:28 -0700 
-------------------------------------------------------------------------------- 
[VKB]:  Code enhanced

1. We shouldn't exist any virtual keyboard code to take up code size if PcdVirtualKeyboardEnable = False
2. Sync all client platform code for Virtual Keyboard

Hsd-es-id: N/A
Original commit date: 2019-10-09 14:25:33 +0800
Change-Id: Ic6e8b667b75903403146336c6994daa540ac150c
Original commit hash: 59fda36a00e3ec9557a3842c914960fb68eb57ca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
TigerLakePlatSamplePkg/Setup/Boot.vfr

================================================================================ 
Commit: 566d59d35743857d6697746072bb0f5d8930392f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:23 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-13 09:15:19 -0700
Original commit date: 2019-10-13 09:15:19 -0700
Original commit hash: 54185356fab0f7bec5a04e3c3c38c35e5bec95cf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d92680eddf76c48d5160b0df57a4bb0ddff2574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:22 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-13 09:05:07 -0700
Original commit date: 2019-10-13 09:05:07 -0700
Original commit hash: f3851be79e4255564bf3398d7b4f01361ae54164

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ea791e4368b6e57151af810dd2060c61d155fd55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:16 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-12 09:22:17 -0700
Original commit date: 2019-10-12 09:22:17 -0700
Original commit hash: c35aa3a5991d31bc6675833912b2fd2fb1db0fec

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35e1a5abdc6696802ea4b5e1d91197659258e369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:14 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-12 09:05:07 -0700
Original commit date: 2019-10-12 09:05:07 -0700
Original commit hash: 246000ffb92dbf7709ffc0ff7fd5f543bb0197c4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 43c0c985c0d0e4844f96995bf1779e73b45fe9d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:31:00 -0700 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg/TigerlakePlatSamplePkg: [TGL][IOTG] Prioritizing 4K HDMI for Display Port-B in VBT as default settings for IOTG BIOS on TGL-U RVP

Prioritizing 4K HDMI for Display Port-B in VBT as default settings for IOTG BIOS on TGL-U RVP

Hsd-es-id: 1507399292
Original commit date: 2019-09-22 16:37:25 +0800
Change-Id: I6faef6ae2be4183fd896dd3aeeb276c6029cdf82
Original commit hash: 1558e32ba9f1da2eabce2a8100e3ef21228c1449

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c0c0c05fedeb1ecfdef0b53d662a1bf89fd97de4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:30:51 -0700 
-------------------------------------------------------------------------------- 
FIVR SSC is enabled in PCH even with disable option selected in BIOS menu

Updted FIVR support on TGL

Hsd-es-id: 2208352842
Original commit date: 2019-10-07 14:37:13 -0700
Change-Id: Idc8ca2fff4939b85b0ddd67210c862543d4bd298
Original commit hash: 2bfc0189ffac7c5d0951a7cd389322cea1bc6870

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: fee95f5d8cec547dda070b30bc00dd3ee973438c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:30:44 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-11 09:36:55 -0700
Original commit date: 2019-10-11 09:36:55 -0700
Original commit hash: feb56266b6f1f2cf244d9f04f435803083c424d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c9dbf0c01f0464066b5ef28442eb88a7471620bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:30:22 -0700 
-------------------------------------------------------------------------------- 
[C1S] Updates to Vccinaux ramp configuration

Settings of CPPM_FIVR_POL1B(0x11F4) changed:
- from: Vccin_AUX_CFG2 0->1.8V ramp time + 35us
- to: Vccin_AUX_CFG2 Off to 1.8V ramp time + C10 exit Latency + 800us (for FIVR fuse download)

Hsd-es-id: 1808649953
Original commit date: 2019-10-03 11:06:50 +0200
Change-Id: I9ba4529fc25369bd0cca96b8878082a69cce4b5c
Original commit hash: 690c04070d96481ad849fd16295123f0a92779a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: 7d8079cf561b4c9e81863e987c658c9481af225d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:30:12 -0700 
-------------------------------------------------------------------------------- 
[RKL][VP_platform_nvme][Regression]:After changing Processor trace option in  BIOS . SUT is taking long time to boot to OS

Hsd-es-id: 1607536092
Original commit date: 2019-09-30 13:23:36 -0700
Change-Id: I4b11e033cbde4579cb9d7f727b6765189d7cfb0e
Original commit hash: d9549e81c683a431a445ed7ad3796fe65841e7ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: f825fd35293db4f72adc24df4ad9018d43ce2fdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:30:09 -0700 
-------------------------------------------------------------------------------- 
[PCH] Moving the IsPchH function to project specific PCH files.
The purpose is to accommodate current and future PCH-H/S conditional statement issues.

Hsd-es-id: 2209164004
Original commit date: 2019-10-09 11:18:50 -0700
Change-Id: Ic3ece06698186dff6682fe449e7dc2cb5b3495e5
Original commit hash: 3562b692f54735adcbe7d55626cecab52d4fdb26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: c139c87f6cff15cd45ab1f745b29d077e3b21182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:30:05 -0700 
-------------------------------------------------------------------------------- 
[TGL][RST TPV EFI MENU] Problem with active lines in menu.

Set PcdBrowserGrayOutTextStatement as TRUE to gray out TEXT opcode

Hsd-es-id: 1808581844
Original commit date: 2019-10-09 14:48:24 -0700
Change-Id: Id84d02bec853177bfc9c5e3e97474fb23e0db91d
Original commit hash: 3b44bbe27727e771da75fdab1d3f16884a2b1b45

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: be65fb4727f17e8b73af671c7a37fdfe84a461d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:57 -0700 
-------------------------------------------------------------------------------- 
PCH LAN Controller should be enabled by default in BIOS

- Removed default Lan disabling from patching table

Hsd-es-id: 2208979625
Original commit date: 2019-10-08 23:31:21 -0700
Change-Id: I1bf058ebed80f7afae80bd157a39347e14659941
Original commit hash: d3991136e06c5fe2f6ab8c2dacdbe1926afb89d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 7cc70f56f4cc0da25434d403dc127cad82797cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:45 -0700 
-------------------------------------------------------------------------------- 
BIOS to implement DSM to enable-disable UAOL Workaround

Fix issue related to UAOL where glitches are observed during UAOL playback.
The issue has been root caused to ForceAlign feature in PMC since LTR is not published for UAOL feature.
Disabling ForceAlign fixes the glitches during UAOL playback.

Implement DSM method which manipulate ForceAlign.

Hsd-es-id: 1409983118
Original commit date: 2019-09-26 11:20:55 +0200
Change-Id: I0923c415bcfb4b627a2b90625bb287a221cdd9c7
Original commit hash: 83c052754f39413bf65525579895e34af0eac406

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaUsbAudioOffload.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: f0628fe2892ff1e294898a3e86d4291b8548f1f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:43 -0700 
-------------------------------------------------------------------------------- 
Remove IMR enabling code for enterprise root ports

Enterprise root ports do not support PCIe IMR. Present
implementation is a client root ports leftover.

Hsd-es-id: 1808494882
Original commit date: 2019-10-04 15:43:11 +0200
Change-Id: I96aa879d856b0b941c4656b26a07b736d9593275
Original commit hash: e39ff1787858fa7dacfa6d7d178d4e4817203eae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: aaeea05ad04f281d6b6a2d97ace54db124d06fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:41 -0700 
-------------------------------------------------------------------------------- 
Add gen3 equalization set up to enterprise PCIe root ports

Before training link to link active we will setup gen3
EQ according to project recommendation. For now there
are no setup knobs that would allow for EQ options
override due to the fact that client policy was not
suitable for enterprise IP.

In addition pre-mem PCIe code has been refactored to
be contained inside PeiEnterprisePcieRpInitLib.

Hsd-es-id: 1808494882
Original commit date: 2019-09-25 18:08:36 +0200
Change-Id: Ibabb9598b7ca1cdae42df791b693413931d1ca82
Original commit hash: c567562124afd0bc11ae543b986d7bd1c319f1cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf

================================================================================ 
Commit: 6aa78962d6593a1982d18714d1b638555c624c07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:37 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-10 06:42:40 +0000
Original commit date: 2019-10-10 06:42:40 +0000
Original commit hash: 62a09cc73b8126aa360208f65579c6ff69f320ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5277d20e8751b90e7a8868cb35e9e11ca48d05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:31 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U-LP4x][TGL-Y-LP4x][A2]A6] -[CI Automation] -System fails to boot, hang @ PC-00d5  (MRC fail on LP4x)

Forcing Inputs Parameters for WeaklockEn = 1 to enable system boot.

Hsd-es-id: 2209234738
Original commit date: 2019-10-09 17:34:49 -0700
Change-Id: I2da1f06b15e28428a6638b61bfc5b49846218b93
Original commit hash: e66a76bfaafdc53afcccc198a81a7101ebe1e2b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 87130e1c8f4763259c192ad7e076ebfa656143dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:29 -0700 
-------------------------------------------------------------------------------- 
[RKL] external build (BIOS and FSP) are failing - DekelInit hangs

While executing CpuPcieRpInitPreMem, there is hang in DekelInit due to incorrect Dekel recipe programming.

Hsd-es-id:1507429310
Original commit date: 2019-10-09 18:23:55 +0800
Change-Id: Ibaebf12267555c8baaef82a0eb62fd202e34e211
Original commit hash: c284c146f6a574cdc00b729514cb66ea4933e8db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/SbxCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/SbxCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/SbxCpu/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: fc2ec4578b52be09025153200d26587f35abe8a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:24 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Assert observed with ExtFSP Debug build

Fix InternalOnly tags for DisableIotgPll function

Hsd-es-id: 1607546998
Original commit date: 2019-09-24 15:29:28 -0700
Change-Id: I5773826b4e43eacf0f9df61309f9939af7d408bf
Original commit hash: 0e826d3aef1fca95844eb3d468af4dc92ef670f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 8f5197e31fd7db304d435731db269ceabf9f9f1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:15 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmGpioPrivateLib: Fix Time gpio to only enable selected

Fix Time Gpio from enable all if only one was enable.

Hsd-es-id: 14010082771
Original commit date: 2019-09-28 14:34:06 -0700
Change-Id: Iba66bc6f77258328d67d1d0ab5e7cf42c4b35b85
Original commit hash: 9ad8e40dae66cc8b73617a5de0cadc1d726cfc10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: bf556ef100e157de06b532c9ef25df1f79b127d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:11 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL-Y] incorrect RTD3 table loading on TGL Y. - part1

correcting RTD3 table for TGL_Y.

Hsd-es-id: 1507427193
Original commit date: 2019-10-03 16:54:56 +0800
Change-Id: Ibd01fc8d0099f10dc0d5b0a21af34d4be810d7ef
Original commit hash: 836ab2c1e436f602d8e3047e3ba5fe1ea16db872

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: df0cc8f14d73ed160f6df99082de59ebffe60b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:10 -0700 
-------------------------------------------------------------------------------- 
[RKL] external build (BIOS and FSP) are failing

Fix for BIOS Guard Simics support on External build

Hsd-es-id: 1507429310
Original commit date: 2019-10-08 12:21:12 -0700
Change-Id: Id98e761f374734056b76efcbfc2d5c345b0e9917
Original commit hash: 70f5041f0c4390fa099fd57ccb0dbb1449b87510

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf

================================================================================ 
Commit: 6bd023ddf140bf8e7e2f1920ae6fda5e6341ac85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:09 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-09 09:15:01 -0700
Original commit date: 2019-10-09 09:15:01 -0700
Original commit hash: dfc0eaf3129ad19e8d23aca192c518867553cd7e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12a69cb6015a392b2e5f4cf58b0ea941a0f26f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:07 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-09 09:05:29 -0700
Original commit date: 2019-10-09 09:05:29 -0700
Original commit hash: a1bed7b99291df00f1863791fa199f88202042ac

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7356c9bcea7140ebe1cd37239e75a9f09ab892c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:06 -0700 
-------------------------------------------------------------------------------- 
Enable all USB2 ports by default

Hsd-es-id: 1507239164
Original commit date: 2019-10-08 16:22:13 -0700
Change-Id: Ib61139f4e7923d3b258d44f61c72be31f260a275
Original commit hash: 966990db7daa0552d4e15e579330667757d1ef3f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 899f0ee1dd39e84ebd339e919dae57bb91365335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:29:01 -0700 
-------------------------------------------------------------------------------- 
Add HdAduio support for Ebg platform.

Update policy for Hd Audio.
Prepare setup menu.

Hsd-es-id: 1808043932
Original commit date: 2019-09-10 08:44:20 +0000
Change-Id: Ifb254c737da8d9980c752058a2630abd43d15d3c
Original commit hash: 07dcf6502e9db62e2ae2b304b46fc90fb010cd00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 199af2cb26bf3b0b31e2fb29bc5286da0150727f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:55 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-09 01:32:10 -0700
Original commit date: 2019-10-09 01:32:10 -0700
Original commit hash: 1afa909bbcbe24b0c1e05c29c151b34f357947b1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0eca7d63de594e5f77a5f759c333cbc2533b0589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:54 -0700 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [4/14] Enable the library for TigerLake code

PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specific
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).

This patch enables the library for TigerLake platform code

The change is split to patch series:
[1/14] Introduce the library
[2/14] Enable the library for ClientOneSiliconPkg
[3/14] Enable the library for PCH PCIe RootPorts code
[4/14] Enable the library for TigerLake code          <- this patch
[5/14] Enable the library for AlderLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library
[12/14] Remove redundant ScsLocationLib library
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup

Hsd-es-id: No Hsd
Original commit date: 2019-07-30 15:09:12 +0200
Change-Id: I504aee2df4ac0de363207c3067fcfa69e54bbbaf
Original commit hash: 69742b11df6499f8b77e0535c90783b435ec05ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
TigerLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
TigerLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c
TigerLakeOpenBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
TigerLakeOpenBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardAcpiLib/DxeMultiBoardAcpiSupportLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardAcpiLib/SmmBoardAcpiEnableLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardAcpiLib/SmmSiliconAcpiEnableLib.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbiosDxe.inf
TigerLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MiscOemType0x83Function.c
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.c
TigerLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.inf
TigerLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
TigerLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
TigerLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
TigerLakePlatSamplePkg/Vtio/Dxe/VtioDxe.inf

================================================================================ 
Commit: 532cbcd259e8e4fbedd543b7c28597bbcb894c8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:48 -0700 
-------------------------------------------------------------------------------- 
BIOS shall program DMI L1RC register bit to 1'b0

Hsd-es-id: 1808601098
Original commit date: 2019-09-24 17:23:37 +0200
Change-Id: I13312ab860d678917d880fec0333849eff669d0a
Original commit hash: 72e5337d17e0bcb1ab87a1fb6c32f6e9efd21884

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c

================================================================================ 
Commit: f7964c64cc4c614b68343c59ebaa5a3e309c4504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:44 -0700 
-------------------------------------------------------------------------------- 
[RKL][KW] Klocwork Scan issues found in DxeCreateNhltTableLib.c

Fix KW issues listed below:

F:\TCWork\52eae22c27e6539\Intel\RocketLakePlatSamplePkg\Library\DxeInstallNhltTableLib\DxeCreateNhltTableLib.c:166 | NhltDevicesInfoConstructor()
Code: ABV.STACK | Severity: Critical (1) | State: Existing | Status: Analyze | Taxonomy: C and C++ | Owner: unowned

F:\TCWork\52eae22c27e6539\Intel\RocketLakePlatSamplePkg\Library\DxeInstallNhltTableLib\DxeCreateNhltTableLib.c:232 | NhltEndpointConstructor()
Code: UNINIT.STACK.MIGHT | Severity: Critical (1) | State: Existing | Status: Analyze | Taxonomy: C and C++ | Owner: unowned

Original commit date: 2019-10-08 16:10:13 +0200
Change-Id: I0ae14533c023e887f489bef39a9cd6b744865ab2
Original commit hash: b51745e49c47be52bbd790f52bf202910ac403f3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c

================================================================================ 
Commit: 8cc9cc2fb2ea3d6b2c7ef9718da0afd1d0844ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:43 -0700 
-------------------------------------------------------------------------------- 
[JCL] ICP BIOS WG updated to add new IPC1 0xAD command for register lock security work-around

Re-program GCR registers via IPC1 command to be locked.
Merge ICL (SHA-1: 9b39c55e23c8a14e1a51a43e40066b87743f76b6; SHA-1: 0417c12b10a61b00f6ed2233ba33cc4194786ef0)

Hsd-es-id: 1408417941
Original commit date: 2019-09-18 19:56:58 +0800
Change-Id: I61c93fe9a03dafea12a16d2e15edf905b38bf920
Original commit hash: 6f41008b9dc85be4d06922381e1af29e922e1c4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 4798d0d09621cd15a731474786efab23b3ca6a60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:40 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-08 21:53:58 -0700
Original commit date: 2019-10-08 21:53:58 -0700
Original commit hash: a9e274c01e17856c48f93359233b23bd715b06a8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 174c561488fddea090fa87ca266d4c20a7fcd3ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:38 -0700 
-------------------------------------------------------------------------------- 
[VKB]:  Debug BIOS 2396 gets stuck at Post Code 009A, Logs point to Assert in VirtualKeyboard

1. Remove VirtualKeyboard platform dependency
2. sync behavior PlatformPkg.fdf in shaid: 2da3ed2eee09f9b60dae002a0a5f8b4bc0c794b0

Hsd-es-id: 2209149525
Original commit date: 2019-10-07 11:30:18 +0800
Change-Id: Ia9ff077aa848790e9897163932f4f78403e754c9
Original commit hash: 8088fdf7e7858e9bf38610f10b3a7aee4660e51e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/VirtualKeyboard.h
ClientCommonPkg/Include/Protocol/VirtualKeyboardLayout.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/CapitalLetterKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/DigitKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/FullIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.idf
ClientCommonPkg/Universal/VirtualKeyboardDxe/SimpleIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/SimpleKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDriver.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/VirtualKeyboardLayoutData.h
TigerLakePlatSamplePkg/Setup/Boot.vfr
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 7e8390ca445935c5602ae560f5f339e0c66464b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:22 -0700 
-------------------------------------------------------------------------------- 
[RKL]: FSP Dispatch mode not booting

Fix debug assert in FSP dispatch mode.

Hsd-es-id: 1507453825
Original commit date: 2019-10-08 16:36:04 +0800
Change-Id: Id4d2870b950965bde5dbde5caea28fce0aab4bcd
Original commit hash: be5de0ce667a076d840a10c7e31c97bd202b9d84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: cdfafe46b1873cced218005f514075b49a001997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:17 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-08 09:14:40 -0700
Original commit date: 2019-10-08 09:14:40 -0700
Original commit hash: 898df48608625d3d3d1ec3f94f89d2483305d5f2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0422692ca59070bf342e0a8e9b94045e5062caf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:16 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-08 09:04:46 -0700
Original commit date: 2019-10-08 09:04:46 -0700
Original commit hash: 902b21bc1c72db185cfb43becc955db52480aee9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67e8df553952b1454c0e20a7c1258263214a9717 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:12 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-08 07:16:40 -0700
Original commit date: 2019-10-08 07:16:40 -0700
Original commit hash: a7768a659d95776d5b85e99663199d2465fe61a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7a99773cb6816325f0034d9d2066100b35c4de15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:11 -0700 
-------------------------------------------------------------------------------- 
UEFIFW shall set DMI performance related registers

Hsd-es-id: 1808631328
Original commit date: 2019-09-30 15:15:09 +0200
Change-Id: If8a151ce47d019c39180ec3fea3a67422b82769c
Original commit hash: 93ea6d6c07a123afd8200f031bda3b277df342da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 99a1f29e1b84ed15818a60ee1fc15fffdf52ee27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:09 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-08 02:47:44 -0700
Original commit date: 2019-10-08 02:47:44 -0700
Original commit hash: d83033ef791a25d0aed9407369003f948a0549e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ed367033af9d3531e11156e216604638a7152b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:07 -0700 
-------------------------------------------------------------------------------- 
[TGL] Able to enter setup by pressing "F2" from USB keyboard while fastboot PS2 console mode enabled.

Using UpdateConsoleVariable to make sure system clear USB Device Path at every boot while Fastboot PS2 console mode enabled.

Hsd-es-id: 1607822743
Original commit date: 2019-09-17 18:03:17 +0800
Change-Id: Ied1134c07a6aec06bcbb34e6ecedb2971f5201c5
Original commit hash: c3c929ea7dc2210029bd4b79e4fd3edc18dbd105

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: 9666323ac9e8182773956966342a44810699f27b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:06 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-08 01:43:54 -0700
Original commit date: 2019-10-08 01:43:54 -0700
Original commit hash: 02736ba8873ed5accbb720eb4d25651101630cb9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 370369d21015009abc5f3996d0876d92f68d7002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:28:04 -0700 
-------------------------------------------------------------------------------- 
Title: [1607880633] [TGL_U A2]: FCC option is not available in WWAN Configuration

Resolution:  FCC option should be available WWAN configuration.
             Add Fcc Lock Smbios Setup Option.

Hsd-es-id: 1607880633
Original commit date: 2019-10-04 18:02:14 +0800
Change-Id: I7f4da36f70b997cc219c0c7000147afa046a64a8
Original commit hash: 2889f7e6c5126eddadd85eae6451df2ddb400cc2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscStrings.h
TigerLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
TigerLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 124eb2d4886a1e339c668662a08872b80476039b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:55 -0700 
-------------------------------------------------------------------------------- 
Missing NfitSmm.uni in NvdimmSmm.inf

1. Remove NfitSmm.uni in NvdimmSmm.inf
2. Module name is changed to NvdimmSmm. Rename all "NfitSmm" to "NvdimmSmm" in NvdimmSmm.inf, NvdimmSmm.asl and NvdimmSmm.c
3. Remove TwoLm in JasperLakePlatSamplePkg\PlatformPkg.fdf and JasperLakeBoardPkg\BoardPkg.fdf

Hsd-es-id: 1507446836
Original commit date: 2019-10-04 11:27:02 +0800
Change-Id: I11f418b3091753d0683dba9f28fe4f75c0fe431b
Original commit hash: 74df02496dfdb50a9223b4f57f0a62fb1a5804a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.inf

================================================================================ 
Commit: 8dbd2823dd52f089712adcd171c462061223613c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:54 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-07 22:16:55 -0700
Original commit date: 2019-10-07 22:16:55 -0700
Original commit hash: 9c79cb194b1d78ce8270dc0889af078b51988a30

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7f02f0f575299210b414c1fdc137dabc7cf2456a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:52 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-07 21:53:20 -0700
Original commit date: 2019-10-07 21:53:20 -0700
Original commit hash: 633270bff490617844221fa376910abd593cbb2b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca9979ff7322945c97111785e6c7b88a70296d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:50 -0700 
-------------------------------------------------------------------------------- 
ChasmFalls: BtGAcm Capsule Update Refine

- Remove NtgAcm Hash binary in BTGAcm capsule image
- Remove redundant python script for IBB base hacking when building
  Capsule image.
- Add comments for functions in SeamlessRecoverySupportLib
- Correct year info in the Copyright
- Fix type in comments

Hsd-es-id: 1507237494
Original commit date: 2019-10-07 09:45:59 +0800
Change-Id: I813f79b455dea8c1d43f58ddcae19dc304a9ad93
Original commit hash: 501277074f29930a6f5db669558d25dd0152ac1e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBtGAcm.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat

================================================================================ 
Commit: d0698d9b3c97f7f2cbf348239f0d64096000accc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:48 -0700 
-------------------------------------------------------------------------------- 
BIOS not enabling HD Audio power gating - blocks S0ix

- Moved programming of FNCFG register before P2SB lock.
- Moved HDA disabling after PMC is enabled

Hsd-es-id: 2209115322
Original commit date: 2019-10-07 11:32:35 +0200
Change-Id: Ic98334756f34abffe30baa23418631df84f25fa0
Original commit hash: 04ac96fe949385cc58f1998f90fa65286219577c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 08cded19bc43ed2efc47ca9d00e4ac8de788ab2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:45 -0700 
-------------------------------------------------------------------------------- 
TGL FwUpdateLib: Keep platform copyright header

Hsd-es-id: 1607569999
Original commit date: 2019-09-25 16:19:55 +0800
Change-Id: I4a7666a3b4d1f505ef11180769602c31fc47d076
Original commit hash: abb25c860876df37cbee5920a8fa5c48a6645527

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h

================================================================================ 
Commit: 2336da0ca857896e5e96e4f42cfaf90896f07366 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:41 -0700 
-------------------------------------------------------------------------------- 
[TGP] Update PMC BWG V0.67

Part 2
- Added external Z0 support

Hsd-es-id: 1409328297
Original commit date: 2019-10-07 11:30:49 -0700
Change-Id: I213eaf5e474aec546b414383c053fe748f6261a4
Original commit hash: 09be9969ab147dca96c6ac7a6bb123eac76aa094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: b2895ebdf977b5db162d54ae9b77ecdbef7ea217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:36 -0700 
-------------------------------------------------------------------------------- 
Mphy perlane SUSPG needs to be disabled

Part 2:
- Added A0 stepping support
- Removed W/A from B0 stepping

Hsd-es-id: 1409859062
Original commit date: 2019-10-05 01:05:14 -0700
Change-Id: I666adc971c4cc05bf970ed2143040ba8edbc51e7
Original commit hash: 40b1d236d55dc066eefe5edfbb94c375d2adaf25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: f4aed5860055e497d7f4b55654753b7969103db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:33 -0700 
-------------------------------------------------------------------------------- 
Clean ICL_PO_FLAG and PcdIclPowerOn usage

The build flag and PCD are not used and can be cleaned up

Hsd-es-id: 14010078588
Original commit date: 2019-09-27 10:11:38 -0700
Change-Id: I4642322798e649b9037d2825c127229c6e530b5f
Original commit hash: 55abe2751d6c947f515047ffa28deb109bc3df65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: d584b6e3f3aa6e2994891b999c297d82aeab2b6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:31 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH ModPHY Development

Adding check to only execute BIOS HSIO programming and Chipset Init Sync if it is supported.

Hsd-es-id: 14010090141
Impacted Platforms: ADL
Original commit date: 2019-09-30 17:05:18 -0700
Change-Id: Ia60c2991f9c4d1ae23d1a32c9ee300a5e2b94fc8
Original commit hash: c876e67205174f02d4a6c49799fd828d6d17e778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 8e65581a104fc1ed81ceb46069c4049cfdec0624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:29 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-10-07 09:37:54 -0700
Original commit date: 2019-10-07 09:37:54 -0700
Original commit hash: 9cc623c707b55c7e816e9c02e1fc5ea77b4d314a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 4d5451a8892d6d2d32aa11c779f23481fb25fa45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:28 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-07 09:23:29 -0700
Original commit date: 2019-10-07 09:23:29 -0700
Original commit hash: 10d1ddf923a699b78b705361922bb7635e8e0657

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b3e16c1a05449ea2de5b5d1d98339ece37d5606a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:27 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-07 09:09:45 -0700
Original commit date: 2019-10-07 09:09:45 -0700
Original commit hash: f427e0600eebfc3b60ecea4f9e2361b35a741796

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c372151219af6e08c6e2fc0b7ba7f21d2ef7a2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:24 -0700 
-------------------------------------------------------------------------------- 
Disable unused devices and Root Ports at PSF level

Replace PchGetPcieRpEnabledMask with PcieDisableUnusedPorts function in PeiEnterprisePcieRpInitLib.c
Turn on code that disable Pcie Root Ports and Sata
Add code for GBE disabling

Hsd-es-id: 1807748605

Original commit date: 2019-08-09 14:41:18 +0200
Change-Id: I637af8691ed0170366c69ea2eec077045addc768
Original commit hash: 610c45fe0baf891d0dc6a806f871ea2e17d3766c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: e575ee14df97d6e863f3946c98b40e345d795765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:21 -0700 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space"

This reverts commit 02b026c5cd7d3c0e8b2cc7718e929e1689a1683d.

Hsd-es-id: N/A

Original commit date: 2019-06-12 22:04:59 +0800
Change-Id: I78d2b248dab76fd68673b78b3d62b590e4e02aa6
Original commit hash: 416940bf36adf36d4b925c5bbd82f80fec14810f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform

================================================================================ 
Commit: 8d074be82a6cc236fdf70976b24e4b239df51836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:20 -0700 
-------------------------------------------------------------------------------- 
[CPU Convergence] Convert BIOS MSR definitions from macros to structure format

- Add CpuCoreRegs.h to include all new MSR headers

Hsd-es-id: 1409279152
Original commit date: 2019-09-03 20:25:57 +0800
Change-Id: Ifb4fb67f91d504729c079b0ab0a5e318a436d3db
Original commit hash: a42a1daa4b125884860013884ada28fa014aa40a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuCoreRegs.h

================================================================================ 
Commit: 55db62235c4e6cec69ecd6a5f1327ebcf557cd3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:19 -0700 
-------------------------------------------------------------------------------- 
Fix energy reporting debug mode in JSL

For TGL forward we have changed the energy report
debug mode enabling to ETR3.BIT1 while JSL which
is based on ICP-N still uses ETR3.BIT0 to enable
this mode.

Hsd-es-id: 1409512691
Original commit date: 2019-10-03 16:48:05 +0200
Change-Id: I44eb272405eb3777b24ff47549ab1db26119cb86
Original commit hash: 352be2e6bdb452e1ac90fd7813c825d85cf540b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 5429272bd7636ca1f262c059e492d1bf937771e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:13 -0700 
-------------------------------------------------------------------------------- 
After Enabling SGX system Hanging on 0C18 with BIOS 2401.00

BIOS programs the wrong PRMRR base address and causes the CPU reboot.
Fix the PRMRR base address programming.

Hsd-es-id: 1608026338
Original commit date: 2019-10-04 15:53:27 +0800
Change-Id: I34339d2dc5f7097f7033355a2c05879b9d38cbe8
Original commit hash: 6b6e15b6e5068263657f20e3cb0ae763c9e3acad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: b93fc9cda933b0e91a67018d0a50927196a21cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:12 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Tbt: Clean up SmmTbtCommonLib from C1S package

Hsd-es-id: 1507444446
Original commit date: 2019-10-03 16:06:59 +0800
Change-Id: I874de18a74ad136909652baacfee16f91f16ef47
Original commit hash: cc8f167ee9ef116fce78a94139566d3618831e7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SmmTbtCommonLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/SmmTbtCommonLib/SmmTbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/SmmTbtCommonLib/SmmTbtCommonLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.inf

================================================================================ 
Commit: a8e6573d39fb2f7585046b65002917dab0bf4dd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:07 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x38

Update TGL Ax with Patch 0x38

Hsd-es-id: 2209006415

Original commit date: 2019-09-25 19:06:27 -0700
Change-Id: I7b26feac0dd9f23131c82e1c25ba7d0f21df9a0f
Original commit hash: 41aef1742450b82ce95dcd4600bbfa94f5db142f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3fa4637bf7db092fa52fce87b08dbcfe0b1eb534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:03 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

2019-10-06 09:36:09 -0700
Original commit date: 2019-10-06 09:36:09 -0700
Original commit hash: bf499ca2be91af44af473578df059bb54cfa472a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ab1b784ea87792413584d614fff52bb4ccd21d21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:02 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-06 09:21:31 -0700
Original commit date: 2019-10-06 09:21:31 -0700
Original commit hash: e1e569e971fdaed0a66bbd5a2e611e55e529627c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e565ceafc62450c24dfb8e45394fa8605dbd7f84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:27:01 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-06 09:06:11 -0700
Original commit date: 2019-10-06 09:06:11 -0700
Original commit hash: d72b7e8fa6e253ef9821c1d8d17fb8aee96697e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 645a14c65cac9f2c6b91c0a8e7af594694909afc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:54 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-05 09:19:52 -0700
Original commit date: 2019-10-05 09:19:52 -0700
Original commit hash: fd135a2cc5a01c7398bea7e08eedc96948ad84a4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2f97198586c2577d4654512233c7a023e9f2d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:53 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-05 09:07:22 -0700
Original commit date: 2019-10-05 09:07:22 -0700
Original commit hash: f33c9907f40b7a71fcd73056af148ec27a21b40e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2ecca0b7d3c046d35ff53e59c533db931fc0ee48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:48 -0700 
-------------------------------------------------------------------------------- 
[TGL]BiosGuard: Fix Enabling Check for non-BIOS Capsule Update

Problems:
- IsBiosGuardEnabled() always returns 0.
- SPI protocol is always used for capsule update.
- For non-BIOS regions, such as EC or CSME region thru SPI
  protocol will hit MSR 1FEh write exception once Bios Guard is
  enabled in Setup Menu.
- BIOS Guard script generation for wrong IBB and OBB region

Fixes:
- Return IsBiosGuardEnabled accordingly
- Select apropriete update interfaces for BIOS region
- Non-BIOS regions, using SPI protocol, won't touch MSR 1FEh
- Correction of BIOS Guard script generation

Hsd-es-id: 1607609952, 1607569999, 1507171905
Original commit date: 2019-10-03 19:25:07 +0800
Change-Id: Iab042088d565aef12d45f0c669737d0d7be6b683
Original commit hash: 98c799b8dbcdee92b155e93ab3ba2dc794f0d75b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a741586deccc9b33286d501a7470dc9643326d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:47 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-04 22:19:21 +0000
Original commit date: 2019-10-04 22:19:21 +0000
Original commit hash: 7d4f2184c9dd80e8c14bae7edf2085280e63bd0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fec222671933bfa01bb64aade9009a89e1e0d59f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:45 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Disabled DCC by default

Problem: Current DCC setup is incorrect
W/A: Disable DCC by default

Hsd-es-id: None
Original commit date: 2019-10-04 14:18:38 -0700
Change-Id: I9219ce1857c25235241c5bbb77ff74e687518c96
Original commit hash: 1e360a372442f47066cd415090638953f6323362

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 13230acdb6ae7c58e0ae31e298d11d2cf2d63aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:44 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-28 00:24:49 +0000
Original commit date: 2019-09-28 00:24:49 +0000
Original commit hash: 495f4d62c09a16f3060869f0964f4202c79cf27d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f009dd8b2f6b37594a8d07bf804b9dfaa4a848f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:42 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MEM]RxVref Margining using the byte level function fails and/or reports inaccurate results under certain conditions

Updating data types to UINT16 in MrcCalcMaxRxMargin function to avoid losing MSB 8-bits from cr_ddrcrdatacontrol5_rxvref register reads.
   Variables updated:
      - ParamList
      - MinRange
      - MaxRange

Updating RmtPerTask Setup option to be enabled by default.

Hsd-es-id: 2208913246
Original commit date: 2019-09-25 23:35:17 -0700
Change-Id: I64fee36de8502c1652ee4f1b652e8d927778a503
Original commit hash: 5cfcc9117e8312f2ea70f043e35f45394fffc6ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c0984c365808d9c96185887e99034cd4face2dfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:41 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-27 17:21:55 +0000
Original commit date: 2019-09-27 17:21:55 +0000
Original commit hash: a5024a2fcfb56b6b653c30902d6b02264a8df056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02e1f2eb9570df898ebfd9d21afdb58a5d9239d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:39 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] DDR PBD calibration slope target formula change

Updated PBD calibration formula for A0 and B0

Hsd-es-id: 2208974189
Original commit date: 2019-09-24 10:57:29 -0700
Change-Id: I7cad83374a35a0c8133a6f69f9d377290ebbef78
Original commit hash: 648c135191ec8086fe821a58d137886e67142457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2b41e463338d5883ea951caf52fc5489ca95c8aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:38 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-26 19:36:54 +0000
Original commit date: 2019-09-26 19:36:54 +0000
Original commit hash: 205bebc072663ecd4a024db46fdaeb449d1cc991

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc14b839841042c1fbd57256627db09f11c338d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:37 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC] Enable RMTBIT BIOS menu settings

Enable Rank Margin Tool Per Bit (RMTBIT) in the BIOS menu so that settings are
copied to MRC. Add the option to enable it in the BIOS "Memory Training
Algorithms" menu, with the default as disabled.

Additional:

Ported the RMTBIT BIOS menu setting for AlderLake so AlderLake BIOS will build
(it uses the TGL MRC).

Hsd-es-id: 2208230187
Original commit date: 2019-09-13 11:45:22 -0700
Change-Id: Ic36ccdc812362ddd1269769bb9e0a0e07ac01e8d
Original commit hash: df25ff5508475c11bf5a7fb9cad2434b6c832a95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b168515966a3ee72957e4109bbf4aa797efa5a8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:35 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-25 17:43:49 +0000
Original commit date: 2019-09-25 17:43:49 +0000
Original commit hash: fe9ec4ca7fc5b4717aecfb4e49ae9856fe62397e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 874ae90453dfeea8140f07457a65335780040dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:34 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:Memory Map address offset getting set to 0

Issue:
  In the above MRC revision. MC Memory Map fails due to unknown address. It looks like the PCI base address gets overwritten to 0 and our conversion can no longer map address offsets.

Root Cause:
  Memory map changes to move host registers outside of MRC did not use the host structure input parameter to get the PCIE base address.  In simulation environments, IO functions are stubbed out.

Change:
  Update the memory map function to use Inputs->PciEBaseAddress.

Hsd-es-id: 2208950562
Original commit date: 2019-09-24 19:33:24 -0700
Change-Id: I1e05bec7df601e414382bdb3ad091bfcccff4d0a
Original commit hash: 74c1d5934161122bb70d2abb73f43c3a93ef8a59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: e1bf1647b6c53bf3adfd62a137e8583b59fe0e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:33 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-25 02:19:33 +0000
Original commit date: 2019-09-25 02:19:33 +0000
Original commit hash: e842559e79c5c4dd6bb8041a5d88babcfe8f0466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ffa5494f0201c575decdced571377518b60650ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:31 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:LPDDR5 SAGV Fixes

Issue:
  MR sequence is not occuring in the expected spot to perform the proper frequency switch flow.
  MRS FSM is not being updated after the first configuration.
  FSP OP/WR are not correct at the end of the MR sequence.

Root Cause:
  Spec miss on the FSM configuration.
    MRC must configure the LPDDR4_split_transition to tell the hardware to do the frequency switch in the middle of the sequence.
    MRC must then specify which index in the Generic MRS FSM array where the frequency switch should occur.
  MRS FSM control is not being updated due to a check on (!Outputs->JedecInitDone).
  MRC must configure GenMrsFsmCtl.Bits.FSP_CONTROL = 2 for all MR 16's after switching the FSP-OP point.  This is due to the HW doesn't flip its bit until the end of the MRS FSM.

Change:
  Added variable to the MRC_GEN_MRS_FSM_MR_TYPE to specify that a frequency switch needs to occur at this entry.
  Updated MrcGenMrsFsmConfig

Hsd-es-id: 2208220092
Original commit date: 2019-07-12 15:06:17 -0700
Change-Id: Iba49c214e3b6d404d1322a7336205a8d530d53b9
Original commit hash: fc00c76bd733ec51c1faa16dddfb60142b218110

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 488488fda4a48831bd97c397890bc1cb2c075ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:29 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-25 01:03:27 +0000
Original commit date: 2019-09-25 01:03:27 +0000
Original commit hash: 4e0379b5d0ecfeffa135349072698fcff5ac20d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e305f67d93dfafcd3160f05ad6ded9df5620d50a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:28 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update for Periodic DCC enabling

Previous method was causing Rcomp Cycle Timeout issues.  Adjusting the setting of this field to later in MRC.

Hsd-es-id: None
Original commit date: 2019-09-24 11:19:51 -0700
Change-Id: Idacf1b8d8836fa4b4919b963fcf45d955848777a
Original commit hash: ddcbffe636f07d5100449300868a14f2ac58413e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b74c84cdb9d9a76ede98eb648fe3ce8fc2e4c3a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:26 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-24 23:52:36 +0000
Original commit date: 2019-09-24 23:52:36 +0000
Original commit hash: 7a7c035a9dcb734ea492832ebd83ee99bfafe620

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9f069d8b20fc0b60c22716ab4497ac80819199f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:25 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Lpddr Overshoot

In Lpddr the IO pin voltage is max value of Vddq but SoC Vdd can be much higher than DRAM voltage.
This creates a tricky situation to toggle the signals when DRAM isnt terminated.
For normal writes during preamble th termination may not be fully enabled.

Tested on one LP4 platform with minibios. Boots to MRC done.
SV tested the full bios on LP4 and the system booted to EFI shell.
These testing were done for the function call at the end of ddrioinit.

Hsd-es-id: <2205463282>
Original commit date: 2019-08-23 15:38:21 -0700
Change-Id: I01000d86d59c0230fa9a6996008779b86b5f0b72
Original commit hash: e1a483de229c255d603b626ae2ccd62e4103e10a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: af84b0839ec7ba61851d3a414af473615c77124a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:24 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:MRS FSM CONTROL fixes

Added updates from ICL B0:
  LP4 - Set LPDDR4_split_transition, Clear_VRCG and GV_auto_enable in MrcSaGvFinal.

Make sure MC_INIT_STATE.LPDDR4_current_FSP is set if we are Lpddr to sync the FSM with MRC's FSP usage.
Move the clearing of VRCG to the end of the MrcSaGvFinal().

Hsd-es-id: 1409747398
Original commit date: 2019-07-15 18:10:03 -0700
Change-Id: I56e208f3cfa601a7f0770000d0bddaceed3199e6
Original commit hash: d0a488ae5515036e7831d8cf964177d066314147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 164bfe9ee1c477f62fba9b0829c72cc6fa23ccf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:22 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-24 22:13:20 +0000
Original commit date: 2019-09-24 22:13:20 +0000
Original commit hash: a27f783a1c84dbf508f96a14cdda3d943a52888a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a448227fcfb182128dd9f813f1d867769af65b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:21 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] DDR5 SPD Support

- Implemented DDR5 SPD support based on the
  DDR5 SPD Content Release Rev 0.85 spec
- Increased SPD buffer size from 512B to 1KB
  to accommodate DDR5 SPD

Hsd-es-id: 2208163736
Original commit date: 2019-08-09 17:39:48 -0700
Change-Id: I82b773c4acf16dcbfd1f872ffbfcab5561ba97dd
Original commit hash: 2dca168557dcac6a547be1a8a8ccd40cf12ab578

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 3d13d38418c2c6a1c8cfb3efabdc4ddd23aa90b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:18 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-24 02:20:51 +0000
Original commit date: 2019-09-24 02:20:51 +0000
Original commit hash: 2839e085aef773c1d63c5c8d194b6c2f52814910

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c9b722b488d724732f4644ae72172c738e9edab7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:17 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] VccDll Bypass controls need be in sync

If we set VccDllControl.Bypass = 0 then we must set VccDllFFControl.Bypass = 0 as well. Both need to be set to the same value otherwise VccDll gets stuck.

PhyinitComplete = 0
PgVccDll (PowerGood) = 0
MDLL.Lock = 0

Make these two fields dependent on each other
VccDllFFControl.Bypass = VccDllControl.Bypass
This fixes the above problem and Lp4 system boots through memtest

Hsd-es-id: 2208944942
Original commit date: 2019-09-19 15:45:46 -0700
Change-Id: If8048a91250582221e5c1ec617b4a910ed914bc1
Original commit hash: dbdd97662fe1e3c328c8c2af740167773fe6d6dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 68d6fdd93ed4c06b77bf4524e0df68352620b0c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:16 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-24 01:39:28 +0000
Original commit date: 2019-09-24 01:39:28 +0000
Original commit hash: 8ab2f39a34850f01a2da2a7df98905fa6531a844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66dafc0c575998c9954434640a18fe4807586cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:14 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:FLL Ratio incorrect for SAGV

Issue:
  SAGV Early Rcomp uses FLL_CMD_CFG_REG ratio.  This was being programmed to the DCC ratio.

Change:
  Program FllCmdCfg.Bits.FLL_RATIO to the current QCLK frequency at the FLL base clock interval.
  Updated MRC call table to only call on SAGV Point 1.
  Removed the Skip training code from  MrcFllInit()
  Always use RefClock 66MHz for FLL.

Hsd-es-id: 2208220095
Original commit date: 2019-08-06 18:43:35 -0700
Change-Id: I9fab856e128ea76df6eaba5135595b41c1acf633
Original commit hash: 12a932e6d45f52856b172058fc5b8493b7d636d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1523b4a3c04a7285523bbe0df2b33321ee9bf3bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:13 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-23 18:33:21 +0000
Original commit date: 2019-09-23 18:33:21 +0000
Original commit hash: 6c9d4493553c5b2d54ea343cd8964c6cc6534300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 578ceab29c645e20e8a8c13042767dd29d3aebea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:12 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Duty Cycle Correction - During Training

DCC steps run during training

Hsd-es-id: 2207930428
Original commit date: 2019-09-12 17:04:05 -0700
Change-Id: I1764e212034b2f9d39c66553db66bd9f0fd8b593
Original commit hash: 4446332ff19524b21de6551cbcc8e425caee20ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: a6fbf1dd32800aa342e1363f68000cdd601c25f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:10 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-21 00:44:33 +0000
Original commit date: 2019-09-21 00:44:33 +0000
Original commit hash: c637e3c7e6fcc52f610f88ec8fe1e013ee13798b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24340b909224de8e38df356646e3b271d3ad14f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:09 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-A0][MEM] MC Register values need to be updated to POR - Part 1

    Implemented the following register field changes for LPDDR and DDR4 updated to POR values:
    - common.queue_credit_c_0_0_0_mchbar.rpq_count
    - common.sc_qos_0_0_0_mchbar.allow_cross_vc_blocking
    - common.sc_qos_0_0_0_mchbar.vc0_counter_disable
    - common.sc_qos_0_0_0_mchbar.isoch_time_window
    - common.sc_qos2_0_0_0_mchbar.isoc_during_demote_window
    - common.sc_qos2_0_0_0_mchbar.isoc_during_demote_period_x8
    - sched_second_cbit_0_0_0_mchbar.diswractthrottleonanyread
    - sched_second_cbit_0_0_0_mchbar.dis_ignore_1st_trefi
    - sc_pcit_0_0_0_mchbar.pcit_gt
    - pm_pdwn_config_0_0_0_mchbar.tt_idle_counter
    - sc_wdbwm_0_0_0_mchbar.write_threshold_for_lp_read_bklr
    - sc_wdbwm_0_0_0_mchbar.write_cas_count_for_vc1
    - sc_wdbwm_0_0_0_mchbar.write_cas_count
    - sc_wdbwm_0_0_0_mchbar.read_cas_count
    - sc_wdbwm_0_0_0_mchbar.write_isoc_cas_count
    - sc_gs_cfg_0_0_0_mchbar.n_to_1_ratio
    - sc_wpq_threshold_0_0_0_mchbar.low_wm
    - spid_low_power_ctl_0_0_0_mchbar.selfrefresh_enable
    - spid_low_power_ctl_0_0_0_mchbar.selfrefresh_latency
    - spid_low_power_ctl_0_0_0_mchbar.powerdown_latency
    - spid_low_power_ctl_0_0_0_mchbar.idle_length
    - sched_third_cbit_0_0_0_mchbar.ipq_ignore_write_ph
    - sched_third_cbit_0_0_0_mchbar.preempt_vc1_during_demote
    - sched_third_cbit_0_0_0_mchbar.pe_read_for_pe_blkr
    - sched_third_cbit_0_0_0_mchbar.lp_read_blkr
    - sc_blocking_rules_cfg_0_0_0_mchbar.high_wm_allowed_preempt_priorities
    - sc_blocking_rules_cfg_0_0_0_mchbar.med_wm_allowed_preempt_priorities
    - sc_blocking_rules_cfg_0_0_0_mchbar.low_wm_allowed_preempt_priorities
    - sc_blocking_rules_cfg_0_0_0_mchbar.dis_legacy_pe_blkr
    - sc_blocking_rules_cfg_0_0_0_mchbar.dis_legacy_ph_blkr
    - tc_rfp_0_0_0_mchbar.refresh_panic_wm
    - pm_pdwn_config_0_0_0_mchbar.dis_cke_tt
    - reut_ch_misc_cke_ctrl_0_0_0_mchbar.cke_on
    - spid_low_power_ctl_0_0_0_mchbar.powerdown_enable
    - mc_refresh_stagger_0_0_0_mchbar.wakeuponhpm
    - pl_agent_cfg_dtf_0_0_0_mchbar.data_trace_mode
    - mcmnts_spare_0_0_0_mchbar.ddr4_alert

Hsd-es-id: 1409781274
Original commit date: 2019-09-06 15:49:43 -0700
Change-Id: I9834b24fad95160a9212501d7207f077001cc51f
Original commit hash: 1938bc8822ded78ca22d9e1e42cb1ac70012aae7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f39b2177f777b96050abd46a5652ebdf2ac308d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:06 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-20 20:57:12 +0000
Original commit date: 2019-09-20 20:57:12 +0000
Original commit hash: 167d0e1c502906f136a8366f64de6c0d7ea69e80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 162f50702b28d27de7ca184fa968d2b5b2669fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:05 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Update LPDDR5 SPD Processing Key Byte (Byte 2) Definition

- Changed LPDDR5 SPD Key Byte value from 0x12 to 0x13
  to match the latest SPD spec.
- Update internal SPD tables in full BIOS and mini BIOS
  builds to match the new definition
- Update local stub mode SPD

Hsd-es-id: 2208186591
Original commit date: 2019-08-12 16:37:56 -0700
Change-Id: Ic87eb72ea5258f8fc121dc95f20da4e92647421d
Original commit hash: 077fee39c8ebe8cf083c2340af3bcfdb05f4224a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: a3b50152da1e8a490f2b0aebc06d5fb0cc6d4f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:04 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-20 18:37:33 +0000
Original commit date: 2019-09-20 18:37:33 +0000
Original commit hash: 26c3e9740e2ba170475257c76e67e3748eeb012f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04b425d082a10465b0ca9b46c108ad3b946386c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:02 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Write Leveling Flyby needs to set DQ Pi in the center of passing range

Currently DqPi is the last failing value which gets saved. It should set to the center of the passing range.

Hsd-es-id: 2208882336
Original commit date: 2019-09-10 13:30:43 -0700
Change-Id: Ie0777d6f3bf08bbe3a6c90123834f13b76c0f244
Original commit hash: cf637456ac8468b6e93449cbb2fd0b9511d3145d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 5a3eea15acf738c5b1d9b0d2d8455584e1eda244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:01 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-19 23:44:34 +0000
Original commit date: 2019-09-19 23:44:34 +0000
Original commit hash: 03f18a2f1c381d30a1cae94ed7bc0e362b97dcc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cbac31153f8bdca14ec110cb667174222d3265a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:26:00 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Resolve CTE Build Failures

Resolved build failures observed in the CTE Restricted build.

Hsd-es-id: 2208911785
Original commit date: 2019-09-13 14:57:39 -0700
Change-Id: Ie8119bf0f4ab3f7db44832b6df645b2ecec863b2
Original commit hash: b9fdde74aad9f9147b09ccb842cc8596a459c8f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 53842c926b2d90fb852a8e2a2daa907aebf73ac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:58 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-09-19 18:58:48 +0000
Original commit date: 2019-09-19 18:58:48 +0000
Original commit hash: c9fd350b695c55e7ae36b96ff93d48ebee9732b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae0b755460be22ac4838bcbb8e542ada11733140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:57 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] ECT 1D CMD Sweep should return a fail if a channel fails to find a CMD eye

Currently ECT 1D CMD sweep doesnt gate the training algorithm meaning if a channel or more than one channel fail to find
a command eye, ECT will still finish and MRC will move on to next training algorithm. This causes failure in later read of write
training. Therefore its useful to return a fail status if a channel doesnt find a cmd eye.

Tested on Lp4x x16 part

Hsd-es-id: 1409810095
Original commit date: 2019-08-15 13:22:12 -0700
Change-Id: I868faac5f6e8f15c6dbf02997b982ebf61023f41
Original commit hash: 547414877cf52a90eeffc7dfa74f07d40fdd11c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: eb96e67105307e3c8030e8e985d768aa8a30f40b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:56 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: 2019-09-18 11:18:24 -0700
Change-Id: I8b31cd261168eda26475cef80040713037ebf791
Original commit hash: 1712240e63803db6473622162ea7d9081413cfd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: deb03dbbed5c5c90e032ed016efe88006dd9b27b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:54 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Enable DCC by default

Updated Full BIOS and MiniBIOS options to enable DCC by default
Updated other MRC options to match MrcSetup.c

Hsd-es-id: None
Original commit date: 2019-09-12 11:22:54 -0700
Change-Id: Id83eceb217182bad8e92b7e758e490c84fd5139d
Original commit hash: 144e9795341b564f9bf159b96f19b6eb659f850b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 50e1011e076b224eac3f4a31fef62db3f0c94ece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:53 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A

Original commit date: 2019-09-17 15:43:42 -0700
Change-Id: I2e67eabbeee05a678a90305272d6c5dfa8a2a3a8
Original commit hash: 10ef9d05c42fa9531cedbbc2f4dbbbae4fcfe541

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf89dedd10a912041fdfe55346b30d6dc83192e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:52 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Check CAPID for whether SAGV is capable or not.

Added check against CAPID for whether SAGV is allowed or not.

Hsd-es-id: 2205368711
Original commit date: 2019-09-12 14:03:34 -0700
Change-Id: I9bc0e268921d773cdf6998ec61956f9eb946607a
Original commit hash: eee501f194c8c41527bc6a8435684fdd0223e63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: e742023a2404c6c49fe0a27a2de23da472de0d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:50 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL A0] [MEM] Missing bits to enable Clock Spine Gating

Implemented the following register field changes for LPDDR:
- pid_low_power_ctl_0_0_0_mchbar.powerdown_enable = 1
- pid_low_power_ctl_0_0_0_mchbar.selfrefresh_enable = 1
- ddrdll_cr_dllweaklock_0_0_0_mchbar.dllweaklock0 = 1
- ddrdll_cr_dllweaklock_0_0_0_mchbar.dllweaklock1 = 1

Implemented 'EnableSpineGate' procedure:
1. Right before the registers get saved, (sagv)
   set mcmisc_spinegating_0_0_0_mchbar.enablespinegating=1
2. After the registers get saved (sagv)
   set mcmisc_spinegating_0_0_0_mchbar.enablespinegating=0
   you can't have the spinegating enabled during training
3. Then right before MRC done, re-enable the spinegating

Hsd-es-id: 1409833813
Original commit date: 2019-08-22 18:11:26 -0700
Change-Id: I8940b611a38e1000f5d13ff3bf995f173596036c
Original commit hash: 78779ad9ea1d10138b1fbd565683b04045b35955

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b42a3b262482552debfde10fde68ef1a27949c5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:49 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable DqDqs WrRetrain by default

Enable DqDqsRetrain by default in BIOS and miniBIOS.

Hsd-es-id: 1409894280
Original commit date: 2019-09-12 16:26:58 +0800
Change-Id: I5715cc50951e6e2afe718c0fddbc8c576a583791
Original commit hash: 912465a6d6705abc2989acd6279e18467080366d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2576d714f2153b24d46263cc15f26fe34e81cae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:47 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Update MRC version for development branch

Update initial MRC version for MRC Development Branch

Hsd-es-id: N/A

Original commit date: 2019-09-11 17:25:56 -0700
Change-Id: I3f96a6f7e1ac8d55c071f8f47ece97e77353f495
Original commit hash: ba19dc8bc0c28b73ff07f084e0c0262aea3431f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3655e589b4b215413d296b8f70adc1e8a871d6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:44 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Use PcdFeatureFlag and replace trusted consoles check.

After the integration of the MinPlatform changes, some PCDs got redefined
affecting their scope. For this particular issue, PcdTpm2Enable was a
PcdFixedAtBuild and became a PcdFeatureFlag. The main side effect of this change
in type of PCD is that the definition is no longer visible for the C
pre-processor, so it can't be used to include or exclude code at compile time.

To work around this issue, the new changes get the PCD value at runtime to
decide if the Physical Presence flows will be executed or not.

Additionally, the trusted consoles check has been replaced and aligned to what
is being defined in the MinPlatform changes, in which the platform defines a
trusted input and a trusted output console. The presence of this will suffice
for the Physical Presence flows to be issued. If any of this trusted consoles is
missing, or the trusted output is not configured as primary display, then the
Physical Presence operation will be deferred.

The previous logic to filter out any devices from the ConOut variable
prior to detecting the display devices is no longer applicable and had to be
removed.

Hsd-es-id: 1607584021
Original commit date: 2019-08-29 17:37:55 -0700
Change-Id: I04103320569644ab3435b1d1537bdd8e97fc410c
Original commit hash: 8ada8b5635c33325aae5e518383079792c4b99ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: a71d60d6734b0f2741f87def91564ef645f09c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:35 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-04 09:17:22 -0700
Original commit date: 2019-10-04 09:17:22 -0700
Original commit hash: 9066ba617d9cbe79a95443ae32c69c63845ef23b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: aa08d6adedbc71f24539c6d85145ffb8e46b8068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:34 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-04 09:06:31 -0700
Original commit date: 2019-10-04 09:06:31 -0700
Original commit hash: 3f6178fc9f504aa91039e2bd464b3268b1469ae8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 184cc616169031fa963316c5c3d52f1c57b5c884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:29 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Tbt: Clean up CPU build flag for TCSS IP - take2

Fix JSL, RKL build fail

Hsd-es-id: 1608014099
Original commit date: 2019-10-04 16:29:31 +0800
Change-Id: Id97e84dbd1f97c09a7ee87e197f52b268e9449c4
Original commit hash: 03290f5d1559ed03a52ca7d661495fc1f580727f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h

================================================================================ 
Commit: 4de9f8d24a336d0d70cdd633c940c9f5b0f60b82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:24 -0700 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
 - PeiCpuPolicyLib: Use structure format MSR definition

Hsd-es-id: 1409907386
Impacted Platforms: TGL, ADL, JSL, RKL
Original commit date: 2019-09-26 12:42:06 +0530
Change-Id: Ibf7b2a0615da232f0d5c3ba24b9dedef03cd6651
Original commit hash: da018c17aa5b3cb76cac90b0e01961e22a07f983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: a6069a6598f020c2da62b944cab7a97e07150c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:14 -0700 
-------------------------------------------------------------------------------- 
Enable rosc fast clock gate when DCI debug is disabled

DCI IP w/a for CPUPWRGOOD glitch when DCI debug disabled, setting HEEN from 0->1.
CSME disables rosc fast clock gate before setting MEEN, BIOS enables it back when DCI debug is disabled.

Hsd-es-id: 2208285797, 1507284037

Original commit date: 2019-09-27 17:33:51 +0800
Change-Id: I00ddd405cf352c76c0cf5ebb1ec0ba678712f589
Original commit hash: 0c705b15e0977f9b44e4188aa43335f9e7749b0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: 248a30bb4d9795d05ef9c5b047ed781818f7af4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:09 -0700 
-------------------------------------------------------------------------------- 
Switch FSP Dispatch mode as default mode.

FSP Dispatch mode is POR that should be default
build mode.

Hsd-es-id: 1507359795
Original commit date: 2019-08-23 11:16:17 +0800
Change-Id: Ice6d1f2a297dbad3a622146c52bac3f21e2595fd
Original commit hash: 81b631e1a554bd11c4be74552fda4ecf0eefe179

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: a025e97efce62fbf1d5bb79b80701583c77ac0f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:07 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Tbt: Clean up CPU build flag for TCSS IP

Hsd-es-id: 1608014099
Original commit date: 2019-10-03 15:23:07 +0800
Change-Id: I4090837912ee43e5408bc04ae97121274be8abd2
Original commit hash: ed089cb897dbb9c80942f1c7810610cd16ad4639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLibNull/DxeITbtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h

================================================================================ 
Commit: 8ae2a59cf3da3474758affc92f8539cd764fd8d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:06 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-03 19:40:40 -0700
Original commit date: 2019-10-03 19:40:40 -0700
Original commit hash: d7708ffcb0fdb8ba2bf8cba5952beb64bb92d735

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8df50f2d80368375081a107b258e091751352d9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:04 -0700 
-------------------------------------------------------------------------------- 
[TGL][IOTG]: Ensure TME and IBECC are mutually exclusive

Grayout TME when IBECC is enabled.
Grayout IBECC when TME is enabled

Hsd-es-id: 1409753562
Original commit date: 2019-09-20 19:50:14 +0800
Change-Id: Idba07d33260b746349849290e2f030ca71049a0f
Original commit hash: 2877194ba3e72da216aaf93296c45f513c5bf349

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4f0218d91dba81970a6f05d429c32261e5dc58e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:25:02 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: BIOS not exposing SMBIOS TPM Device (Type 43) table.

Build and install SMBIOS TPM Device (Type 43) structure.

Hsd-es-id: 1409879724
Original commit date: 2019-08-29 14:26:39 -0700
Change-Id: I1a2569b6bce68c5b4d701089ab6da8dff137a4e1
Original commit hash: de3436f2ae780020b95b20fc3d01672685ef2700

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.c
TigerLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.h
TigerLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.inf

================================================================================ 
Commit: 71f2f2df8cbedc7379d34a778e6e82f7665208b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:53 -0700 
-------------------------------------------------------------------------------- 
Fix hang due to incorrect config block and variable accesses

- Avoid Telemetry Config Block Access
- Remove un-defined setup option variable references

Hsd-es-id: N/A
Original commit date: 2019-10-03 11:23:46 -0700
Change-Id: I19ed07d0537498b74b66b2faece5930b65c551cf
Original commit hash: 47dc6050f40d9aa8905204d610c99ba52bc4afe4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 2fbc1b264b32fad53a3ed1d722226a8f04f28f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:48 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-10-03 10:15:06 -0700
Original commit date: 2019-10-03 10:15:06 -0700
Original commit hash: 28d95000c98e6956e749fc0ce1d3906b02fcac04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 13ac5c7c9aabd703bb41865d3009aab87e241491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:45 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-03 09:10:04 -0700
Original commit date: 2019-10-03 09:10:04 -0700
Original commit hash: c6f82f0542ceba9b5dc3579635bfce2f611bbf4a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: acaecac3ef3060b9ba73af1ba7844467f4cc134a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:44 -0700 
-------------------------------------------------------------------------------- 
[TGL] Code change to prevent writes to mClockPolicy before MRC

Code changed so that global variable mClockPolicy is not
getting re-assigned in Pre-mem phase not to cause CAT ERR

Hsd-es-id: 2208125179
Original commit date: 2019-09-26 14:29:59 +0200
Change-Id: If0153ee2d2cccce06d4e364cbdfc1bdabcb891d1
Original commit hash: 39519103c8ce2bdd7749deef1b9c1882a93d8391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c

================================================================================ 
Commit: cb8ecbb27ab8c75faed9f5ae23cdb961fb745e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:35 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CpuPrintPolicy:SGX EPOCH values are exposed in the External BIOS debug log.

SGX EPOCH values are exposed in the External BIOS debug log. Keeping the SGX EPOCH debug messages
under CPU restricted tag to prevent exposing the values to External debug bios

Hsd-es-id: 1607809794
Original commit date: 2019-09-30 12:50:59 +0530
Change-Id: Iff4e519f5b670af430d71cd819750fa8374e8b24
Original commit hash: defef12dcbb0a78288378871cbb119414e56b70e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c

================================================================================ 
Commit: f0bedaf7a50476c2a854790be34a228bad6cf6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:27 -0700 
-------------------------------------------------------------------------------- 
Remove WRITE_TO_SPI Heci Command

Due to security reasons the command is no longer supported therefore needs to be removed.

Hsd-es-id: 1808648445
Original commit date: 2019-10-02 15:24:01 +0200
Change-Id: Ie8aed33c5c95fb3d18587902c1535d4a977b4ad9
Original commit hash: d330db8b2da9d27180f7c302068d1b57936731e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 5607f9461d1b21a3c1761e5d01c1354e3d11908f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:25 -0700 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [3/14] Enable the library for PCH PCIe RootPorts code

PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specific
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).

This patch enables the library for PCH PCIe related code

The change is split to patch series:
[1/14] Introduce the library
[2/14] Enable the library for ClientOneSiliconPkg
[3/14] Enable the library for PCH PCIe RootPorts code <- this patch
[4/14] Enable the library for TigerLake code
[5/14] Enable the library for AlderLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library
[12/14] Remove redundant ScsLocationLib library
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup

Hsd-es-id: 1808645220
Original commit date: 2019-09-20 09:37:38 +0200
Change-Id: Ib2463f76c0da98c205167965b0d7d9167cb0b000
Original commit hash: 74f120f9f3e32eaa35ad5aa61c5f0815fbcd2ce6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsioPreMem.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperServer.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: ca3ba7120d63c42319e1e86c0405855fa9c8779e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:16 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\TwoLm\Nvdimm : BIOS must support boot from Persistent memory

Added a UEFI DXE driver which produces EFI_NVDIMM_LABEL_PROTOCOL as defined in UEFI2.7 or later spec.
This is platform specific driver sends mailbox command to Willard device and serves the following protocol.

typedef struct _EFI_NVDIMM_LABEL_PROTOCOL {

EFI_NVDIMM_LABEL_STORAGE_INFORMATION LabelStorageInformation;

EFI_NVDIMM_LABEL_STORAGE_READ LabelStorageRead;

EFI_NVDIMM_LABEL_STORAGE_WRITE LabelStorageWrite;
}

Label Storage Read and Write calls must be Dword aligned

Hsd-es-id: 2208092773
Original commit date: 2019-08-08 13:34:23 -0700
Change-Id: I51d67d0cefcf2792954bc3d9f1000b6420fc9d28
Original commit hash: 76a0ef3470d904f4b633e15676c809a31996c4e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Dxe.dsc
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.inf
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c4a2082437795de5cf009a1b3e66171fc2eb97df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:10 -0700 
-------------------------------------------------------------------------------- 
[GPIO][I2C][RTD3][TouchPanel] I2C based BOM 38/39 Touch panel not working

- Removed redundant check for 1MHz in ASL
- Removed old CNL/ICL GPIO Objects
- Fixed GPIO COM E ACPI mapping

Hsd-es-id: 2208892810
Original commit date: 2019-10-01 13:56:43 -0700
Change-Id: I31aa3db88d96da93d296866d3bfeff815b1cd9e0
Original commit hash: 015fdf7ce2bcd6e2e842697f3414a0cb88dd23c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsCnl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsIcl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 9e097a0a434e23f43a26af986079545e93991821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:08 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Audio DSP does not get disabled after changing the BIOS option

Audio DSP does not get disabled after changing the BIOS option.
PchHdAudioDsp was not used to update DspEnable policy.

Hsd-es-id: 14010079740
Original commit date: 2019-09-30 12:57:59 -0700
Change-Id: I980cf7a302367137d420f8102c1bc3ee7c8bbbe9
Original commit hash: 8c08cb1e7de5e3c51730d89fd21a337212b7ac51

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 7067a94a72843db325edabdd5d93ed062bc5daee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:24:01 -0700 
-------------------------------------------------------------------------------- 
[C1S] Policy Check Enable

1. Natural align item in configure block that is used by TigerLake
2. Move FSP Policy Check reference files for TigerLake from ClientOneSiliconPkg to TigerLakeFspBinPkg
3. Move Silicon Policy Check reference files for TigerLake from ClientOneSiliconPkg to ClientOneSiliconPkg\Product\TigerLake
4. Add Platform Policy Check reference files for TigerLake on TigerLakePlatSamplePkg

Hsd-es-id: N/A
Original commit date: 2019-08-26 16:47:23 +0800
Change-Id: Ibff92b23360b827b182217b2e1ad99123b2a4089
Original commit hash: e3888fc64f23f68b7a9235cca96d0682635b86fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTxtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/BiosGuard/BiosGuardConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/DxeTbtCommonDefinition.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/HsioPcieConfig.h
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: b4565c8a76b393f1b77bc92eaa4ce5cf1937465a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:54 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-10-02 00:50:56 -0700
Original commit date: 2019-10-02 00:50:56 -0700
Original commit hash: 5d093e30193892a030fd6b9be641aa90907e88a4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8428b5fc1ce2a4b410768bb2d4c361ac35034d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:51 -0700 
-------------------------------------------------------------------------------- 
Remove CrashLog on RKL and Eliminate platform dependency for Telemetry IPBlock
  1. Invoke null lib for Telemetry on RKL
  2. Create seperate API under Fru to check if CrashLog Device is support.

Hsd-es-id: 1607956369
Impact Platforms:ADL,TGL,RKL
Original commit date: 2019-09-25 17:13:18 +0800
Change-Id: I214355d256243a602bb8afe91c06f39ea34e8da3
Original commit hash: f08e0c85c75c8954aae745a483d60658b4b2821c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/SbxCpu/IncludePrivate/Library/PeiDxeTelemetryFruLib.h
ClientOneSiliconPkg/Fru/SbxCpu/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.c
ClientOneSiliconPkg/Fru/SbxCpu/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiDxeTelemetryFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b8f14db7f342570f4afde9d22cae4ec568c09a12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:47 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: BtGACM Capsule Update

Add python 3.X python script support.
Move PcdResiliencyEnable from [PcdsFeatureFlag] to [PcdsFixedAtBuild]

Hsd-es-id: 1507237494
Original commit date: 2019-09-27 21:03:41 +0800
Change-Id: I84df216ed6808f9e36ebab1486c9d9355d01fbbe
Original commit hash: 3d6053b5f77f18a0ce96b55603a63551f07e4809

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d2a4d90db14900af5ac4ec3f9d4e7e953d8f12ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:45 -0700 
-------------------------------------------------------------------------------- 
[TGL][IOTG] Add new ACPI device ID for  PCS IP in TSN controller

Hsd-es-id: 1506953704
Original commit date: 2019-09-24 11:37:05 +0800
Change-Id: I6b34161f597af9f114b3025f7c8e672174a06334
Original commit hash: 319c6a596d2f7d4315eda2301e04523bfb280ca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchTsn.asl
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: d4d8d6f097b6e5fe080bc76e57d57faded077aaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:31 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-01 10:27:06 -0700
Original commit date: 2019-10-01 10:27:06 -0700
Original commit hash: f5cb019a68d48c5ea13a10216b7fe56b261e6df4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1d726c8735812c6e24df0a7b1cd6eaf205b98fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:27 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-10-01 09:30:22 -0700
Original commit date: 2019-10-01 09:30:22 -0700
Original commit hash: 439bc7c6ff72e9a354fa60bacb2cdf6a18d63c9d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 06bde5e0c359cd66026e04d09a102ce90d72dee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:26 -0700 
-------------------------------------------------------------------------------- 
TGL:BIOS powermeter support

Add PowerMeter support. The existing code is outdated, it is Rev 0, latest driver needs Rev 1.
I added Rev 1 support from the MicroChip reference code.
Intel\TigerLakeBoardPkg\Acpi\AcpiTables\Dsdt\PowerMeter.asl

Hsd-es-id: 1607194321
Original commit date: 2019-09-19 13:30:55 -0700
Change-Id: I7509c1e47b9dbbfcc39841af737ff6f1efbbe31a
Original commit hash: 17926ed30377d194b39d05002fc0eac648673d52

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: cb9c86f362e68fe12596e13660a7d52fbebe27ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:22 -0700 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [2/14] Enable the libraty for ClientOneSiliconPkg

PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specific
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).

This patch enables the library inside of ClientOneSiliconPkg

The change is split to patch series:
[1/14] Introduce the library
[2/14] Enable the library for ClientOneSiliconPkg     <- this patch
[3/14] Enable the library for PCH PCIe RootPorts code
[4/14] Enable the library for TigerLake code
[5/14] Enable the library for AlderLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library
[12/14] Remove redundant ScsLocationLib library
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup

Hsd-es-id: 1306835872
Original commit date: 2019-09-30 10:16:58 +0200
Change-Id: Id238b7d1fc8c5ed963e7cba4c1dfc5a2f9f51559
Original commit hash: 02363ad76f44d434514afaf14c28ca3a9fdfb6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/SbxPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Include/Library/IshInfoLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/Library/PeiDxeSmmCnviLib/CnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/Library/PeiDxeSmmCnviLib/PeiDxeSmmCnviLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer1.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/PeiDxeSmmEspiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/PeiDxeSmmGbeLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer1.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiIoApicLib/PeiIoApicLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer1.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/IshHeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLibVer1.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLibVer3.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer1.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer1.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer2.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer2.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer1.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsSdHc.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Register/SmbusRegs.h
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/PeiDxeSmmSmbusCommonLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/PeiDxeSmmSpiAccessLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PchSpi.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiSpiLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/BaseSpiCommonLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/PeiDxeSmmSpiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/Smm/Spi.c
ClientOneSiliconPkg/IpBlock/Spi/Smm/SpiSmm.inf
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/PeiDxeSmmPchTraceHubInfoLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/PeiDxeSmmPchTraceHubInfoLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/Library/PeiDxeSmmTsnLib/PeiDxeSmmTsnLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLibVer3.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLibVer2.c
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLibVer3.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibEbg.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibIcl.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibJsl.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibTgl.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchXhciLib/PchXhciLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchXhciLib/PeiDxeSmmPchXhciLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSata.c
ClientOneSiliconPkg/Pch/PchInit/Smm/GbeSxSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchBiosWriteProtect.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchHdaSxSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c

================================================================================ 
Commit: f13028262f08a2bd8e96a47dd188f462d41d42b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:13 -0700 
-------------------------------------------------------------------------------- 
EGS: BIOS shall program the P2SB endpoint to the ENDPOINTMASK to exclude PSTH

PID_PSTH (EBG Port ID = 0xC9) added to mEndpointMaskPort table in:
 Intel\ClientOneSiliconPkg\IpBlock\P2sb\LibraryPrivate\PeiP2sbPrivateLib\PeiP2sbPrivateLibVer3.c

Hsd-es-id: 1808601114
Original commit date: 2019-09-25 18:08:30 +0200
Change-Id: I14e9e4383d3cd7d9b710f1e5d75639420d0a7e20
Original commit hash: 878946e8b3d6349b4888907c8efc07d315620bc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.c

================================================================================ 
Commit: 9b9e9eda1d7f2eafecdc8e77b4e36414ccc99a68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:11 -0700 
-------------------------------------------------------------------------------- 
Extend PM_SYNC hysteresis for TGL A0/P0 CPU

Power management team has found out that PkgC3
residency is low if PM_SYNC hysteresis is set to
4us. The new recommendation for TGL U/Y A0 processors
and TGL H/S P0 processors is to set 48us hysteresis
to PM_SYNC indications.

Hsd-es-id: 1306835346
Original commit date: 2019-09-27 13:59:37 +0200
Change-Id: Ia8683d101f7880aeccc0547bf8f6ffa9a377ecf8
Original commit hash: 6516a27eaf76e23aa4a3bd733247ec230999d6e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 2c64983654db8227c2a6eb63aba2f80958fbbe6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:06 -0700 
-------------------------------------------------------------------------------- 
[ADL][JSL][RKL][TGL]: Expose ADBG ACPI debug message to external customers

Remove restricted tag of TCSS ADBG messages.

Hsd-es-id: 2208225250
Original commit date: 2019-09-18 14:39:20 +0800
Change-Id: I27afae4fb341209a227c73320cf72e74deb8af11
Original commit hash: c103fbf541ee6f09f7d7f430406f1235907304c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/RootDsms.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 3a74d520f84eef3f4c905450a107e134aa84a285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:02 -0700 
-------------------------------------------------------------------------------- 
Move DMI APIs from SaPlatfromLib to IpBlock

Hsd-es-id: 1607770370
Impacted Platforms: TGL, RKL, ADL, JSL

Original commit date: 2019-09-26 15:31:03 +0530
Change-Id: Ie3ee9f3eb738ece4876323cf4bdd522e97581e00
Original commit hash: e7283ca3d3963959a242f99cb8b64b53b4344e99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Include/Library/CpuDmiInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf

================================================================================ 
Commit: bcb5f378703a8f7b16425d6d4faca258a5147e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:23:00 -0700 
-------------------------------------------------------------------------------- 
CpuDmiRegs to Private Register
  -Moving CpuDmi register from Include/Register to IncludePrive/Register

Hsd-es-id: 1607961635
Original commit date: 2019-09-27 10:10:43 +0530
Change-Id: Ic55451831bf60d6f2922470fedc98f3071f22be6
Original commit hash: 8dacc94206851295343a83717d992fe34fc9f25e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/SbxCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/SbxCpu/IncludePrivate/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmiRegs.h

================================================================================ 
Commit: f5df0d0f90c1db6fb35232ca05b198bae36ce0c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:57 -0700 
-------------------------------------------------------------------------------- 
[TGL] Skip BERT creation when there is no crashlog present

Hsd-es-id: 1507428398
Original commit date: 2019-09-25 17:26:40 +0800
Change-Id: I1c172b050212b152e82cb5527c871dd7a5d933dd
Original commit hash: 579944d37c7dc4b368ae93d85835876fb38bedbc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c

================================================================================ 
Commit: 8c41ac5aa3f43bd15fb0bc4636b192b7b40f7fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:54 -0700 
-------------------------------------------------------------------------------- 
Support addition of lower CD clock values.
  Add 180 and 190MHz support for CdClock as latest Bspec updated.

Hsd-es-id: 1607929827
Impacted Platforms: JSP
Original commit date: 2019-09-27 11:25:55 +0800
Change-Id: I5f0fdb626a3ad8956d81cd5b00fb8f90c9d66e89
Original commit hash: 179f0708248016fc1a777ccafd91d6a4755fe6ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c

================================================================================ 
Commit: 67b89f22896418031811a1d324a962ec9cd54d30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:50 -0700 
-------------------------------------------------------------------------------- 
TGL-H HFPGA - 2LM boot - BIOS changes PEG60 V0CTL and causing FMHC unrecoverable error

Skipped VC0 control register programming in 2LM mode.

Hsd-es-id: 1306833096
Impacted Platforms: TGL

Original commit date: 2019-09-30 11:08:15 +0530
Change-Id: I7d2f37f2f34015c0a6d8597bc72f137ffa1bd6c7
Original commit hash: fd53afa1faed25038986401f878285b96eea6560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 7bc9137ccc94416adbaec361a80a50b95f541000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:49 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Tbt: Clean up PeiDTbtInitLibNull from C1S package

Currently SiliconPkg holds nulls instances for Discrete Thunderbolt libraries. Since Discrete Thunderbolt is a Platform feature, SiliconPkg is not the right place to maintain these instances.
This change, remove the Null instances of the Discrete Thunderbolt feature from the siliconPkg"

Hsd-es-id: 1507427486
Original commit date: 2019-09-26 13:00:38 +0800
Change-Id: Ia308c2912456886239894ef6e090570bbc59f1ee
Original commit hash: d262a653a415ceb85e0d15631ca3726fd2970263

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiDTbtInitLibNull/PeiDTbtInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiDTbtInitLibNull/PeiDTbtInitLibNull.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 899825ed848c0bdcf7e0b3c6e9fab1d0f11275bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:48 -0700 
-------------------------------------------------------------------------------- 
[THC] Touch Loss when RC6 (Gfx) is enabled in BIOS menu

- Replaced hardcoced BDF with ThcLibGetDev/Func number to be programmed in GT Doorbell

Hsd-es-id: 2209028159
Original commit date: 2019-09-28 02:34:25 -0700
Change-Id: I150119c9d2d61b41a4b7a1ff565b7db0dc947a7a
Original commit hash: 68e244716d45fc9ffeca2817cd436ee082a0aea6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf

================================================================================ 
Commit: 49c952555522e8e98a559c9574b6c2f111cfeae6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:40 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: TGL U/Y: SUT automatically rebooting when entering into EDK shell for first time

Update memory PCDs based on current memory map table in order to avoid warm reset.

Hsd-es-id: 2208279454
Original commit date: 2019-09-17 15:20:41 -0700
Change-Id: Ic90612ede6de2dc73f9db8f9cd424226de3cfa73
Original commit hash: 9b954ab6bc25f3c6507a212d1590b56748948832

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: a66f5243445d6098590b6579106b831e22dac866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:33 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

2019-09-30 09:24:36 -0700
Original commit date: 2019-09-30 09:24:36 -0700
Original commit hash: 540dc2c75582d3ce1fdc03e0f8dde1f5796e2110

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07b0f1076706434aaabf6e0ffe92b0f61a9e0fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:32 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-09-30 09:09:53 -0700
Original commit date: 2019-09-30 09:09:53 -0700
Original commit hash: e19b0cd48caa47e724377ca843bb8d117f24971e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 31919139787265881a9a65232e02cb3d3addeff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:27 -0700 
-------------------------------------------------------------------------------- 
CleanUp PcieTrainingBdat
  -PcieTrainingBdat.c is a empty file
  -SaPcieInitLib.h file has a CheckAndInitializePegVga() function which is already defined in PeiCpuPcieVgaInitLib.h
Hsd-es-id: 1607944577
Original commit date: 2019-09-24 19:15:07 +0530
Change-Id: I6c559bc73b141384994599bf84a3098c7c39b94c
Original commit hash: 86a58e1c2a0aeda1945743ea66daa5e74ea0e216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.c
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaPcieInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PcieTrainingBdat.c

================================================================================ 
Commit: 09a5a13b1a3ca0463b9f6ad0d09d5a18beaf6542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:20 -0700 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for USB IP Version 17.x

Updated xHCI programming up to rev 18 of USB BIOS Guide for xHCI IP v17

Hsd-es-id: 1808428357

Original commit date: 2019-09-02 17:29:03 +0200
Change-Id: I36d7a4e3290cb401164172e39c72efa920e8ceca
Original commit hash: 667868af95a5c97066e0e7cd9748dbd043916b71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: f53cb3184c4e99617d86f3ca0fb189c8d8d976c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-10-28 16:22:17 -0700 
-------------------------------------------------------------------------------- 
Remove Voltage Optimization feature from BIOS

Remove Voltage Optimization feature from BIOS, as not a POR for any of projects now.

Hsd-es-id: 1607346065
Original commit date: 2019-09-16 19:08:31 +0530
Change-Id: I4549328ace1f7e6dc5ead80711357d285c2133a0
Original commit hash: acf8dd4a6e72096a9631b06eb348db07fac60759

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
