m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dZ:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/ModelSim
Emajority
Z0 w1709956211
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dZ:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/ModelSim
Z5 8Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority.vhd
Z6 FZ:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority.vhd
l0
L9
VA1H0O>TIcBN:m>[GO2a<81
!s100 Kdl=E;bm8DXeFi6MUSIF`1
Z7 OV;C;10.5b;63
32
Z8 !s110 1709956257
!i10b 1
Z9 !s108 1709956257.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority.vhd|
Z11 !s107 Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 8 majority 0 22 A1H0O>TIcBN:m>[GO2a<81
l20
L19
VM:BU_?6[0n6I3_b<Sn8713
!s100 K6c5?J]L=7Ke8_z5e<Km;3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Emajority_tb
Z15 w1709956254
R1
R2
R3
R4
Z16 8Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority_tb.vhd
Z17 FZ:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority_tb.vhd
l0
L5
VSjG8k@cYXzm2z]mCWL9PF3
!s100 ?V>;Tj5f>A?U1Q^e7QnGI0
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority_tb.vhd|
Z19 !s107 Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority_tb.vhd|
!i113 1
R12
R13
Artl
R14
R1
R2
R3
DEx4 work 11 majority_tb 0 22 SjG8k@cYXzm2z]mCWL9PF3
l15
L11
Z20 VUBfoS6=SB`7^SCfR`Be=?1
Z21 !s100 _mGCMYbE<@8?1NP56K9Zb2
R7
32
!s110 1709956258
!i10b 1
R9
R18
R19
!i113 1
R12
R13
