{"version":"1.1.0","info":[["/home/fiveyyyy/github/verilog/alu_desgin_2/alu_design_2.v",[[],null,0]],["/home/fiveyyyy/github/verilog/alu_design_1/alu_design_1.v",[[],null,0]],["/home/fiveyyyy/github/verilog/control_unit/alu_decoder.v",[[[[[["Alu_Decoder",[[0,0],[0,58]],[[0,7],[0,18]],[],["module"]],[20,0]],[[["AluOp",[[2,8],[2,19]],[[2,14],[2,19]],["Alu_Decoder"],["port"]],["op",[[0,26],[0,28]],[[0,26],[0,28]],["Alu_Decoder"],["port","AluOp"]],["funct3",[[0,30],[0,36]],[[0,30],[0,36]],["Alu_Decoder"],["port","op"]],["funct7",[[0,38],[0,44]],[[0,38],[0,44]],["Alu_Decoder"],["port","funct3"]],["AluControl",[[0,46],[0,56]],[[0,46],[0,56]],["Alu_Decoder"],["port","funct7"]],["op",[[3,8],[3,10]],[[3,8],[3,10]],["Alu_Decoder"],["port"]],["funct7",[[3,10],[3,18]],[[3,12],[3,18]],["Alu_Decoder"],["port","op"]],["funct3",[[4,8],[4,20]],[[4,14],[4,20]],["Alu_Decoder"],["port"]],["AluControl",[[6,9],[6,25]],[[6,15],[6,25]],["Alu_Decoder"],["port"]],["op_funct",[[8,2],[8,21]],[[8,13],[8,21]],["Alu_Decoder"],["variable","wire"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/control_unit/main_decoder.v",[[[[[["Main_Decoder",[[0,0],[0,99]],[[0,7],[0,19]],[],["module"]],[46,0]],[[["zero",[[2,8],[2,12]],[[2,8],[2,12]],["Main_Decoder"],["port"]],["ResultSrc",[[0,26],[0,35]],[[0,26],[0,35]],["Main_Decoder"],["port","zero"]],["MemWrite",[[6,18],[6,28]],[[6,20],[6,28]],["Main_Decoder"],["port","ResultSrc"]],["AluSrc",[[6,28],[6,36]],[[6,30],[6,36]],["Main_Decoder"],["port","MemWrite"]],["ImmSrc",[[0,55],[0,61]],[[0,55],[0,61]],["Main_Decoder"],["port","AluSrc"]],["RegWrite",[[0,63],[0,71]],[[0,63],[0,71]],["Main_Decoder"],["port","ImmSrc"]],["op",[[0,73],[0,75]],[[0,73],[0,75]],["Main_Decoder"],["port","RegWrite"]],["AluOp",[[0,77],[0,82]],[[0,77],[0,82]],["Main_Decoder"],["port","op"]],["PcSrc",[[0,84],[0,89]],[[0,84],[0,89]],["Main_Decoder"],["port","AluOp"]],["Branch",[[0,91],[0,97]],[[0,91],[0,97]],["Main_Decoder"],["port","PcSrc"]],["op",[[3,8],[3,16]],[[3,14],[3,16]],["Main_Decoder"],["port"]],["ImmSrc",[[5,9],[5,21]],[[5,15],[5,21]],["Main_Decoder"],["port"]],["AluOp",[[5,21],[5,28]],[[5,23],[5,28]],["Main_Decoder"],["port","ImmSrc"]],["ResultSrc",[[6,9],[6,18]],[[6,9],[6,18]],["Main_Decoder"],["port"]],["RegWrite",[[6,36],[6,46]],[[6,38],[6,46]],["Main_Decoder"],["port","AluSrc"]],["Branch",[[6,46],[6,54]],[[6,48],[6,54]],["Main_Decoder"],["port","RegWrite"]],["PcSrc",[[6,54],[6,61]],[[6,56],[6,61]],["Main_Decoder"],["port","Branch"]],["branch",[[8,2],[8,13]],[[8,7],[8,13]],["Main_Decoder"],["variable","wire"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/data_memory/data_memory.v",[[[[[["Data_Memory",[[0,0],[0,39]],[[0,7],[0,18]],[],["module"]],[17,9]],[[["clk",[[2,8],[2,11]],[[2,8],[2,11]],["Data_Memory"],["port"]],["A",[[0,24],[0,25]],[[0,24],[0,25]],["Data_Memory"],["port","clk"]],["WD",[[3,16],[3,20]],[[3,18],[3,20]],["Data_Memory"],["port","A"]],["WE",[[0,31],[0,33]],[[0,31],[0,33]],["Data_Memory"],["port","WD"]],["RD",[[0,35],[0,37]],[[0,35],[0,37]],["Data_Memory"],["port","WE"]],["A",[[3,8],[3,16]],[[3,15],[3,16]],["Data_Memory"],["port"]],["WE",[[4,8],[4,10]],[[4,8],[4,10]],["Data_Memory"],["port"]],["RD",[[6,9],[6,18]],[[6,16],[6,18]],["Data_Memory"],["port"]],["Memory",[[8,2],[8,28]],[[8,13],[8,19]],["Data_Memory"],["variable","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/instruction_memory/instruction_memory.v",[[[[[["Instruction_Memory",[[0,0],[0,38]],[[0,7],[0,25]],[],["module"]],[8,9]],[[["A",[[1,8],[1,16]],[[1,15],[1,16]],["Instruction_Memory"],["port"]],["rst",[[0,29],[0,32]],[[0,29],[0,32]],["Instruction_Memory"],["port","A"]],["Rd",[[0,34],[0,36]],[[0,34],[0,36]],["Instruction_Memory"],["port","rst"]],["rst",[[2,8],[2,11]],[[2,8],[2,11]],["Instruction_Memory"],["port"]],["Rd",[[3,9],[3,18]],[[3,16],[3,18]],["Instruction_Memory"],["port"]],["Memory",[[5,2],[5,28]],[[5,13],[5,19]],["Instruction_Memory"],["variable","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/program_counter/program_counter.v",[[[[[["Program_Counter",[[0,0],[0,46]],[[0,7],[0,22]],[],["module"]],[17,9]],[[["rst",[[2,7],[2,10]],[[2,7],[2,10]],["Program_Counter"],["port"]],["clk",[[2,10],[2,15]],[[2,12],[2,15]],["Program_Counter"],["port","rst"]],["PC_NEXT",[[0,33],[0,40]],[[0,33],[0,40]],["Program_Counter"],["port","clk"]],["PC",[[0,42],[0,44]],[[0,42],[0,44]],["Program_Counter"],["port","PC_NEXT"]],["PC_NEXT",[[3,7],[3,21]],[[3,14],[3,21]],["Program_Counter"],["port"]],["PC",[[4,8],[4,21]],[[4,19],[4,21]],["Program_Counter"],["port","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/register_file/register_file.v",[[[[[["Register_File",[[0,0],[0,63]],[[0,7],[0,20]],[],["module"]],[22,9]],[[["clk",[[2,8],[2,11]],[[2,8],[2,11]],["Register_File"],["port"]],["rst",[[2,11],[2,16]],[[2,13],[2,16]],["Register_File"],["port","clk"]],["A1",[[0,31],[0,33]],[[0,31],[0,33]],["Register_File"],["port","rst"]],["A2",[[3,16],[3,20]],[[3,18],[3,20]],["Register_File"],["port","A1"]],["A3",[[3,20],[3,24]],[[3,22],[3,24]],["Register_File"],["port","A2"]],["WD3",[[0,43],[0,46]],[[0,43],[0,46]],["Register_File"],["port","A3"]],["WE3",[[0,48],[0,51]],[[0,48],[0,51]],["Register_File"],["port","WD3"]],["RD1",[[0,53],[0,56]],[[0,53],[0,56]],["Register_File"],["port","WE3"]],["RD2",[[7,19],[7,24]],[[7,21],[7,24]],["Register_File"],["port","RD1"]],["A1",[[3,8],[3,16]],[[3,14],[3,16]],["Register_File"],["port"]],["WD3",[[4,8],[4,18]],[[4,15],[4,18]],["Register_File"],["port"]],["WE3",[[5,8],[5,11]],[[5,8],[5,11]],["Register_File"],["port"]],["RD1",[[7,9],[7,19]],[[7,16],[7,19]],["Register_File"],["port"]],["Memory",[[9,2],[9,26]],[[9,13],[9,19]],["Register_File"],["variable","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/single_cycle_top.v",[[],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/alu_decoder.v",[[[[[["Alu_Decoder",[[0,0],[0,58]],[[0,7],[0,18]],[],["module"]],[20,0]],[[["AluOp",[[2,8],[2,19]],[[2,14],[2,19]],["Alu_Decoder"],["port"]],["op",[[0,26],[0,28]],[[0,26],[0,28]],["Alu_Decoder"],["port","AluOp"]],["funct3",[[0,30],[0,36]],[[0,30],[0,36]],["Alu_Decoder"],["port","op"]],["funct7",[[0,38],[0,44]],[[0,38],[0,44]],["Alu_Decoder"],["port","funct3"]],["AluControl",[[0,46],[0,56]],[[0,46],[0,56]],["Alu_Decoder"],["port","funct7"]],["op",[[3,8],[3,10]],[[3,8],[3,10]],["Alu_Decoder"],["port"]],["funct7",[[3,10],[3,18]],[[3,12],[3,18]],["Alu_Decoder"],["port","op"]],["funct3",[[4,8],[4,20]],[[4,14],[4,20]],["Alu_Decoder"],["port"]],["AluControl",[[6,9],[6,25]],[[6,15],[6,25]],["Alu_Decoder"],["port"]],["op_funct",[[8,2],[8,21]],[[8,13],[8,21]],["Alu_Decoder"],["variable","wire"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/alu_design_1.v",[[],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/alu_design_2.v",[[],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/data_memory.v",[[[[[["Data_Memory",[[0,0],[0,39]],[[0,7],[0,18]],[],["module"]],[17,9]],[[["clk",[[2,8],[2,11]],[[2,8],[2,11]],["Data_Memory"],["port"]],["A",[[0,24],[0,25]],[[0,24],[0,25]],["Data_Memory"],["port","clk"]],["WD",[[3,16],[3,20]],[[3,18],[3,20]],["Data_Memory"],["port","A"]],["WE",[[0,31],[0,33]],[[0,31],[0,33]],["Data_Memory"],["port","WD"]],["RD",[[0,35],[0,37]],[[0,35],[0,37]],["Data_Memory"],["port","WE"]],["A",[[3,8],[3,16]],[[3,15],[3,16]],["Data_Memory"],["port"]],["WE",[[4,8],[4,10]],[[4,8],[4,10]],["Data_Memory"],["port"]],["RD",[[6,9],[6,18]],[[6,16],[6,18]],["Data_Memory"],["port"]],["Memory",[[8,2],[8,28]],[[8,13],[8,19]],["Data_Memory"],["variable","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/instruction_memory.v",[[[[[["Instruction_Memory",[[0,0],[0,38]],[[0,7],[0,25]],[],["module"]],[8,9]],[[["A",[[1,8],[1,16]],[[1,15],[1,16]],["Instruction_Memory"],["port"]],["rst",[[0,29],[0,32]],[[0,29],[0,32]],["Instruction_Memory"],["port","A"]],["Rd",[[0,34],[0,36]],[[0,34],[0,36]],["Instruction_Memory"],["port","rst"]],["rst",[[2,8],[2,11]],[[2,8],[2,11]],["Instruction_Memory"],["port"]],["Rd",[[3,9],[3,18]],[[3,16],[3,18]],["Instruction_Memory"],["port"]],["Memory",[[5,2],[5,28]],[[5,13],[5,19]],["Instruction_Memory"],["variable","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/main_decoder.v",[[[[[["Main_Decoder",[[0,0],[0,99]],[[0,7],[0,19]],[],["module"]],[46,0]],[[["zero",[[2,8],[2,12]],[[2,8],[2,12]],["Main_Decoder"],["port"]],["ResultSrc",[[0,26],[0,35]],[[0,26],[0,35]],["Main_Decoder"],["port","zero"]],["MemWrite",[[6,18],[6,28]],[[6,20],[6,28]],["Main_Decoder"],["port","ResultSrc"]],["AluSrc",[[6,28],[6,36]],[[6,30],[6,36]],["Main_Decoder"],["port","MemWrite"]],["ImmSrc",[[0,55],[0,61]],[[0,55],[0,61]],["Main_Decoder"],["port","AluSrc"]],["RegWrite",[[0,63],[0,71]],[[0,63],[0,71]],["Main_Decoder"],["port","ImmSrc"]],["op",[[0,73],[0,75]],[[0,73],[0,75]],["Main_Decoder"],["port","RegWrite"]],["AluOp",[[0,77],[0,82]],[[0,77],[0,82]],["Main_Decoder"],["port","op"]],["PcSrc",[[0,84],[0,89]],[[0,84],[0,89]],["Main_Decoder"],["port","AluOp"]],["Branch",[[0,91],[0,97]],[[0,91],[0,97]],["Main_Decoder"],["port","PcSrc"]],["op",[[3,8],[3,16]],[[3,14],[3,16]],["Main_Decoder"],["port"]],["ImmSrc",[[5,9],[5,21]],[[5,15],[5,21]],["Main_Decoder"],["port"]],["AluOp",[[5,21],[5,28]],[[5,23],[5,28]],["Main_Decoder"],["port","ImmSrc"]],["ResultSrc",[[6,9],[6,18]],[[6,9],[6,18]],["Main_Decoder"],["port"]],["RegWrite",[[6,36],[6,46]],[[6,38],[6,46]],["Main_Decoder"],["port","AluSrc"]],["Branch",[[6,46],[6,54]],[[6,48],[6,54]],["Main_Decoder"],["port","RegWrite"]],["PcSrc",[[6,54],[6,61]],[[6,56],[6,61]],["Main_Decoder"],["port","Branch"]],["branch",[[8,2],[8,13]],[[8,7],[8,13]],["Main_Decoder"],["variable","wire"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/program_counter.v",[[[[[["Program_Counter",[[0,0],[0,46]],[[0,7],[0,22]],[],["module"]],[17,9]],[[["rst",[[2,7],[2,10]],[[2,7],[2,10]],["Program_Counter"],["port"]],["clk",[[2,10],[2,15]],[[2,12],[2,15]],["Program_Counter"],["port","rst"]],["PC_NEXT",[[0,33],[0,40]],[[0,33],[0,40]],["Program_Counter"],["port","clk"]],["PC",[[0,42],[0,44]],[[0,42],[0,44]],["Program_Counter"],["port","PC_NEXT"]],["PC_NEXT",[[3,7],[3,21]],[[3,14],[3,21]],["Program_Counter"],["port"]],["PC",[[4,8],[4,21]],[[4,19],[4,21]],["Program_Counter"],["port","reg"]]]]]]],null,0]],["/home/fiveyyyy/github/verilog/riscv_singe_cycle_core/single_cycle_top/register_file.v",[[[[[["Register_File",[[0,0],[0,63]],[[0,7],[0,20]],[],["module"]],[22,9]],[[["clk",[[2,8],[2,11]],[[2,8],[2,11]],["Register_File"],["port"]],["rst",[[2,11],[2,16]],[[2,13],[2,16]],["Register_File"],["port","clk"]],["A1",[[0,31],[0,33]],[[0,31],[0,33]],["Register_File"],["port","rst"]],["A2",[[3,16],[3,20]],[[3,18],[3,20]],["Register_File"],["port","A1"]],["A3",[[3,20],[3,24]],[[3,22],[3,24]],["Register_File"],["port","A2"]],["WD3",[[0,43],[0,46]],[[0,43],[0,46]],["Register_File"],["port","A3"]],["WE3",[[0,48],[0,51]],[[0,48],[0,51]],["Register_File"],["port","WD3"]],["RD1",[[0,53],[0,56]],[[0,53],[0,56]],["Register_File"],["port","WE3"]],["RD2",[[7,19],[7,24]],[[7,21],[7,24]],["Register_File"],["port","RD1"]],["A1",[[3,8],[3,16]],[[3,14],[3,16]],["Register_File"],["port"]],["WD3",[[4,8],[4,18]],[[4,15],[4,18]],["Register_File"],["port"]],["WE3",[[5,8],[5,11]],[[5,8],[5,11]],["Register_File"],["port"]],["RD1",[[7,9],[7,19]],[[7,16],[7,19]],["Register_File"],["port"]],["Memory",[[9,2],[9,26]],[[9,13],[9,19]],["Register_File"],["variable","reg"]]]]]]],null,0]]]}