# TIDC (TileLink to Directory Cache)

This repository contains two variants of the TIDC design:

1. **Standard Variant**: Original parameterized design
2. **Verilator Variant**: De-parameterized version optimized for Verilator simulation

## Repository Structure

```
TIDC/
â”œâ”€â”€ variants/
â”‚   â”œâ”€â”€ standard/           # Original parameterized version
â”‚   â”‚   â”œâ”€â”€ rtl/           # RTL source files
â”‚   â”‚   â”œâ”€â”€ tb/            # Testbenches
â”‚   â”‚   â””â”€â”€ Makefile       # Variant-specific Makefile
â”‚   â””â”€â”€ verilator/         # De-parameterized verilator version
â”‚       â”œâ”€â”€ rtl/           # RTL source files
â”‚       â”œâ”€â”€ tb/            # Testbenches and C++ testbench
â”‚       â””â”€â”€ Makefile       # Variant-specific Makefile
â”œâ”€â”€ common/                # Shared utilities (if any)
â”œâ”€â”€ docs/                  # Documentation
â”œâ”€â”€ Makefile              # Top-level Makefile for variant selection
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
```

## Quick Start

### Building and Running Simulations

The top-level Makefile supports both variants. Use the `VARIANT` parameter to select which version to build:

```bash
# Build and run verilator variant (default)
make

# Build and run standard variant
make VARIANT=standard

# Build and run verilator variant explicitly
make VARIANT=verilator

# View waveforms for verilator variant
make VARIANT=verilator waves

# Run lint check on standard variant
make VARIANT=standard lint

# Clean all variants
make clean-all

# Test both variants
make test-all

# List available variants
make list-variants
```

### Variant-Specific Details

#### Standard Variant
- **Location**: `variants/standard/`
- **Features**: Full parameterized design
- **Simulation**: Standard Verilog simulator compatible
- **Build**: `make VARIANT=standard sim`

#### Verilator Variant
- **Location**: `variants/verilator/`  
- **Features**: De-parameterized for Verilator compatibility
- **Simulation**: Verilator with C++ testbench
- **Build**: `make VARIANT=verilator sim` or just `make`

## Development Workflow

### Working with Variants

**Switching between variants**:
   ```bash
   # Work on verilator variant
   cd variants/verilator
   make sim
   
   # Work on standard variant  
   cd variants/standard
   make sim
   ```
**Testing both variants**:
   ```bash
   # Test all variants from root
   make test-all
   ```

## Status

**Current Status: PRODUCTION READY** for multi-L1 cache coherence scenarios.

### **âœ… Verilator Variant** (`variants/verilator/`)
- **Multi-L1 Coherence**: âœ… Production ready with 4-L1 validation
- **Probe Mechanism**: âœ… Sophisticated multi-probe generation working 
- **Test Coverage**: âœ… Comprehensive test suite with 3 scenarios
- **Performance**: âœ… â‰¤300 cycle multi-probe completion validated

**Quick Start**: `cd variants/verilator && make multi-sharer-test`

### **ðŸ“‹ Key Documentation**
- `TIDC_COMPREHENSIVE_TODO.md` - Complete task tracking and next steps
- `variants/verilator/ADVANCED_TESTING_RESULTS.md` - Detailed validation results
- `variants/verilator/QUICK_STATUS.md` - Quick reference for current state

This project has achieved sophisticated directory-based cache coherence with validated multi-L1 probe mechanisms.

## Contributing

When contributing:
1. Determine which variant(s) your changes affect
2. Make changes in the appropriate `variants/` directory
3. Test using the variant-specific workflow
4. Consider impact on other variants
5. Update documentation if needed 