Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\digitalWorkspace\lab_test\to_1_2_10_100_1000Hz.vhf" into library work
Parsing entity <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_to_1_2_10_100_1000hz>.
Parsing entity <FJKC_HXILINX_to_1_2_10_100_1000Hz>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_to_1_2_10_100_1000hz>.
Parsing entity <to_1_2_10_100_1000Hz>.
Parsing architecture <BEHAVIORAL> of entity <to_1_2_10_100_1000hz>.
Parsing VHDL file "C:\digitalWorkspace\lab_test\myMultiplexer.vhf" into library work
Parsing entity <M4_1E_HXILINX_myMultiplexer>.
Parsing architecture <M4_1E_HXILINX_myMultiplexer_V> of entity <m4_1e_hxilinx_mymultiplexer>.
Parsing entity <D2_4E_HXILINX_myMultiplexer>.
Parsing architecture <D2_4E_HXILINX_myMultiplexer_V> of entity <d2_4e_hxilinx_mymultiplexer>.
Parsing entity <CB2CE_HXILINX_myMultiplexer>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_mymultiplexer>.
Parsing entity <myMultiplexer>.
Parsing architecture <BEHAVIORAL> of entity <mymultiplexer>.
Parsing VHDL file "C:\digitalWorkspace\lab_test\bcdToHexDecoder.vhf" into library work
Parsing entity <OR6_HXILINX_bcdToHexDecoder>.
Parsing architecture <OR6_HXILINX_bcdToHexDecoder_V> of entity <or6_hxilinx_bcdtohexdecoder>.
Parsing entity <OR8_HXILINX_bcdToHexDecoder>.
Parsing architecture <OR8_HXILINX_bcdToHexDecoder_V> of entity <or8_hxilinx_bcdtohexdecoder>.
Parsing entity <bcdToHexDecoder>.
Parsing architecture <BEHAVIORAL> of entity <bcdtohexdecoder>.
Parsing VHDL file "C:\digitalWorkspace\lab_test\test.vhf" into library work
Parsing entity <OR6_HXILINX_test>.
Parsing architecture <OR6_HXILINX_test_V> of entity <or6_hxilinx_test>.
Parsing entity <OR8_HXILINX_test>.
Parsing architecture <OR8_HXILINX_test_V> of entity <or8_hxilinx_test>.
Parsing entity <CD4CE_HXILINX_test>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_test>.
Parsing entity <M4_1E_HXILINX_test>.
Parsing architecture <M4_1E_HXILINX_test_V> of entity <m4_1e_hxilinx_test>.
Parsing entity <FJKC_HXILINX_test>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_test>.
Parsing entity <D2_4E_HXILINX_test>.
Parsing architecture <D2_4E_HXILINX_test_V> of entity <d2_4e_hxilinx_test>.
Parsing entity <CB2CE_HXILINX_test>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_test>.
Parsing entity <to_1_2_10_100_1000Hz_MUSER_test>.
Parsing architecture <BEHAVIORAL> of entity <to_1_2_10_100_1000hz_muser_test>.
Parsing entity <myMultiplexer_MUSER_test>.
Parsing architecture <BEHAVIORAL> of entity <mymultiplexer_muser_test>.
Parsing entity <bcdToHexDecoder_MUSER_test>.
Parsing architecture <BEHAVIORAL> of entity <bcdtohexdecoder_muser_test>.
Parsing entity <test>.
Parsing architecture <BEHAVIORAL> of entity <test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <test> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcdToHexDecoder_MUSER_test> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR6_HXILINX_test> (architecture <OR6_HXILINX_test_V>) from library <work>.

Elaborating entity <OR8_HXILINX_test> (architecture <OR8_HXILINX_test_V>) from library <work>.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 793: Net <XLXI_28_I0_openSignal> does not have a driver.

Elaborating entity <myMultiplexer_MUSER_test> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D2_4E_HXILINX_test> (architecture <D2_4E_HXILINX_test_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\digitalWorkspace\lab_test\test.vhf" Line 254. Case statement is complete. others clause is never selected

Elaborating entity <M4_1E_HXILINX_test> (architecture <M4_1E_HXILINX_test_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\digitalWorkspace\lab_test\test.vhf" Line 167. Case statement is complete. others clause is never selected

Elaborating entity <CB2CE_HXILINX_test> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 594: Net <XLXI_61_CLR_openSignal> does not have a driver.

Elaborating entity <to_1_2_10_100_1000Hz_MUSER_test> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CD4CE_HXILINX_test> (architecture <Behavioral>) from library <work>.

Elaborating entity <FJKC_HXILINX_test> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 349: Net <XLXI_31_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 350: Net <XLXI_33_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 351: Net <XLXI_36_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 352: Net <XLXI_38_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 353: Net <XLXI_52_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 354: Net <XLXI_54_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 355: Net <XLXI_63_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 356: Net <XLXI_67_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 357: Net <XLXI_137_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 358: Net <XLXI_138_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 359: Net <XLXI_139_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 1139: Net <XLXI_84_beepIn_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 1140: Net <XLXI_84_timeCom2_openSignal[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\digitalWorkspace\lab_test\test.vhf" Line 1141: Net <XLXI_84_timeCom3_openSignal[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 1220: Output port <beepOut> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 1231: Output port <to1hz> of the instance <XLXI_85> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 1231: Output port <to2hz> of the instance <XLXI_85> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 1231: Output port <to10hz> of the instance <XLXI_85> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 1231: Output port <to1000hz> of the instance <XLXI_85> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_84_timeCom2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_84_timeCom3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_84_beepIn_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <test> synthesized.

Synthesizing Unit <bcdToHexDecoder_MUSER_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Set property "HU_SET = XLXI_21_18" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_28_19" for instance <XLXI_28>.
WARNING:Xst:653 - Signal <XLXI_28_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <bcdToHexDecoder_MUSER_test> synthesized.

Synthesizing Unit <OR6_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_test> synthesized.

Synthesizing Unit <OR8_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_test> synthesized.

Synthesizing Unit <myMultiplexer_MUSER_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Set property "HU_SET = XLXI_27_11" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_38_15" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_53_12" for instance <XLXI_53>.
    Set property "HU_SET = XLXI_54_13" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_55_14" for instance <XLXI_55>.
    Set property "HU_SET = XLXI_58_16" for instance <XLXI_58>.
    Set property "HU_SET = XLXI_61_17" for instance <XLXI_61>.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 731: Output port <CEO> of the instance <XLXI_61> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 731: Output port <TC> of the instance <XLXI_61> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_61_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <myMultiplexer_MUSER_test> synthesized.

Synthesizing Unit <D2_4E_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_test> synthesized.

Synthesizing Unit <M4_1E_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 162.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_test> synthesized.

Synthesizing Unit <CB2CE_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_14_o_add_0_OUT> created at line 299.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_test> synthesized.

Synthesizing Unit <to_1_2_10_100_1000Hz_MUSER_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Set property "HU_SET = XLXI_31_0" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_33_1" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_36_2" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_3" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_52_4" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_5" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_63_7" for instance <XLXI_63>.
    Set property "HU_SET = XLXI_67_6" for instance <XLXI_67>.
    Set property "HU_SET = XLXI_137_8" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_138_9" for instance <XLXI_138>.
    Set property "HU_SET = XLXI_139_10" for instance <XLXI_139>.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 409: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 409: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 409: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 409: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 409: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 424: Output port <CEO> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 424: Output port <Q0> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 424: Output port <Q1> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 424: Output port <Q2> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 424: Output port <Q3> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 439: Output port <CEO> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 439: Output port <Q0> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 439: Output port <Q1> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 439: Output port <Q2> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 439: Output port <Q3> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 454: Output port <CEO> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 454: Output port <Q0> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 454: Output port <Q1> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 454: Output port <Q2> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 454: Output port <Q3> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 469: Output port <CEO> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 469: Output port <Q0> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 469: Output port <Q1> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 469: Output port <Q2> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 469: Output port <Q3> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 484: Output port <CEO> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 484: Output port <Q0> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 484: Output port <Q1> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 484: Output port <Q2> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 484: Output port <Q3> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 509: Output port <CEO> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 509: Output port <Q0> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 509: Output port <Q1> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 509: Output port <Q2> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\digitalWorkspace\lab_test\test.vhf" line 509: Output port <Q3> of the instance <XLXI_67> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_31_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_33_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_36_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_38_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_52_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_54_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_63_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_67_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_137_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_138_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_139_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <to_1_2_10_100_1000Hz_MUSER_test> synthesized.

Synthesizing Unit <CD4CE_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_16_o_add_4_OUT> created at line 115.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <CD4CE_HXILINX_test> synthesized.

Synthesizing Unit <FJKC_HXILINX_test>.
    Related source file is "C:\digitalWorkspace\lab_test\test.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 4-bit adder                                           : 7
# Registers                                            : 12
 1-bit register                                        : 4
 2-bit register                                        : 1
 4-bit register                                        : 7
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 57

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_85>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_58> is unconnected in block <XLXI_84>.
   It will be removed from the design.

Synthesizing (advanced) Unit <CB2CE_HXILINX_test>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 7
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 57

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test> ...

Optimizing unit <to_1_2_10_100_1000Hz_MUSER_test> ...

Optimizing unit <myMultiplexer_MUSER_test> ...

Optimizing unit <bcdToHexDecoder_MUSER_test> ...

Optimizing unit <CD4CE_HXILINX_test> ...

Optimizing unit <FJKC_HXILINX_test> ...

Optimizing unit <CB2CE_HXILINX_test> ...

Optimizing unit <M4_1E_HXILINX_test> ...

Optimizing unit <D2_4E_HXILINX_test> ...

Optimizing unit <OR6_HXILINX_test> ...

Optimizing unit <OR8_HXILINX_test> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_85/XLXI_63> is unconnected in block <test>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_84/XLXI_58> is unconnected in block <test>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 116
#      AND2                        : 29
#      AND3                        : 1
#      AND4                        : 1
#      BUF                         : 4
#      GND                         : 1
#      INV                         : 26
#      LUT2                        : 6
#      LUT3                        : 14
#      LUT4                        : 18
#      LUT6                        : 2
#      OR4                         : 1
#      OR5                         : 4
#      VCC                         : 1
#      XOR2                        : 8
# FlipFlops/Latches                : 33
#      FDC                         : 3
#      FDCE                        : 28
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 16
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   66  out of   5720     1%  
    Number used as Logic:                66  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:      66  out of     99    66%  
   Number with an unused LUT:            33  out of     99    33%  
   Number of fully used LUT-FF pairs:     0  out of     99     0%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    102    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+---------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)           | Load  |
-----------------------------------------+---------------------------------+-------+
XLXI_85/XLXI_54/TC(XLXI_85/XLXI_54/TC1:O)| NONE(*)(XLXI_85/XLXI_67/COUNT_0)| 5     |
XLXI_85/XLXI_52/TC(XLXI_85/XLXI_52/TC1:O)| NONE(*)(XLXI_85/XLXI_54/COUNT_0)| 5     |
XLXI_85/XLXI_38/TC(XLXI_85/XLXI_38/TC1:O)| NONE(*)(XLXI_85/XLXI_52/COUNT_0)| 5     |
XLXI_85/XLXI_36/TC(XLXI_85/XLXI_36/TC1:O)| NONE(*)(XLXI_85/XLXI_38/COUNT_0)| 4     |
XLXI_85/XLXI_33/TC(XLXI_85/XLXI_33/TC1:O)| NONE(*)(XLXI_85/XLXI_36/COUNT_0)| 4     |
XLXI_85/XLXI_31/TC(XLXI_85/XLXI_31/TC1:O)| NONE(*)(XLXI_85/XLXI_33/COUNT_0)| 4     |
clk123                                   | BUFGP                           | 4     |
XLXI_85/XLXI_138/q_tmp                   | NONE(XLXI_84/XLXI_61/COUNT_0)   | 2     |
-----------------------------------------+---------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.190ns (Maximum Frequency: 456.663MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.957ns
   Maximum combinational path delay: 11.476ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_67/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_67/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_54/TC falling
  Destination Clock: XLXI_85/XLXI_54/TC falling

  Data Path: XLXI_85/XLXI_67/COUNT_0 to XLXI_85/XLXI_67/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_54/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_54/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_52/TC falling
  Destination Clock: XLXI_85/XLXI_52/TC falling

  Data Path: XLXI_85/XLXI_54/COUNT_0 to XLXI_85/XLXI_54/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_52/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_52/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_38/TC falling
  Destination Clock: XLXI_85/XLXI_38/TC falling

  Data Path: XLXI_85/XLXI_52/COUNT_0 to XLXI_85/XLXI_52/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_38/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_38/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_36/TC falling
  Destination Clock: XLXI_85/XLXI_36/TC falling

  Data Path: XLXI_85/XLXI_38/COUNT_0 to XLXI_85/XLXI_38/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_36/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_36/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_33/TC falling
  Destination Clock: XLXI_85/XLXI_33/TC falling

  Data Path: XLXI_85/XLXI_36/COUNT_0 to XLXI_85/XLXI_36/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_33/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_33/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_31/TC falling
  Destination Clock: XLXI_85/XLXI_31/TC falling

  Data Path: XLXI_85/XLXI_33/COUNT_0 to XLXI_85/XLXI_33/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk123'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_85/XLXI_31/COUNT_0 (FF)
  Destination:       XLXI_85/XLXI_31/COUNT_0 (FF)
  Source Clock:      clk123 rising
  Destination Clock: clk123 rising

  Data Path: XLXI_85/XLXI_31/COUNT_0 to XLXI_85/XLXI_31/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_16_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_16_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/XLXI_138/q_tmp'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_84/XLXI_61/COUNT_0 (FF)
  Destination:       XLXI_84/XLXI_61/COUNT_0 (FF)
  Source Clock:      XLXI_85/XLXI_138/q_tmp rising
  Destination Clock: XLXI_85/XLXI_138/q_tmp rising

  Data Path: XLXI_84/XLXI_61/COUNT_0 to XLXI_84/XLXI_61/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.856  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          COUNT_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_85/XLXI_138/q_tmp'
  Total number of paths / destination ports: 188 / 11
-------------------------------------------------------------------------
Offset:              9.957ns (Levels of Logic = 9)
  Source:            XLXI_84/XLXI_61/COUNT_0 (FF)
  Destination:       segmen<3> (PAD)
  Source Clock:      XLXI_85/XLXI_138/q_tmp rising

  Data Path: XLXI_84/XLXI_61/COUNT_0 to segmen<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.085  COUNT_0 (COUNT_0)
     end scope: 'XLXI_84/XLXI_61:Q0'
     begin scope: 'XLXI_84/XLXI_38:S0'
     LUT4:I1->O            8   0.205   0.802  Mmux_O11 (O)
     end scope: 'XLXI_84/XLXI_38:O'
     INV:I->O              8   0.568   1.167  XLXI_74/XLXI_1 (XLXI_74/XLXN_93)
     AND2:I0->O            2   0.203   0.981  XLXI_74/BbAb (XLXI_74/XLXN_79)
     AND2:I0->O            1   0.203   0.944  XLXI_74/CbBbAb (XLXI_74/XLXN_82)
     begin scope: 'XLXI_74/XLXI_28:I7'
     LUT6:I0->O            1   0.203   0.579  O (O)
     end scope: 'XLXI_74/XLXI_28:O'
     OBUF:I->O                 2.571          segmen_3_OBUF (segmen<3>)
    ----------------------------------------
    Total                      9.957ns (4.400ns logic, 5.557ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 360 / 7
-------------------------------------------------------------------------
Delay:               11.476ns (Levels of Logic = 10)
  Source:            XLXN_134 (PAD)
  Destination:       segmen<3> (PAD)

  Data Path: XLXN_134 to segmen<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  XLXN_134_IBUF (XLXN_134_IBUF)
     XOR2:I0->O            1   0.203   0.684  XLXI_66 (XLXN_142<0>)
     begin scope: 'XLXI_84/XLXI_38:D0'
     LUT4:I2->O            8   0.203   0.802  Mmux_O11 (O)
     end scope: 'XLXI_84/XLXI_38:O'
     INV:I->O              8   0.568   1.167  XLXI_74/XLXI_1 (XLXI_74/XLXN_93)
     AND2:I0->O            2   0.203   0.981  XLXI_74/BbAb (XLXI_74/XLXN_79)
     AND2:I0->O            1   0.203   0.944  XLXI_74/CbBbAb (XLXI_74/XLXN_82)
     begin scope: 'XLXI_74/XLXI_28:I7'
     LUT6:I0->O            1   0.203   0.579  O (O)
     end scope: 'XLXI_74/XLXI_28:O'
     OBUF:I->O                 2.571          segmen_3_OBUF (segmen<3>)
    ----------------------------------------
    Total                     11.476ns (5.376ns logic, 6.100ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_85/XLXI_138/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_85/XLXI_138/q_tmp|    2.190|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_85/XLXI_31/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/XLXI_33/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_85/XLXI_33/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/XLXI_36/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_85/XLXI_36/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/XLXI_38/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_85/XLXI_38/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/XLXI_52/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_85/XLXI_52/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/XLXI_54/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_85/XLXI_54/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk123         |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.52 secs
 
--> 

Total memory usage is 4527516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :   43 (   0 filtered)

