Analysis & Synthesis report for Lab1Demo
Sat Dec 22 19:00:27 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|present_state
 12. State Machine - |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2|cur_st
 13. State Machine - |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|lpf:U1|cur_st
 14. State Machine - |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_controller:inst1|cur_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for TOP_MSS_DEMO:inst3|audio_codec_controller:inst2
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_object:player1_object
 23. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_move:player1_move
 24. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_object:player2_object
 25. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_move:player2_move
 26. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|random:random2
 27. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|gate_object:gate1
 28. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|gate_object:gate2
 29. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|goals_counter:inst20
 30. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|goals_counter:inst19
 31. Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|random:random1
 32. Parameter Settings for User Entity Instance: TOP_KBD_DEMO:inst|kbd_interface:inst|lpf:U1
 33. Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst3|sintable:inst1
 34. Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst3|addr_counter:inst9
 35. Parameter Settings for User Entity Instance: one_sec_counter_sound:inst1
 36. Parameter Settings for User Entity Instance: one_sec_counter_sound:inst6
 37. Parameter Settings for User Entity Instance: BUSMUX:freq_mux
 38. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 39. Port Connectivity Checks: "TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2"
 40. SignalTap II Logic Analyzer Settings
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 22 19:00:27 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_Lab1_DEMO                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1792                                        ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,608                                       ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_Lab1_DEMO      ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; game_over_object.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/game_over_object.sv                                                ;             ;
; hexss.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/hexss.sv                                                           ;             ;
; down_counter.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/down_counter.sv                                                    ;             ;
; goal_object.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/goal_object.sv                                                     ;             ;
; double_ball_object.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv                                              ;             ;
; lpf.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/lpf.sv                                                             ;             ;
; kbd_interface.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv                                                   ;             ;
; kbd_cmd_decoder.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv                                                 ;             ;
; byterec.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/byterec.sv                                                         ;             ;
; bitrec.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/bitrec.sv                                                          ;             ;
; TOP_KBD_DEMO.bdf                                                   ; yes             ; User Block Diagram/Schematic File            ; C:/LAB_Hashmal/Lab1Demo/TOP_KBD_DEMO.bdf                                                   ;             ;
; RTL/audio_codec_controller/audio_codec_controller.qxp              ; yes             ; User File                                    ; C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp              ;             ;
; RTL/VGA/TOP_VGA_DEMO.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf                                           ;             ;
; RTL/MSS/TOP_MSS_DEMO.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/LAB_Hashmal/Lab1Demo/RTL/MSS/TOP_MSS_DEMO.bdf                                           ;             ;
; RTL/MSS/SinTable.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/MSS/SinTable.sv                                                ;             ;
; RTL/MSS/prescaler.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/MSS/prescaler.sv                                               ;             ;
; RTL/MSS/addr_counter.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/MSS/addr_counter.sv                                            ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/VGA/objects_mux.sv                                             ;             ;
; RTL/VGA/back_ground_draw.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/VGA/back_ground_draw.sv                                        ;             ;
; TOP_Lab1_DEMO.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf                                                  ;             ;
; RTL/VGA/player_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv                                           ;             ;
; RTL/VGA/player_move.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv                                             ;             ;
; ball_object.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/ball_object.sv                                                     ;             ;
; ball_move.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/ball_move.sv                                                       ;             ;
; game_controller.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/game_controller.sv                                                 ;             ;
; hit.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/hit.sv                                                             ;             ;
; gate_object.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/gate_object.sv                                                     ;             ;
; random.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/random.sv                                                          ;             ;
; goals_counter.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/goals_counter.sv                                                   ;             ;
; time_counter.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/time_counter.sv                                                    ;             ;
; one_sec_counter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/one_sec_counter.sv                                                 ;             ;
; one_sec_counter_sound.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv                                           ;             ;
; busmux.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                         ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                        ;             ;
; db/mux_9lc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/mux_9lc.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                        ;             ;
; db/altsyncram_mb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/altsyncram_mb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                      ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LAB_Hashmal/Lab1Demo/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                         ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3692           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5277           ;
;     -- 7 input functions                    ; 292            ;
;     -- 6 input functions                    ; 1632           ;
;     -- 5 input functions                    ; 961            ;
;     -- 4 input functions                    ; 851            ;
;     -- <=3 input functions                  ; 1541           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1792           ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 4608           ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1070           ;
; Total fan-out                               ; 30422          ;
; Average fan-out                             ; 4.19           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP_Lab1_DEMO                                                                                                                          ; 5277 (1)            ; 1792 (0)                  ; 4608              ; 8          ; 70   ; 0            ; |TOP_Lab1_DEMO                                                                                                                                                                                                                                                                                                                                            ; TOP_Lab1_DEMO                     ; work         ;
;    |TOP_KBD_DEMO:inst|                                                                                                                  ; 51 (0)              ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst                                                                                                                                                                                                                                                                                                                          ; TOP_KBD_DEMO                      ; work         ;
;       |kbd_cmd_decoder:inst2|                                                                                                           ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_cmd_decoder:inst2                                                                                                                                                                                                                                                                                                    ; kbd_cmd_decoder                   ; work         ;
;       |kbd_interface:inst|                                                                                                              ; 37 (0)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst                                                                                                                                                                                                                                                                                                       ; kbd_interface                     ; work         ;
;          |bitrec:U2|                                                                                                                    ; 14 (14)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2                                                                                                                                                                                                                                                                                             ; bitrec                            ; work         ;
;          |byterec:U3|                                                                                                                   ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3                                                                                                                                                                                                                                                                                            ; byterec                           ; work         ;
;          |lpf:U1|                                                                                                                       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|lpf:U1                                                                                                                                                                                                                                                                                                ; lpf                               ; work         ;
;    |TOP_MSS_DEMO:inst3|                                                                                                                 ; 547 (0)             ; 608 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3                                                                                                                                                                                                                                                                                                                         ; TOP_MSS_DEMO                      ; work         ;
;       |addr_counter:inst9|                                                                                                              ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|addr_counter:inst9                                                                                                                                                                                                                                                                                                      ; addr_counter                      ; work         ;
;       |audio_codec_controller:inst2|                                                                                                    ; 432 (1)             ; 552 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2                                                                                                                                                                                                                                                                                            ; audio_codec_controller            ; work         ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                   ; CLOCK_500                         ; work         ;
;          |DeBounce:DeBounce_inst|                                                                                                       ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|DeBounce:DeBounce_inst                                                                                                                                                                                                                                                                     ; DeBounce                          ; work         ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 89 (42)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                        ; adc2parallel                      ; work         ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                         ; synch_fifo                        ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                 ; dcfifo                            ; work         ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                      ; dcfifo_8il1                       ; work         ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                              ; a_fefifo_2dc                      ; work         ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                             ; a_fefifo_b9c                      ; work         ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                      ; a_gray2bin_c9b                    ; work         ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                      ; a_gray2bin_c9b                    ; work         ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                            ; a_graycounter_bu6                 ; work         ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                            ; a_graycounter_g56                 ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                   ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                             ; dffpipe_gd9                       ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                   ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                             ; dffpipe_gd9                       ; work         ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                     ; altdpram                          ; work         ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                 ; lpm_decode                        ; work         ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                       ; decode_mpf                        ; work         ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                     ; cntr_u1b                          ; work         ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                     ; cntr_u1b                          ; work         ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                            ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                          ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                          ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                          ; dffpipe_cd9                       ; work         ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 90 (43)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                       ; adc2parallel                      ; work         ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                        ; synch_fifo                        ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                ; dcfifo                            ; work         ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                     ; dcfifo_8il1                       ; work         ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                             ; a_fefifo_2dc                      ; work         ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                            ; a_fefifo_b9c                      ; work         ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                     ; a_gray2bin_c9b                    ; work         ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                     ; a_gray2bin_c9b                    ; work         ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                           ; a_graycounter_bu6                 ; work         ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                           ; a_graycounter_g56                 ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                  ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                            ; dffpipe_gd9                       ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                  ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                            ; dffpipe_gd9                       ; work         ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                    ; altdpram                          ; work         ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                ; lpm_decode                        ; work         ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                      ; decode_mpf                        ; work         ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                    ; cntr_u1b                          ; work         ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                    ; cntr_u1b                          ; work         ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                           ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                         ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                         ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                         ; dffpipe_cd9                       ; work         ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 81 (53)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                            ; dac2serial                        ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                     ; dac_synchronizer                  ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                   ; dcfifo_mixed_widths               ; work         ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                        ; dcfifo_p9m1                       ; work         ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                            ; a_graycounter_3ub                 ; work         ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                            ; a_graycounter_6g6                 ; work         ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                             ; alt_synch_pipe_b9l                ; work         ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                       ; dffpipe_su8                       ; work         ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                             ; alt_synch_pipe_c9l                ; work         ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                       ; dffpipe_tu8                       ; work         ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                               ; altsyncram_q471                   ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                        ; cntr_ded                          ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                          ; mux_5r7                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                          ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                         ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                         ; mux_5r7                           ; work         ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 82 (54)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                           ; dac2serial                        ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                    ; dac_synchronizer                  ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                  ; dcfifo_mixed_widths               ; work         ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                       ; dcfifo_p9m1                       ; work         ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                           ; a_graycounter_3ub                 ; work         ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                           ; a_graycounter_6g6                 ; work         ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                            ; alt_synch_pipe_b9l                ; work         ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                      ; dffpipe_su8                       ; work         ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                            ; alt_synch_pipe_c9l                ; work         ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                      ; dffpipe_tu8                       ; work         ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                              ; altsyncram_q471                   ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                       ; cntr_ded                          ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                         ; mux_5r7                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                         ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                        ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                        ; mux_5r7                           ; work         ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|i2c:i2c_inst                                                                                                                                                                                                                                                                               ; i2c                               ; work         ;
;       |prescaler:inst3|                                                                                                                 ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|prescaler:inst3                                                                                                                                                                                                                                                                                                         ; prescaler                         ; work         ;
;       |sintable:inst1|                                                                                                                  ; 63 (63)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|sintable:inst1                                                                                                                                                                                                                                                                                                          ; sintable                          ; work         ;
;    |TOP_VGA_DEMO:inst4|                                                                                                                 ; 4268 (2)            ; 289 (0)                   ; 0                 ; 8          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4                                                                                                                                                                                                                                                                                                                         ; TOP_VGA_DEMO                      ; work         ;
;       |VGA_Controller:VGA_controller|                                                                                                   ; 75 (75)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller                                                                                                                                                                                                                                                                                           ; VGA_Controller                    ; work         ;
;       |back_ground_draw:background_draw|                                                                                                ; 165 (165)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|back_ground_draw:background_draw                                                                                                                                                                                                                                                                                        ; back_ground_draw                  ; work         ;
;       |ball_move:ball1|                                                                                                                 ; 209 (209)           ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1                                                                                                                                                                                                                                                                                                         ; ball_move                         ; work         ;
;       |ball_move:ball2|                                                                                                                 ; 210 (210)           ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2                                                                                                                                                                                                                                                                                                         ; ball_move                         ; work         ;
;       |ball_object:ball2_draw|                                                                                                          ; 233 (233)           ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_object:ball2_draw                                                                                                                                                                                                                                                                                                  ; ball_object                       ; work         ;
;       |ball_object:ball_draw|                                                                                                           ; 233 (233)           ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_object:ball_draw                                                                                                                                                                                                                                                                                                   ; ball_object                       ; work         ;
;       |double_ball_object:inst11|                                                                                                       ; 116 (116)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|double_ball_object:inst11                                                                                                                                                                                                                                                                                               ; double_ball_object                ; work         ;
;       |game_controller:inst1|                                                                                                           ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_controller:inst1                                                                                                                                                                                                                                                                                                   ; game_controller                   ; work         ;
;       |game_over_object:inst31|                                                                                                         ; 532 (532)           ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_over_object:inst31                                                                                                                                                                                                                                                                                                 ; game_over_object                  ; work         ;
;       |gate_object:gate1|                                                                                                               ; 312 (312)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate1                                                                                                                                                                                                                                                                                                       ; gate_object                       ; work         ;
;       |gate_object:gate2|                                                                                                               ; 340 (340)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate2                                                                                                                                                                                                                                                                                                       ; gate_object                       ; work         ;
;       |goal_object:inst5|                                                                                                               ; 413 (413)           ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goal_object:inst5                                                                                                                                                                                                                                                                                                       ; goal_object                       ; work         ;
;       |goals_counter:inst19|                                                                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goals_counter:inst19                                                                                                                                                                                                                                                                                                    ; goals_counter                     ; work         ;
;       |goals_counter:inst20|                                                                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goals_counter:inst20                                                                                                                                                                                                                                                                                                    ; goals_counter                     ; work         ;
;       |hexss:inst13|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|hexss:inst13                                                                                                                                                                                                                                                                                                            ; hexss                             ; work         ;
;       |hexss:inst14|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|hexss:inst14                                                                                                                                                                                                                                                                                                            ; hexss                             ; work         ;
;       |hexss:inst15|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|hexss:inst15                                                                                                                                                                                                                                                                                                            ; hexss                             ; work         ;
;       |hexss:inst17|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|hexss:inst17                                                                                                                                                                                                                                                                                                            ; hexss                             ; work         ;
;       |hit:hit1|                                                                                                                        ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|hit:hit1                                                                                                                                                                                                                                                                                                                ; hit                               ; work         ;
;       |hit:hit2|                                                                                                                        ; 15 (15)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|hit:hit2                                                                                                                                                                                                                                                                                                                ; hit                               ; work         ;
;       |objects_mux:inst6|                                                                                                               ; 40 (40)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|objects_mux:inst6                                                                                                                                                                                                                                                                                                       ; objects_mux                       ; work         ;
;       |one_sec_counter:one_sec1|                                                                                                        ; 31 (31)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|one_sec_counter:one_sec1                                                                                                                                                                                                                                                                                                ; one_sec_counter                   ; work         ;
;       |player_move:player1_move|                                                                                                        ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move                                                                                                                                                                                                                                                                                                ; player_move                       ; work         ;
;       |player_move:player2_move|                                                                                                        ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move                                                                                                                                                                                                                                                                                                ; player_move                       ; work         ;
;       |player_object:player1_object|                                                                                                    ; 578 (578)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object                                                                                                                                                                                                                                                                                            ; player_object                     ; work         ;
;       |player_object:player2_object|                                                                                                    ; 608 (608)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object                                                                                                                                                                                                                                                                                            ; player_object                     ; work         ;
;       |random:random1|                                                                                                                  ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1                                                                                                                                                                                                                                                                                                          ; random                            ; work         ;
;       |random:random2|                                                                                                                  ; 15 (15)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2                                                                                                                                                                                                                                                                                                          ; random                            ; work         ;
;       |time_counter:inst16|                                                                                                             ; 13 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16                                                                                                                                                                                                                                                                                                     ; time_counter                      ; work         ;
;          |down_counter:highc|                                                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:highc                                                                                                                                                                                                                                                                                  ; down_counter                      ; work         ;
;          |down_counter:lowc|                                                                                                            ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc                                                                                                                                                                                                                                                                                   ; down_counter                      ; work         ;
;    |one_sec_counter_sound:inst1|                                                                                                        ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|one_sec_counter_sound:inst1                                                                                                                                                                                                                                                                                                                ; one_sec_counter_sound             ; work         ;
;    |one_sec_counter_sound:inst6|                                                                                                        ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|one_sec_counter_sound:inst6                                                                                                                                                                                                                                                                                                                ; one_sec_counter_sound             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 251 (2)             ; 693 (70)                  ; 4480              ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 249 (0)             ; 623 (0)                   ; 4480              ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 249 (67)            ; 623 (214)                 ; 4480              ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_mb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mb84:auto_generated                                                                                                                                                 ; altsyncram_mb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 191 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 35 (0)              ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 35 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                             ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                            ; cntr_19i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Lab1_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64   ; None ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mb84:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Lab1_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|present_state                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2|cur_st                                 ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; Name               ; cur_st.CHK_DATA_ST ; cur_st.HI_CLK_ST ; cur_st.LOW_CLK_ST ; cur_st.IDLE_ST ; cur_st.NEW_DATA_ST ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; cur_st.IDLE_ST     ; 0                  ; 0                ; 0                 ; 0              ; 0                  ;
; cur_st.LOW_CLK_ST  ; 0                  ; 0                ; 1                 ; 1              ; 0                  ;
; cur_st.HI_CLK_ST   ; 0                  ; 1                ; 0                 ; 1              ; 0                  ;
; cur_st.CHK_DATA_ST ; 1                  ; 0                ; 0                 ; 1              ; 0                  ;
; cur_st.NEW_DATA_ST ; 0                  ; 0                ; 0                 ; 1              ; 1                  ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|lpf:U1|cur_st ;
+-------------+---------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                          ;
+-------------+---------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                   ;
; cur_st.ONE  ; 1                                                                   ;
+-------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_controller:inst1|cur_state                                                                             ;
+----------------------------+----------------------------+----------------------------+---------------------+----------------+----------------+----------------+
; Name                       ; cur_state.DOUBLE_BALL_GAME ; cur_state.DOUBLE_BALL_IDLE ; cur_state.GAME_OVER ; cur_state.GOAL ; cur_state.GAME ; cur_state.IDLE ;
+----------------------------+----------------------------+----------------------------+---------------------+----------------+----------------+----------------+
; cur_state.IDLE             ; 0                          ; 0                          ; 0                   ; 0              ; 0              ; 0              ;
; cur_state.GAME             ; 0                          ; 0                          ; 0                   ; 0              ; 1              ; 1              ;
; cur_state.GOAL             ; 0                          ; 0                          ; 0                   ; 1              ; 0              ; 1              ;
; cur_state.GAME_OVER        ; 0                          ; 0                          ; 1                   ; 0              ; 0              ; 1              ;
; cur_state.DOUBLE_BALL_IDLE ; 0                          ; 1                          ; 0                   ; 0              ; 0              ; 1              ;
; cur_state.DOUBLE_BALL_GAME ; 1                          ; 0                          ; 0                   ; 0              ; 0              ; 1              ;
+----------------------------+----------------------------+----------------------------+---------------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                  ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+
; one_sec_counter_sound:inst6|sound_freq[0,8,9]                   ; Stuck at GND due to stuck port data_in                              ;
; one_sec_counter_sound:inst6|sound_freq[6,7]                     ; Stuck at VCC due to stuck port data_in                              ;
; one_sec_counter_sound:inst6|sound_freq[4,5]                     ; Stuck at GND due to stuck port data_in                              ;
; one_sec_counter_sound:inst6|sound_freq[3]                       ; Stuck at VCC due to stuck port data_in                              ;
; one_sec_counter_sound:inst6|sound_freq[1,2]                     ; Stuck at GND due to stuck port data_in                              ;
; one_sec_counter_sound:inst1|sound_freq[0,9]                     ; Stuck at GND due to stuck port data_in                              ;
; one_sec_counter_sound:inst1|sound_freq[6]                       ; Stuck at VCC due to stuck port data_in                              ;
; one_sec_counter_sound:inst1|sound_freq[5]                       ; Stuck at GND due to stuck port data_in                              ;
; one_sec_counter_sound:inst1|sound_freq[3]                       ; Stuck at VCC due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|game_over_object:inst31|mVGA_RGB[0..4]       ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[1,2]              ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[0]                ; Merged with TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[3]        ;
; TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[3]                ; Merged with TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[4]        ;
; TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[4]                ; Merged with TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[5]        ;
; TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[5]                ; Merged with TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[6]        ;
; TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[6]                ; Merged with TOP_VGA_DEMO:inst4|goal_object:inst5|mVGA_RGB[7]        ;
; TOP_VGA_DEMO:inst4|game_over_object:inst31|mVGA_RGB[5]          ; Merged with TOP_VGA_DEMO:inst4|game_over_object:inst31|mVGA_RGB[6]  ;
; TOP_VGA_DEMO:inst4|game_over_object:inst31|mVGA_RGB[6]          ; Merged with TOP_VGA_DEMO:inst4|game_over_object:inst31|mVGA_RGB[7]  ;
; one_sec_counter_sound:inst1|sound_freq[1]                       ; Merged with one_sec_counter_sound:inst1|sound_freq[2]               ;
; one_sec_counter_sound:inst1|sound_freq[2]                       ; Merged with one_sec_counter_sound:inst1|sound_freq[4]               ;
; one_sec_counter_sound:inst1|sound_freq[4,7]                     ; Merged with one_sec_counter_sound:inst1|sound_freq[8]               ;
; TOP_MSS_DEMO:inst3|sintable:inst1|Q[14]                         ; Merged with TOP_MSS_DEMO:inst3|sintable:inst1|Q[15]                 ;
; TOP_VGA_DEMO:inst4|random:random2|prev_rise                     ; Merged with TOP_VGA_DEMO:inst4|random:random1|prev_rise             ;
; TOP_VGA_DEMO:inst4|gate_object:gate2|mVGA_RGB[1,4]              ; Merged with TOP_VGA_DEMO:inst4|gate_object:gate2|mVGA_RGB[7]        ;
; TOP_VGA_DEMO:inst4|gate_object:gate1|mVGA_RGB[1,4]              ; Merged with TOP_VGA_DEMO:inst4|gate_object:gate1|mVGA_RGB[7]        ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|prev_move                    ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball2|prev_move            ;
; TOP_VGA_DEMO:inst4|ball_object:ball2_draw|mVGA_RGB[1,4]         ; Merged with TOP_VGA_DEMO:inst4|ball_object:ball2_draw|mVGA_RGB[7]   ;
; TOP_VGA_DEMO:inst4|ball_object:ball2_draw|mVGA_RGB[0,3]         ; Merged with TOP_VGA_DEMO:inst4|ball_object:ball2_draw|mVGA_RGB[6]   ;
; TOP_VGA_DEMO:inst4|ball_object:ball2_draw|mVGA_RGB[2]           ; Merged with TOP_VGA_DEMO:inst4|ball_object:ball2_draw|mVGA_RGB[5]   ;
; TOP_VGA_DEMO:inst4|ball_object:ball_draw|mVGA_RGB[1,4]          ; Merged with TOP_VGA_DEMO:inst4|ball_object:ball_draw|mVGA_RGB[7]    ;
; TOP_VGA_DEMO:inst4|ball_object:ball_draw|mVGA_RGB[0,3]          ; Merged with TOP_VGA_DEMO:inst4|ball_object:ball_draw|mVGA_RGB[6]    ;
; TOP_VGA_DEMO:inst4|ball_object:ball_draw|mVGA_RGB[2]            ; Merged with TOP_VGA_DEMO:inst4|ball_object:ball_draw|mVGA_RGB[5]    ;
; TOP_VGA_DEMO:inst4|goals_counter:inst20|left_flag[1..9,11..31]  ; Merged with TOP_VGA_DEMO:inst4|goals_counter:inst20|left_flag[10]   ;
; TOP_VGA_DEMO:inst4|goals_counter:inst19|right_flag[1..9,11..31] ; Merged with TOP_VGA_DEMO:inst4|goals_counter:inst19|right_flag[10]  ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|goal_flag[1..9,11..31]       ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball2|goal_flag[10]        ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|db_flag[1..9,11..31]         ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball2|db_flag[10]          ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|coll_flag[1..9,11..31]       ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball2|coll_flag[10]        ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|goal_flag[1..9,11..31]       ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball1|goal_flag[10]        ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|db_flag[1..9,11..31]         ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball1|db_flag[10]          ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|coll_flag[1..9,11..31]       ; Merged with TOP_VGA_DEMO:inst4|ball_move:ball1|coll_flag[10]        ;
; TOP_VGA_DEMO:inst4|random:random2|counter[0]                    ; Merged with TOP_VGA_DEMO:inst4|random:random1|counter[0]            ;
; TOP_VGA_DEMO:inst4|goals_counter:inst19|right_flag[10]          ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|goals_counter:inst20|left_flag[10]           ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|coll_flag[10]                ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|db_flag[10]                  ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|goal_flag[10]                ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|coll_flag[10]                ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|db_flag[10]                  ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|goal_flag[10]                ; Stuck at GND due to stuck port data_in                              ;
; TOP_VGA_DEMO:inst4|random:random2|random[3..6]                  ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|random:random1|random[3..6]                  ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|random:random1|random[0]                     ; Merged with TOP_VGA_DEMO:inst4|random:random2|random[0]             ;
; TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|present_state~4 ; Lost fanout                                                         ;
; TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|present_state~5 ; Lost fanout                                                         ;
; TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|present_state~6 ; Lost fanout                                                         ;
; TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|present_state~7 ; Lost fanout                                                         ;
; TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2|cur_st~4         ; Lost fanout                                                         ;
; TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2|cur_st~5         ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|game_controller:inst1|cur_state~4            ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|game_controller:inst1|cur_state~5            ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|game_controller:inst1|cur_state~6            ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|directionY[11..31]           ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[11..31]           ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|directionY[11..31]           ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[11..31]           ; Lost fanout                                                         ;
; TOP_VGA_DEMO:inst4|random:random1|counter[0]                    ; Merged with TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|clk_25 ;
; Total Number of Removed Registers = 402                         ;                                                                     ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+--------------------------------------------------+---------------------------+--------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register           ;
+--------------------------------------------------+---------------------------+--------------------------------------------------+
; TOP_VGA_DEMO:inst4|ball_move:ball2|coll_flag[10] ; Stuck at GND              ; TOP_VGA_DEMO:inst4|ball_move:ball2|goal_flag[10] ;
;                                                  ; due to stuck port data_in ;                                                  ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|coll_flag[10] ; Stuck at GND              ; TOP_VGA_DEMO:inst4|ball_move:ball1|goal_flag[10] ;
;                                                  ; due to stuck port data_in ;                                                  ;
+--------------------------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1792  ;
; Number of registers using Synchronous Clear  ; 371   ;
; Number of registers using Synchronous Load   ; 144   ;
; Number of registers using Asynchronous Clear ; 955   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 723   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_VS                                                                                                                                                                                                                                                                        ; 28      ;
; TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_HS                                                                                                                                                                                                                                                                        ; 14      ;
; TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc|count[0]                                                                                                                                                                                                                                                               ; 11      ;
; TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc|count[3]                                                                                                                                                                                                                                                               ; 10      ;
; TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:highc|count[0]                                                                                                                                                                                                                                                              ; 11      ;
; TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:highc|count[3]                                                                                                                                                                                                                                                              ; 10      ;
; TOP_VGA_DEMO:inst4|player_move:player1_move|ObjectStartY[6]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player1_move|ObjectStartY[7]                                                                                                                                                                                                                                                                     ; 9       ;
; TOP_VGA_DEMO:inst4|player_move:player1_move|ObjectStartY[4]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player1_move|ObjectStartY[3]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player1_move|ObjectStartY[2]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player2_move|ObjectStartY[6]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player2_move|ObjectStartY[7]                                                                                                                                                                                                                                                                     ; 9       ;
; TOP_VGA_DEMO:inst4|player_move:player2_move|ObjectStartY[4]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player2_move|ObjectStartY[3]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|player_move:player2_move|ObjectStartY[2]                                                                                                                                                                                                                                                                     ; 8       ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartX[8]                                                                                                                                                                                                                                                                              ; 7       ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartX[5]                                                                                                                                                                                                                                                                              ; 9       ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartX[4]                                                                                                                                                                                                                                                                              ; 8       ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartX[1]                                                                                                                                                                                                                                                                              ; 10      ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartY[1]                                                                                                                                                                                                                                                                              ; 11      ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartY[7]                                                                                                                                                                                                                                                                              ; 7       ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartY[6]                                                                                                                                                                                                                                                                              ; 7       ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartY[5]                                                                                                                                                                                                                                                                              ; 10      ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartX[8]                                                                                                                                                                                                                                                                              ; 7       ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartX[5]                                                                                                                                                                                                                                                                              ; 9       ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartX[4]                                                                                                                                                                                                                                                                              ; 8       ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartX[1]                                                                                                                                                                                                                                                                              ; 10      ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartY[1]                                                                                                                                                                                                                                                                              ; 11      ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartY[7]                                                                                                                                                                                                                                                                              ; 7       ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartY[6]                                                                                                                                                                                                                                                                              ; 7       ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartY[5]                                                                                                                                                                                                                                                                              ; 10      ;
; TOP_VGA_DEMO:inst4|ball_move:ball1|directionY[0]                                                                                                                                                                                                                                                                                ; 2       ;
; TOP_VGA_DEMO:inst4|ball_move:ball2|directionY[0]                                                                                                                                                                                                                                                                                ; 2       ;
; TOP_VGA_DEMO:inst4|random:random2|random[0]                                                                                                                                                                                                                                                                                     ; 6       ;
; TOP_VGA_DEMO:inst4|random:random1|random[1]                                                                                                                                                                                                                                                                                     ; 3       ;
; TOP_VGA_DEMO:inst4|random:random1|random[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; TOP_VGA_DEMO:inst4|random:random2|random[1]                                                                                                                                                                                                                                                                                     ; 3       ;
; TOP_VGA_DEMO:inst4|random:random2|random[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; TOP_VGA_DEMO:inst4|random:random2|counter[2]                                                                                                                                                                                                                                                                                    ; 2       ;
; TOP_VGA_DEMO:inst4|random:random2|counter[6]                                                                                                                                                                                                                                                                                    ; 1       ;
; TOP_VGA_DEMO:inst4|random:random1|counter[4]                                                                                                                                                                                                                                                                                    ; 1       ;
; TOP_VGA_DEMO:inst4|random:random2|counter[4]                                                                                                                                                                                                                                                                                    ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                                                          ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                                                         ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                       ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                       ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                            ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                      ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                      ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                           ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|i2c:i2c_inst|SDO                                                                                                                                                                                                                                                                ; 2       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                                                                                                                  ; 7       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                                                                                                                 ; 7       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                      ; 6       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                         ; 4       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                     ; 6       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                        ; 4       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                                                                                                               ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                                                                                                              ; 3       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                      ; 7       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                     ; 7       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                         ; 5       ;
; TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 90                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_cmd_decoder:inst2|right_direction            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:highc|count[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc|count[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goals_counter:inst20|count[3]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goals_counter:inst19|count[0]                   ;
; 16:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|double_ball_object:inst11|mVGA_RGB[6]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|objects_mux:inst6|m_mVGA_t[0]                   ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartX[3]                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartX[2]                 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartY[4]                 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartY[0]                 ;
; 30:1               ; 2 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|mVGA_RGB[0]        ;
; 31:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|mVGA_RGB[5]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:highc|count[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc|count[0]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[23]                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[13]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionY[19]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionY[20]                  ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartX[1]                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartX[5]                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|ObjectStartY[1]                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|ObjectStartY[5]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate2|Mux126                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate2|Mux126                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate1|Mux126                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate1|Mux126                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object|Add11              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object|bCoord_Y[8]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|Add11              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|bCoord_Y[8]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|Mux109             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object|bCoord_X[5]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|bCoord_X[3]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object|Mux124             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2|Selector6           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2|Selector4           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3|Selector6          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object|Mux219             ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; No         ; |TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_controller:inst1|Selector4                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_MSS_DEMO:inst3|audio_codec_controller:inst2                                                                      ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_object:player1_object ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; num_player     ; 0     ; Unsigned Integer                                                    ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_move:player1_move ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; StartX         ; 20    ; Unsigned Integer                                                ;
; StartY         ; 220   ; Unsigned Integer                                                ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_object:player2_object ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; num_player     ; 1     ; Unsigned Integer                                                    ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|player_move:player2_move ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; StartX         ; 559   ; Unsigned Integer                                                ;
; StartY         ; 220   ; Unsigned Integer                                                ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|random:random2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; seed           ; 85    ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|gate_object:gate1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; num_gate       ; 0     ; Unsigned Integer                                         ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|gate_object:gate2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; num_gate       ; 1     ; Unsigned Integer                                         ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|goals_counter:inst20 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; num_player     ; 1     ; Unsigned Integer                                            ;
; Nbits          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|goals_counter:inst19 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; num_player     ; 0     ; Unsigned Integer                                            ;
; Nbits          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_VGA_DEMO:inst4|random:random1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; seed           ; 17    ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMO:inst|kbd_interface:inst|lpf:U1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; FILTER_SIZE    ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst3|sintable:inst1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst3|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_sec_counter_sound:inst1 ;
+----------------+-----------+---------------------------------------------+
; Parameter Name ; Value     ; Type                                        ;
+----------------+-----------+---------------------------------------------+
; oneSec         ; 100000000 ; Signed Integer                              ;
; freq           ; 350       ; Signed Integer                              ;
+----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_sec_counter_sound:inst6 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; oneSec         ; 5000000 ; Signed Integer                                ;
; freq           ; 200     ; Signed Integer                                ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:freq_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2"                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; parity_ok ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------------+---------------+
; Type                                ; Count         ;
+-------------------------------------+---------------+
; arriav_ff                           ; 456           ;
;     CLR                             ; 161           ;
;     CLR SCLR                        ; 133           ;
;     ENA                             ; 2             ;
;     ENA CLR                         ; 146           ;
;     ENA CLR SCLR                    ; 8             ;
;     plain                           ; 6             ;
; arriav_lcell_comb                   ; 4510          ;
;     arith                           ; 687           ;
;         0 data inputs               ; 27            ;
;         1 data inputs               ; 388           ;
;         2 data inputs               ; 135           ;
;         3 data inputs               ; 1             ;
;         4 data inputs               ; 50            ;
;         5 data inputs               ; 86            ;
;     extend                          ; 289           ;
;         7 data inputs               ; 289           ;
;     normal                          ; 3506          ;
;         0 data inputs               ; 2             ;
;         1 data inputs               ; 26            ;
;         2 data inputs               ; 312           ;
;         3 data inputs               ; 222           ;
;         4 data inputs               ; 709           ;
;         5 data inputs               ; 746           ;
;         6 data inputs               ; 1489          ;
;     shared                          ; 28            ;
;         3 data inputs               ; 28            ;
; arriav_mac                          ; 8             ;
; blackbox                            ; 1             ;
;         udio_codec_controller:inst2 ; 1             ;
; boundary_port                       ; 70            ;
;                                     ;               ;
; Max LUT depth                       ; 15.80         ;
; Average LUT depth                   ; 9.58          ;
+-------------------------------------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:41     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                      ;
+--------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                       ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details                                                                                                                                                        ;
+--------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                              ; N/A                                                                                                                                                            ;
; TOP_VGA_DEMO:inst4|hit:hit1|collision      ; post-fitting ; connected ; Top                            ; post-synthesis    ; TOP_VGA_DEMO:inst4|hit:hit1|collision ; N/A                                                                                                                                                            ;
; TOP_VGA_DEMO:inst4|hit:hit1|collision      ; post-fitting ; connected ; Top                            ; post-synthesis    ; TOP_VGA_DEMO:inst4|hit:hit1|collision ; N/A                                                                                                                                                            ;
; TOP_VGA_DEMO:inst4|hit:hit2|collision      ; post-fitting ; connected ; Top                            ; post-synthesis    ; TOP_VGA_DEMO:inst4|hit:hit2|collision ; N/A                                                                                                                                                            ;
; TOP_VGA_DEMO:inst4|hit:hit2|collision      ; post-fitting ; connected ; Top                            ; post-synthesis    ; TOP_VGA_DEMO:inst4|hit:hit2|collision ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; one_sec_counter_sound:inst6|one_sec        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; one_sec_counter_sound:inst6|one_sec        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; one_sec_counter_sound:inst6|sound_flag[0]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[0]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[10] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[10] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[11] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[11] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[12] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[12] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[13] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[13] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[14] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[14] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[15] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[15] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[16] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[16] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[17] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[17] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[18] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[18] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[19] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[19] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[1]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[1]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[20] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[20] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[21] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[21] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[22] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[22] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[23] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[23] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[24] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[24] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[25] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[25] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[26] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[26] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[27] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[27] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[28] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[28] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[29] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[29] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[2]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[2]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[30] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[30] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[31] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[31] ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[3]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[3]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[4]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[4]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[5]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[5]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[6]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[6]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[7]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[7]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[8]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[8]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[9]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; one_sec_counter_sound:inst6|sound_flag[9]  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+--------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Dec 22 18:59:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10885): Verilog HDL Attribute warning at game_over_object.sv(143): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/game_over_object.sv Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file game_over_object.sv
    Info (12023): Found entity 1: game_over_object File: C:/LAB_Hashmal/Lab1Demo/game_over_object.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexss.sv
    Info (12023): Found entity 1: hexss File: C:/LAB_Hashmal/Lab1Demo/hexss.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file down_counter.sv
    Info (12023): Found entity 1: down_counter File: C:/LAB_Hashmal/Lab1Demo/down_counter.sv Line: 7
Warning (10885): Verilog HDL Attribute warning at goal_object.sv(124): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/goal_object.sv Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file goal_object.sv
    Info (12023): Found entity 1: goal_object File: C:/LAB_Hashmal/Lab1Demo/goal_object.sv Line: 2
Warning (10885): Verilog HDL Attribute warning at double_ball_object.sv(42): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file double_ball_object.sv
    Info (12023): Found entity 1: double_ball_object File: C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file freqcontrol_bb.v
    Info (12023): Found entity 1: freqcontrol File: C:/LAB_Hashmal/Lab1Demo/freqcontrol_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lpf.sv
    Info (12023): Found entity 1: lpf File: C:/LAB_Hashmal/Lab1Demo/lpf.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file kbd_interface.sv
    Info (12023): Found entity 1: kbd_interface File: C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv Line: 4
Warning (10229): Verilog HDL Expression warning at kbd_cmd_decoder.sv(25): truncated literal to match 9 bits File: C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv Line: 25
Warning (10229): Verilog HDL Expression warning at kbd_cmd_decoder.sv(26): truncated literal to match 9 bits File: C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file kbd_cmd_decoder.sv
    Info (12023): Found entity 1: kbd_cmd_decoder File: C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file byterec.sv
    Info (12023): Found entity 1: byterec File: C:/LAB_Hashmal/Lab1Demo/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/LAB_Hashmal/Lab1Demo/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_kbd_demo.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/SinTable.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/volume_counter.sv
    Info (12023): Found entity 1: volume_counter File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/volume_counter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/prescaler.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/addr_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/objects_mux.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/LAB_Hashmal/Lab1Demo/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_lab1_demo.bdf
    Info (12023): Found entity 1: TOP_Lab1_DEMO
Warning (10885): Verilog HDL Attribute warning at player_object.sv(124): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 124
Warning (10885): Verilog HDL Attribute warning at player_object.sv(125): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 125
Warning (10885): Verilog HDL Attribute warning at player_object.sv(126): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/player_object.sv
    Info (12023): Found entity 1: player_object File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/player_move.sv
    Info (12023): Found entity 1: player_move File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 6
Warning (10885): Verilog HDL Attribute warning at ball_object.sv(89): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 89
Warning (10885): Verilog HDL Attribute warning at ball_object.sv(90): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 90
Warning (10885): Verilog HDL Attribute warning at ball_object.sv(91): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file ball_object.sv
    Info (12023): Found entity 1: ball_object File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ball_move.sv
    Info (12023): Found entity 1: ball_move File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/LAB_Hashmal/Lab1Demo/game_controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hit.sv
    Info (12023): Found entity 1: hit File: C:/LAB_Hashmal/Lab1Demo/hit.sv Line: 4
Warning (10885): Verilog HDL Attribute warning at gate_object.sv(309): synthesis attribute "keep" with value "1" has no object and is ignored File: C:/LAB_Hashmal/Lab1Demo/gate_object.sv Line: 309
Info (12021): Found 1 design units, including 1 entities, in source file gate_object.sv
    Info (12023): Found entity 1: gate_object File: C:/LAB_Hashmal/Lab1Demo/gate_object.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file random.sv
    Info (12023): Found entity 1: random File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file goals_counter.sv
    Info (12023): Found entity 1: goals_counter File: C:/LAB_Hashmal/Lab1Demo/goals_counter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file time_counter.sv
    Info (12023): Found entity 1: time_counter File: C:/LAB_Hashmal/Lab1Demo/time_counter.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file one_sec_counter_sound.sv
    Info (12023): Found entity 1: one_sec_counter_sound File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 4
Warning (10222): Verilog HDL Parameter Declaration warning at volume_counter.sv(18): Parameter Declaration in module "volume_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/volume_counter.sv Line: 18
Info (12127): Elaborating entity "TOP_Lab1_DEMO" for the top level hierarchy
Info (12128): Elaborating entity "TOP_VGA_DEMO" for hierarchy "TOP_VGA_DEMO:inst4"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller"
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.sv(46): object "NUMBER_FRAMES" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv Line: 46
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(56): truncated value with size 32 to match size of target (22) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv Line: 56
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv Line: 59
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(60): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv Line: 60
Info (12128): Elaborating entity "objects_mux" for hierarchy "TOP_VGA_DEMO:inst4|objects_mux:inst6"
Info (12128): Elaborating entity "ball_object" for hierarchy "TOP_VGA_DEMO:inst4|ball_object:ball_draw"
Warning (10036): Verilog HDL or VHDL warning at ball_object.sv(91): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 91
Warning (10230): Verilog HDL assignment warning at ball_object.sv(106): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 106
Warning (10230): Verilog HDL assignment warning at ball_object.sv(107): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/ball_object.sv Line: 107
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "ball_move" for hierarchy "TOP_VGA_DEMO:inst4|ball_move:ball1"
Warning (10230): Verilog HDL assignment warning at ball_move.sv(42): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 42
Warning (10230): Verilog HDL assignment warning at ball_move.sv(43): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 43
Warning (10230): Verilog HDL assignment warning at ball_move.sv(55): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 55
Warning (10230): Verilog HDL assignment warning at ball_move.sv(56): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 56
Warning (10230): Verilog HDL assignment warning at ball_move.sv(66): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 66
Warning (10230): Verilog HDL assignment warning at ball_move.sv(70): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 70
Warning (10230): Verilog HDL assignment warning at ball_move.sv(81): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 81
Warning (10230): Verilog HDL assignment warning at ball_move.sv(82): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 82
Warning (10230): Verilog HDL assignment warning at ball_move.sv(87): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 87
Warning (10230): Verilog HDL assignment warning at ball_move.sv(88): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 88
Warning (10230): Verilog HDL assignment warning at ball_move.sv(96): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 96
Warning (10230): Verilog HDL assignment warning at ball_move.sv(97): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ball_move.sv(102): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 102
Warning (10230): Verilog HDL assignment warning at ball_move.sv(103): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 103
Warning (10230): Verilog HDL assignment warning at ball_move.sv(114): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 114
Warning (10230): Verilog HDL assignment warning at ball_move.sv(119): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 119
Warning (10230): Verilog HDL assignment warning at ball_move.sv(124): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 124
Warning (10230): Verilog HDL assignment warning at ball_move.sv(129): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 129
Warning (10230): Verilog HDL assignment warning at ball_move.sv(134): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 134
Warning (10230): Verilog HDL assignment warning at ball_move.sv(135): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 135
Info (12128): Elaborating entity "hit" for hierarchy "TOP_VGA_DEMO:inst4|hit:hit1"
Info (12128): Elaborating entity "player_object" for hierarchy "TOP_VGA_DEMO:inst4|player_object:player1_object"
Warning (10036): Verilog HDL or VHDL warning at player_object.sv(126): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 126
Warning (10036): Verilog HDL or VHDL warning at player_object.sv(139): object "TwoPlayers" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 139
Warning (10230): Verilog HDL assignment warning at player_object.sv(174): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 174
Warning (10230): Verilog HDL assignment warning at player_object.sv(182): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 182
Warning (10230): Verilog HDL assignment warning at player_object.sv(191): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 191
Warning (10230): Verilog HDL assignment warning at player_object.sv(207): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 207
Warning (10230): Verilog HDL assignment warning at player_object.sv(212): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 212
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "player1_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "player2_colors" into its bus
Info (12128): Elaborating entity "player_move" for hierarchy "TOP_VGA_DEMO:inst4|player_move:player1_move"
Warning (10036): Verilog HDL or VHDL warning at player_move.sv(23): object "t" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 23
Warning (10230): Verilog HDL assignment warning at player_move.sv(45): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 45
Warning (10230): Verilog HDL assignment warning at player_move.sv(47): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 47
Warning (10240): Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable "ObjectStartX", which holds its previous value in one or more paths through the always construct File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Warning (10240): Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable "ObjectStartY", which holds its previous value in one or more paths through the always construct File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartY[0]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[0]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[1]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[2]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[3]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[4]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[5]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[6]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[7]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[8]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[9]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[10]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (12128): Elaborating entity "player_object" for hierarchy "TOP_VGA_DEMO:inst4|player_object:player2_object"
Warning (10036): Verilog HDL or VHDL warning at player_object.sv(126): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 126
Warning (10036): Verilog HDL or VHDL warning at player_object.sv(139): object "TwoPlayers" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 139
Warning (10230): Verilog HDL assignment warning at player_object.sv(174): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 174
Warning (10230): Verilog HDL assignment warning at player_object.sv(182): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 182
Warning (10230): Verilog HDL assignment warning at player_object.sv(191): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 191
Warning (10230): Verilog HDL assignment warning at player_object.sv(207): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 207
Warning (10230): Verilog HDL assignment warning at player_object.sv(212): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv Line: 212
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "player1_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "player2_colors" into its bus
Info (12128): Elaborating entity "player_move" for hierarchy "TOP_VGA_DEMO:inst4|player_move:player2_move"
Warning (10036): Verilog HDL or VHDL warning at player_move.sv(23): object "t" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 23
Warning (10230): Verilog HDL assignment warning at player_move.sv(45): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 45
Warning (10230): Verilog HDL assignment warning at player_move.sv(47): truncated value with size 32 to match size of target (11) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 47
Warning (10240): Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable "ObjectStartX", which holds its previous value in one or more paths through the always construct File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Warning (10240): Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable "ObjectStartY", which holds its previous value in one or more paths through the always construct File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartY[0]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[0]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[1]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[2]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[3]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[4]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[5]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[6]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[7]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[8]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[9]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (10041): Inferred latch for "ObjectStartX[10]" at player_move.sv(32) File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv Line: 32
Info (12128): Elaborating entity "double_ball_object" for hierarchy "TOP_VGA_DEMO:inst4|double_ball_object:inst11"
Warning (10036): Verilog HDL or VHDL warning at double_ball_object.sv(43): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv Line: 43
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "game_controller" for hierarchy "TOP_VGA_DEMO:inst4|game_controller:inst1"
Warning (10036): Verilog HDL or VHDL warning at game_controller.sv(23): object "x_frame" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/game_controller.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at game_controller.sv(24): object "y_frame" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/game_controller.sv Line: 24
Info (12128): Elaborating entity "random" for hierarchy "TOP_VGA_DEMO:inst4|random:random2"
Warning (10230): Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (8) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 27
Warning (10230): Verilog HDL assignment warning at random.sv(46): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 46
Warning (10230): Verilog HDL assignment warning at random.sv(49): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 49
Warning (10230): Verilog HDL assignment warning at random.sv(52): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 52
Warning (10230): Verilog HDL assignment warning at random.sv(55): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 55
Warning (10230): Verilog HDL assignment warning at random.sv(58): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 58
Warning (10230): Verilog HDL assignment warning at random.sv(61): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 61
Warning (10230): Verilog HDL assignment warning at random.sv(64): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 64
Warning (10230): Verilog HDL assignment warning at random.sv(65): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 65
Warning (10230): Verilog HDL assignment warning at random.sv(68): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 68
Warning (10230): Verilog HDL assignment warning at random.sv(69): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 69
Info (12128): Elaborating entity "gate_object" for hierarchy "TOP_VGA_DEMO:inst4|gate_object:gate1"
Warning (10036): Verilog HDL or VHDL warning at gate_object.sv(310): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/gate_object.sv Line: 310
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "gate_object" for hierarchy "TOP_VGA_DEMO:inst4|gate_object:gate2"
Warning (10036): Verilog HDL or VHDL warning at gate_object.sv(310): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/gate_object.sv Line: 310
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "time_counter" for hierarchy "TOP_VGA_DEMO:inst4|time_counter:inst16"
Warning (10230): Verilog HDL assignment warning at time_counter.sv(20): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/time_counter.sv Line: 20
Info (12128): Elaborating entity "down_counter" for hierarchy "TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc" File: C:/LAB_Hashmal/Lab1Demo/time_counter.sv Line: 15
Warning (10230): Verilog HDL assignment warning at down_counter.sv(37): truncated value with size 32 to match size of target (4) File: C:/LAB_Hashmal/Lab1Demo/down_counter.sv Line: 37
Warning (10230): Verilog HDL assignment warning at down_counter.sv(44): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/down_counter.sv Line: 44
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "TOP_VGA_DEMO:inst4|one_sec_counter:one_sec1"
Info (12128): Elaborating entity "goals_counter" for hierarchy "TOP_VGA_DEMO:inst4|goals_counter:inst20"
Warning (10230): Verilog HDL assignment warning at goals_counter.sv(57): truncated value with size 32 to match size of target (4) File: C:/LAB_Hashmal/Lab1Demo/goals_counter.sv Line: 57
Info (12128): Elaborating entity "goals_counter" for hierarchy "TOP_VGA_DEMO:inst4|goals_counter:inst19"
Warning (10230): Verilog HDL assignment warning at goals_counter.sv(40): truncated value with size 32 to match size of target (4) File: C:/LAB_Hashmal/Lab1Demo/goals_counter.sv Line: 40
Info (12128): Elaborating entity "random" for hierarchy "TOP_VGA_DEMO:inst4|random:random1"
Warning (10230): Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (8) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 27
Warning (10230): Verilog HDL assignment warning at random.sv(46): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 46
Warning (10230): Verilog HDL assignment warning at random.sv(49): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 49
Warning (10230): Verilog HDL assignment warning at random.sv(52): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 52
Warning (10230): Verilog HDL assignment warning at random.sv(55): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 55
Warning (10230): Verilog HDL assignment warning at random.sv(58): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 58
Warning (10230): Verilog HDL assignment warning at random.sv(61): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 61
Warning (10230): Verilog HDL assignment warning at random.sv(64): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 64
Warning (10230): Verilog HDL assignment warning at random.sv(65): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 65
Warning (10230): Verilog HDL assignment warning at random.sv(68): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 68
Warning (10230): Verilog HDL assignment warning at random.sv(69): truncated value with size 32 to match size of target (3) File: C:/LAB_Hashmal/Lab1Demo/random.sv Line: 69
Info (12128): Elaborating entity "goal_object" for hierarchy "TOP_VGA_DEMO:inst4|goal_object:inst5"
Warning (10036): Verilog HDL or VHDL warning at goal_object.sv(125): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/goal_object.sv Line: 125
Warning (10230): Verilog HDL assignment warning at goal_object.sv(140): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/goal_object.sv Line: 140
Warning (10230): Verilog HDL assignment warning at goal_object.sv(141): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/goal_object.sv Line: 141
Info (12128): Elaborating entity "game_over_object" for hierarchy "TOP_VGA_DEMO:inst4|game_over_object:inst31"
Warning (10036): Verilog HDL or VHDL warning at game_over_object.sv(144): object "mask_bit" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/game_over_object.sv Line: 144
Warning (10230): Verilog HDL assignment warning at game_over_object.sv(159): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/game_over_object.sv Line: 159
Warning (10230): Verilog HDL assignment warning at game_over_object.sv(160): truncated value with size 32 to match size of target (1) File: C:/LAB_Hashmal/Lab1Demo/game_over_object.sv Line: 160
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "TOP_VGA_DEMO:inst4|back_ground_draw:background_draw"
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(18): object "int_frame" assigned a value but never read File: C:/LAB_Hashmal/Lab1Demo/RTL/VGA/back_ground_draw.sv Line: 18
Info (12128): Elaborating entity "hexss" for hierarchy "TOP_VGA_DEMO:inst4|hexss:inst13"
Info (12128): Elaborating entity "TOP_KBD_DEMO" for hierarchy "TOP_KBD_DEMO:inst"
Info (12128): Elaborating entity "kbd_cmd_decoder" for hierarchy "TOP_KBD_DEMO:inst|kbd_cmd_decoder:inst2"
Info (12128): Elaborating entity "kbd_interface" for hierarchy "TOP_KBD_DEMO:inst|kbd_interface:inst"
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD_DEMO:inst|kbd_interface:inst|lpf:U1" File: C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv Line: 31
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD_DEMO:inst|kbd_interface:inst|bitrec:U2" File: C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv Line: 41
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD_DEMO:inst|kbd_interface:inst|byterec:U3" File: C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv Line: 52
Info (12128): Elaborating entity "TOP_MSS_DEMO" for hierarchy "TOP_MSS_DEMO:inst3"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "TOP_MSS_DEMO:inst3|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 4096 to match size of target (4080) File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "TOP_MSS_DEMO:inst3|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(29): truncated value with size 32 to match size of target (8) File: C:/LAB_Hashmal/Lab1Demo/RTL/MSS/addr_counter.sv Line: 29
Info (12128): Elaborating entity "prescaler" for hierarchy "TOP_MSS_DEMO:inst3|prescaler:inst3"
Info (12128): Elaborating entity "one_sec_counter_sound" for hierarchy "one_sec_counter_sound:inst1"
Warning (10230): Verilog HDL assignment warning at one_sec_counter_sound.sv(12): truncated value with size 32 to match size of target (26) File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 12
Info (12128): Elaborating entity "one_sec_counter_sound" for hierarchy "one_sec_counter_sound:inst6"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:freq_mux"
Info (12130): Elaborated megafunction instantiation "BUSMUX:freq_mux"
Info (12133): Instantiated megafunction "BUSMUX:freq_mux" with the following parameter:
    Info (12134): Parameter "WIDTH" = "10"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:freq_mux|lpm_mux:$00000" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:freq_mux|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:freq_mux" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9lc.tdf
    Info (12023): Found entity 1: mux_9lc File: C:/LAB_Hashmal/Lab1Demo/db/mux_9lc.tdf Line: 23
Info (12128): Elaborating entity "mux_9lc" for hierarchy "BUSMUX:freq_mux|lpm_mux:$00000|mux_9lc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb84.tdf
    Info (12023): Found entity 1: altsyncram_mb84 File: C:/LAB_Hashmal/Lab1Demo/db/altsyncram_mb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/LAB_Hashmal/Lab1Demo/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/LAB_Hashmal/Lab1Demo/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/LAB_Hashmal/Lab1Demo/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/LAB_Hashmal/Lab1Demo/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/LAB_Hashmal/Lab1Demo/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/LAB_Hashmal/Lab1Demo/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/LAB_Hashmal/Lab1Demo/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/LAB_Hashmal/Lab1Demo/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/LAB_Hashmal/Lab1Demo/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.12.22.18:59:35 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (12069): Ignored assignment(s) for "sound_flag[0]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[1]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[2]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[3]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[4]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[5]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[6]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[7]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[8]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[9]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[10]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[11]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[12]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[13]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[14]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[15]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[16]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[17]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[18]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[19]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[20]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[21]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[22]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[23]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[24]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[25]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[26]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[27]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[28]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[29]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[30]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12069): Ignored assignment(s) for "sound_flag[31]" because "sound_flag" is not a bus or array File: C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv Line: 8
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[1]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[1]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[1]~1" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[0]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[0]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[0]~5" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[9]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[9]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[8]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[8]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[7]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[7]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[6]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[6]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[5]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[5]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[4]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[4]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[3]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[3]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[2]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[2]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[1]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[1]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[1]~1" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[0]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[0]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[0]~5" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[9]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[9]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[8]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[8]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[7]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[7]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[6]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[6]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[5]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[5]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[4]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[4]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[3]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[3]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
    Warning (13310): Register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[2]" is converted into an equivalent circuit using register "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[2]~_emulated" and latch "TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]~9" File: C:/LAB_Hashmal/Lab1Demo/ball_move.sv Line: 51
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_I2C_SDAT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 101 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/LAB_Hashmal/Lab1Demo/output_files/Lab1Demo.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 37 of its 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections.
Info (35026): Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 270 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst3|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 6262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 6142 logic cells
    Info (21064): Implemented 37 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings
    Info: Peak virtual memory: 4976 megabytes
    Info: Processing ended: Sat Dec 22 19:00:27 2018
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/LAB_Hashmal/Lab1Demo/output_files/Lab1Demo.map.smsg.


