#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan 21 14:01:19 2024
# Process ID: 4424
# Current directory: C:/Users/UPM/Downloads/ascensor/ascensor.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/UPM/Downloads/ascensor/ascensor.runs/synth_1/top.vds
# Journal file: C:/Users/UPM/Downloads/ascensor/ascensor.runs/synth_1\vivado.jou
# Running On: upm00013, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 6, Host memory: 6402 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-3491] module 'fdivider' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fdivider.vhd:5' bound to instance 'prescaler1' of component 'fdivider' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fdivider' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fdivider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'fdivider' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fdivider.vhd:13]
INFO: [Synth 8-3491] module 'fdivider' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fdivider.vhd:5' bound to instance 'prescaler2' of component 'fdivider' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-3491] module 'Gestor_Entradas' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:4' bound to instance 'Inst_gestor_entradas' of component 'Gestor_Entradas' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Gestor_Entradas' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:12]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_SYNCHRNZR' of component 'SYNCHRNZR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:44]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/SYNCHRNZR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/SYNCHRNZR.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_EDGEDTCTR' of component 'EDGEDTCTR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:51]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/EDGEDTCTR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/EDGEDTCTR.vhd:12]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_SYNCHRNZR' of component 'SYNCHRNZR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:44]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_EDGEDTCTR' of component 'EDGEDTCTR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:51]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_SYNCHRNZR' of component 'SYNCHRNZR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:44]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_EDGEDTCTR' of component 'EDGEDTCTR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:51]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_SYNCHRNZR' of component 'SYNCHRNZR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:44]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_EDGEDTCTR' of component 'EDGEDTCTR' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:51]
INFO: [Synth 8-3491] module 'button_decoder' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/button_decoder.vhd:4' bound to instance 'Inst_button_decoder' of component 'button_decoder' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:59]
INFO: [Synth 8-638] synthesizing module 'button_decoder' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/button_decoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'button_decoder' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/button_decoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Gestor_Entradas' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/Gestor_Entradas.vhd:12]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:4' bound to instance 'Inst_fsm' of component 'fsm' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:15]
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/timer.vhd:5' bound to instance 'Inst_timer' of component 'timer' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:40]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/timer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/timer.vhd:15]
WARNING: [Synth 8-614] signal 'btn_memo' is read in the process but is not in the sensitivity list [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:60]
WARNING: [Synth 8-614] signal 'piso_actual' is read in the process but is not in the sensitivity list [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:60]
WARNING: [Synth 8-614] signal 'signal_out' is read in the process but is not in the sensitivity list [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'fsm' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:15]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/counter.vhd:5' bound to instance 'Inst_counter' of component 'counter' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/counter.vhd:14]
INFO: [Synth 8-3491] module 'visualizer' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/visualizer.vhd:4' bound to instance 'Inst_visualizer' of component 'visualizer' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'visualizer' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/visualizer.vhd:16]
INFO: [Synth 8-3491] module 'display_decoder' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display_decoder.vhd:4' bound to instance 'Inst_decoder' of component 'display_decoder' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/visualizer.vhd:42]
INFO: [Synth 8-638] synthesizing module 'display_decoder' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display_decoder.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display_decoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'display_decoder' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display_decoder.vhd:13]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display.vhd:5' bound to instance 'Inst_display' of component 'display' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/visualizer.vhd:50]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display.vhd:46]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'display' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/display.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'visualizer' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/visualizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/top.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.953 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1299.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1337.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                 standby |                           000010 |                              001
                 closing |                           000100 |                              010
                      up |                           001000 |                              011
                    down |                           010000 |                              100
                 opening |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'wait_value_reg' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'chip_enable_reg' [C:/Users/UPM/Downloads/ascensor/ascensor.srcs/sources_1/new/fsm.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Inst_fsm/wait_value_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg_reg[0] | 4      | 4     | NO           | YES                | YES               | 4      | 0       | 
+------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     5|
|4     |LUT2   |    60|
|5     |LUT3   |    18|
|6     |LUT4   |    14|
|7     |LUT5   |    19|
|8     |LUT6   |    31|
|9     |SRL16E |     4|
|10    |FDCE   |    69|
|11    |FDPE   |     6|
|12    |FDRE   |    82|
|13    |LD     |     4|
|14    |IBUF   |     6|
|15    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1337.480 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.480 ; gain = 37.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1337.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete, checksum: 8f674af
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1337.480 ; gain = 37.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/UPM/Downloads/ascensor/ascensor.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 14:02:11 2024...
