<stg><name>Self_attention_Pipeline_l_update_i4_l_j3</name>


<trans_list>

<trans id="252" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc49.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc49.i:0 %indvar_flatten10_load = load i8 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="indvar_flatten10_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc49.i:1 %icmp_ln139 = icmp_eq  i8 %indvar_flatten10_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc49.i:2 %add_ln139_1 = add i8 %indvar_flatten10_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc49.i:3 %br_ln139 = br i1 %icmp_ln139, void %for.inc52.i, void %_Z13Softmax_layerPA12_fPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc52.i:0 %j3_load = load i4 %j3

]]></Node>
<StgValue><ssdm name="j3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc52.i:1 %i4_load = load i4 %i4

]]></Node>
<StgValue><ssdm name="i4_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i:2 %add_ln139 = add i4 %i4_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i:5 %icmp_ln140 = icmp_eq  i4 %j3_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc52.i:6 %select_ln139 = select i1 %icmp_ln140, i4 0, i4 %j3_load

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc52.i:7 %select_ln139_1 = select i1 %icmp_ln140, i4 %add_ln139, i4 %i4_load

]]></Node>
<StgValue><ssdm name="select_ln139_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="4">
<![CDATA[
for.inc52.i:8 %trunc_ln139 = trunc i4 %select_ln139_1

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i:12 %p_cast21_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln139_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast21_mid2_v"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="4">
<![CDATA[
for.inc52.i:26 %trunc_ln140 = trunc i4 %select_ln139

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i:29 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln139, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc52.i:111 %switch_ln146 = switch i2 %trunc_ln139, void %arrayidx482.0.0.02.i13.case.3, i2 0, void %arrayidx482.0.0.02.i13.case.0, i2 1, void %arrayidx482.0.0.02.i13.case.1, i2 2, void %arrayidx482.0.0.02.i13.case.2

]]></Node>
<StgValue><ssdm name="switch_ln146"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx482.0.0.02.i13.exit:0 %add_ln140 = add i4 %select_ln139, i4 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:1 %store_ln140 = store i8 %add_ln139_1, i8 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:2 %store_ln140 = store i4 %select_ln139_1, i4 %i4

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:3 %store_ln140 = store i4 %add_ln140, i4 %j3

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:4 %br_ln140 = br void %for.inc49.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
for.inc52.i:9 %zext_ln139 = zext i4 %select_ln139_1

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:10 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:11 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="2">
<![CDATA[
for.inc52.i:13 %zext_ln142 = zext i2 %p_cast21_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc52.i:14 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast21_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="4">
<![CDATA[
for.inc52.i:15 %zext_ln142_1 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i:16 %sub_ln142 = sub i4 %tmp_s, i4 %zext_ln142

]]></Node>
<StgValue><ssdm name="sub_ln142"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc52.i:17 %tmp_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast21_mid2_v, i4 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc52.i:18 %sub_ln146 = sub i6 %tmp_19, i6 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="sub_ln146"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="4">
<![CDATA[
for.inc52.i:19 %zext_ln146 = zext i4 %select_ln139

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc52.i:20 %add_ln146 = add i6 %sub_ln146, i6 %zext_ln146

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="2">
<![CDATA[
for.inc52.i:30 %zext_ln142_2 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i:31 %add_ln142 = add i4 %sub_ln142, i4 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
for.inc52.i:32 %zext_ln142_3 = zext i4 %add_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:33 %v100_addr = getelementptr i32 %v100, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:34 %v100_1_addr = getelementptr i32 %v100_1, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:35 %v100_2_addr = getelementptr i32 %v100_2, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_2_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:36 %v100_3_addr = getelementptr i32 %v100_3, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_3_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:37 %v100_4_addr = getelementptr i32 %v100_4, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_4_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:38 %v100_5_addr = getelementptr i32 %v100_5, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_5_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:39 %v100_6_addr = getelementptr i32 %v100_6, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_6_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:40 %v100_7_addr = getelementptr i32 %v100_7, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_7_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:41 %v100_8_addr = getelementptr i32 %v100_8, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_8_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:42 %v100_9_addr = getelementptr i32 %v100_9, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_9_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:43 %v100_10_addr = getelementptr i32 %v100_10, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_10_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:44 %v100_11_addr = getelementptr i32 %v100_11, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_11_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:45 %v100_12_addr = getelementptr i32 %v100_12, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_12_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:46 %v100_13_addr = getelementptr i32 %v100_13, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_13_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:47 %v100_14_addr = getelementptr i32 %v100_14, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_14_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:48 %v100_15_addr = getelementptr i32 %v100_15, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="v100_15_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:49 %v100_load = load i4 %v100_addr

]]></Node>
<StgValue><ssdm name="v100_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:50 %v100_1_load = load i4 %v100_1_addr

]]></Node>
<StgValue><ssdm name="v100_1_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:51 %v100_2_load = load i4 %v100_2_addr

]]></Node>
<StgValue><ssdm name="v100_2_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:52 %v100_3_load = load i4 %v100_3_addr

]]></Node>
<StgValue><ssdm name="v100_3_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:54 %v100_4_load = load i4 %v100_4_addr

]]></Node>
<StgValue><ssdm name="v100_4_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:55 %v100_5_load = load i4 %v100_5_addr

]]></Node>
<StgValue><ssdm name="v100_5_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:56 %v100_6_load = load i4 %v100_6_addr

]]></Node>
<StgValue><ssdm name="v100_6_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:57 %v100_7_load = load i4 %v100_7_addr

]]></Node>
<StgValue><ssdm name="v100_7_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:59 %v100_8_load = load i4 %v100_8_addr

]]></Node>
<StgValue><ssdm name="v100_8_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:60 %v100_9_load = load i4 %v100_9_addr

]]></Node>
<StgValue><ssdm name="v100_9_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:61 %v100_10_load = load i4 %v100_10_addr

]]></Node>
<StgValue><ssdm name="v100_10_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:62 %v100_11_load = load i4 %v100_11_addr

]]></Node>
<StgValue><ssdm name="v100_11_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:64 %v100_12_load = load i4 %v100_12_addr

]]></Node>
<StgValue><ssdm name="v100_12_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:65 %v100_13_load = load i4 %v100_13_addr

]]></Node>
<StgValue><ssdm name="v100_13_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:66 %v100_14_load = load i4 %v100_14_addr

]]></Node>
<StgValue><ssdm name="v100_14_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:67 %v100_15_load = load i4 %v100_15_addr

]]></Node>
<StgValue><ssdm name="v100_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:11 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:49 %v100_load = load i4 %v100_addr

]]></Node>
<StgValue><ssdm name="v100_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:50 %v100_1_load = load i4 %v100_1_addr

]]></Node>
<StgValue><ssdm name="v100_1_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:51 %v100_2_load = load i4 %v100_2_addr

]]></Node>
<StgValue><ssdm name="v100_2_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:52 %v100_3_load = load i4 %v100_3_addr

]]></Node>
<StgValue><ssdm name="v100_3_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc52.i:53 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v100_load, i32 %v100_1_load, i32 %v100_2_load, i32 %v100_3_load, i2 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:54 %v100_4_load = load i4 %v100_4_addr

]]></Node>
<StgValue><ssdm name="v100_4_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:55 %v100_5_load = load i4 %v100_5_addr

]]></Node>
<StgValue><ssdm name="v100_5_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:56 %v100_6_load = load i4 %v100_6_addr

]]></Node>
<StgValue><ssdm name="v100_6_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:57 %v100_7_load = load i4 %v100_7_addr

]]></Node>
<StgValue><ssdm name="v100_7_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc52.i:58 %tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v100_4_load, i32 %v100_5_load, i32 %v100_6_load, i32 %v100_7_load, i2 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:59 %v100_8_load = load i4 %v100_8_addr

]]></Node>
<StgValue><ssdm name="v100_8_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:60 %v100_9_load = load i4 %v100_9_addr

]]></Node>
<StgValue><ssdm name="v100_9_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:61 %v100_10_load = load i4 %v100_10_addr

]]></Node>
<StgValue><ssdm name="v100_10_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:62 %v100_11_load = load i4 %v100_11_addr

]]></Node>
<StgValue><ssdm name="v100_11_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc52.i:63 %tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v100_8_load, i32 %v100_9_load, i32 %v100_10_load, i32 %v100_11_load, i2 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:64 %v100_12_load = load i4 %v100_12_addr

]]></Node>
<StgValue><ssdm name="v100_12_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:65 %v100_13_load = load i4 %v100_13_addr

]]></Node>
<StgValue><ssdm name="v100_13_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:66 %v100_14_load = load i4 %v100_14_addr

]]></Node>
<StgValue><ssdm name="v100_14_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:67 %v100_15_load = load i4 %v100_15_addr

]]></Node>
<StgValue><ssdm name="v100_15_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc52.i:68 %tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v100_12_load, i32 %v100_13_load, i32 %v100_14_load, i32 %v100_15_load, i2 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc52.i:69 %v62 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %tmp_23, i2 %trunc_ln139

]]></Node>
<StgValue><ssdm name="v62"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="123" st_id="4" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="124" st_id="5" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="125" st_id="6" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="126" st_id="7" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="127" st_id="8" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="128" st_id="9" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="129" st_id="10" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="130" st_id="11" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="131" st_id="12" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="132" st_id="13" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="133" st_id="14" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="134" st_id="15" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="135" st_id="16" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="136" st_id="17" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="137" st_id="18" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="138" st_id="19" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:70 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="139" st_id="20" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
for.inc52.i:71 %d = fpext i32 %v64

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="140" st_id="21" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
for.inc52.i:71 %d = fpext i32 %v64

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64">
<![CDATA[
for.inc52.i:72 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="63" op_0_bw="64">
<![CDATA[
for.inc52.i:73 %trunc_ln590 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc52.i:74 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i:75 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="52" op_0_bw="64">
<![CDATA[
for.inc52.i:77 %trunc_ln600 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc52.i:82 %icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="147" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="11">
<![CDATA[
for.inc52.i:76 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc52.i:78 %p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="54" op_0_bw="53">
<![CDATA[
for.inc52.i:79 %zext_ln604 = zext i53 %p_Result_33

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc52.i:80 %man_V_1 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc52.i:81 %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:83 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:84 %icmp_ln616 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:85 %add_ln616 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:86 %sub_ln616 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc52.i:87 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:89 %icmp_ln617 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="54">
<![CDATA[
for.inc52.i:90 %trunc_ln618 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln618"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:106 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:107 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:108 %and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln616"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
for.inc52.i:88 %sext_ln616 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln616"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:91 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:99 %icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="32">
<![CDATA[
for.inc52.i:100 %sext_ln616cast = trunc i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="sext_ln616cast"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc52.i:101 %shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast

]]></Node>
<StgValue><ssdm name="shl_ln639"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:102 %select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:103 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:104 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:105 %select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638

]]></Node>
<StgValue><ssdm name="select_ln617"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="54" op_0_bw="32">
<![CDATA[
for.inc52.i:92 %zext_ln621 = zext i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc52.i:93 %ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="ashr_ln621"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="54">
<![CDATA[
for.inc52.i:94 %trunc_ln621 = trunc i54 %ashr_ln621

]]></Node>
<StgValue><ssdm name="trunc_ln621"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
for.inc52.i:95 %bitcast_ln768 = bitcast i32 %v64

]]></Node>
<StgValue><ssdm name="bitcast_ln768"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.i:96 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:97 %select_ln623 = select i1 %tmp, i24 16777215, i24 0

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:98 %select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623

]]></Node>
<StgValue><ssdm name="select_ln620"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:109 %select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617

]]></Node>
<StgValue><ssdm name="select_ln616"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:110 %v65_V = select i1 %icmp_ln606, i24 0, i24 %select_ln616

]]></Node>
<StgValue><ssdm name="v65_V"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
_Z13Softmax_layerPA12_fPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
for.inc52.i:21 %zext_ln146_1 = zext i6 %add_ln146

]]></Node>
<StgValue><ssdm name="zext_ln146_1"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:22 %v101_V_addr = getelementptr i24 %v101_V, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="v101_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:23 %v101_V_1_addr = getelementptr i24 %v101_V_1, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="v101_V_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:24 %v101_V_2_addr = getelementptr i24 %v101_V_2, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="v101_V_2_addr"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:25 %v101_V_3_addr = getelementptr i24 %v101_V_3, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="v101_V_3_addr"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.i:27 %specpipeline_ln141 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31

]]></Node>
<StgValue><ssdm name="specpipeline_ln141"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.i:28 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayidx482.0.0.02.i13.case.2:0 %store_ln146 = store i24 %v65_V, i6 %v101_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.case.2:1 %br_ln146 = br void %arrayidx482.0.0.02.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayidx482.0.0.02.i13.case.1:0 %store_ln146 = store i24 %v65_V, i6 %v101_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.case.1:1 %br_ln146 = br void %arrayidx482.0.0.02.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayidx482.0.0.02.i13.case.0:0 %store_ln146 = store i24 %v65_V, i6 %v101_V_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.case.0:1 %br_ln146 = br void %arrayidx482.0.0.02.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayidx482.0.0.02.i13.case.3:0 %store_ln146 = store i24 %v65_V, i6 %v101_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.case.3:1 %br_ln146 = br void %arrayidx482.0.0.02.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
