{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730986941602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730986941603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 10:42:21 2024 " "Processing started: Thu Nov  7 10:42:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730986941603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730986941603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730986941603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730986941770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "REGISTER8bit.bdf " "Can't analyze file -- file REGISTER8bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1730986941823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BANK_REG.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BANK_REG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MDR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TOS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OPC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H.bdf 1 1 " "Found 1 design units, including 1 entities, in source file H.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986941828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986941828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986942042 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986942042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986942042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_TEST.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM_TEST.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986942042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986942042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986942043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986942043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730986942043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730986942043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730986942080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER SHIFTER:inst2 " "Elaborating entity \"SHIFTER\" for hierarchy \"SHIFTER:inst2\"" {  } { { "data_path.bdf" "inst2" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 144 888 1104 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 SHIFTER:inst2\|decoder2to4:inst13 " "Elaborating entity \"decoder2to4\" for hierarchy \"SHIFTER:inst2\|decoder2to4:inst13\"" {  } { { "SHIFTER.bdf" "inst13" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/SHIFTER.bdf" { { 248 704 800 376 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"ULA_32bit:inst\"" {  } { { "data_path.bdf" "inst" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 184 592 792 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986942093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986942096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG BANK_REG:inst1 " "Elaborating entity \"BANK_REG\" for hierarchy \"BANK_REG:inst1\"" {  } { { "data_path.bdf" "inst1" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 112 144 376 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR BANK_REG:inst1\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"BANK_REG:inst1\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER4bit BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|REGISTER4bit:inst3 " "Elaborating entity \"REGISTER4bit\" for hierarchy \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|REGISTER4bit:inst3\"" {  } { { "REGISTER32bit.bdf" "inst3" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 560 328 512 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR BANK_REG:inst1\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"BANK_REG:inst1\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942162 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1730986942163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR BANK_REG:inst1\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"BANK_REG:inst1\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 24 328 576 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H BANK_REG:inst1\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"BANK_REG:inst1\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC BANK_REG:inst1\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"BANK_REG:inst1\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP BANK_REG:inst1\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"BANK_REG:inst1\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV BANK_REG:inst1\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"BANK_REG:inst1\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP BANK_REG:inst1\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"BANK_REG:inst1\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS BANK_REG:inst1\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"BANK_REG:inst1\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC BANK_REG:inst1\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"BANK_REG:inst1\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730986942203 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] MAR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"MAR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] MAR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"MAR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] MAR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"MAR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] MAR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"MAR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] MAR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"MAR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] MAR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"MAR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] MAR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"MAR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] MAR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"MAR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] MAR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"MAR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] MAR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"MAR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] MAR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"MAR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] MAR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"MAR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] MAR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"MAR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] MAR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"MAR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] MAR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"MAR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] MAR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"MAR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] MAR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"MAR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] MAR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"MAR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] MAR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"MAR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] MAR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"MAR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] MAR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"MAR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] MAR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"MAR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] MAR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"MAR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] MAR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"MAR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] MAR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"MAR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] MAR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"MAR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] MAR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"MAR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] MAR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"MAR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] MAR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"MAR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] MAR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"MAR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] MAR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"MAR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] MAR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"MAR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] MDR_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"MDR_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] MDR_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"MDR_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] MDR_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"MDR_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] MDR_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"MDR_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] MDR_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"MDR_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] MDR_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"MDR_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] MDR_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"MDR_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] MDR_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"MDR_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] MDR_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"MDR_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] MDR_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"MDR_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] MDR_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"MDR_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] MDR_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"MDR_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] MDR_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"MDR_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] MDR_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"MDR_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] MDR_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"MDR_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] MDR_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"MDR_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] MDR_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"MDR_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] MDR_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"MDR_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] MDR_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"MDR_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] MDR_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"MDR_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] MDR_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"MDR_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] MDR_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"MDR_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] MDR_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"MDR_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] MDR_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"MDR_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] MDR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"MDR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] MDR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"MDR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] MDR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"MDR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] MDR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"MDR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] MDR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"MDR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] MDR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"MDR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] MDR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"MDR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] MDR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"MDR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 96 408 456 128 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] A_BUS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"A_BUS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] A_BUS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"A_BUS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] A_BUS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"A_BUS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] A_BUS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"A_BUS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] A_BUS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"A_BUS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] A_BUS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"A_BUS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] A_BUS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"A_BUS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] A_BUS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"A_BUS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] A_BUS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"A_BUS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] A_BUS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"A_BUS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] A_BUS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"A_BUS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] A_BUS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"A_BUS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] A_BUS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"A_BUS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] A_BUS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"A_BUS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] A_BUS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"A_BUS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] A_BUS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"A_BUS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] A_BUS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"A_BUS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] A_BUS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"A_BUS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] A_BUS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"A_BUS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] A_BUS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"A_BUS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] A_BUS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"A_BUS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] A_BUS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"A_BUS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] A_BUS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"A_BUS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] A_BUS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"A_BUS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] A_BUS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"A_BUS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] A_BUS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"A_BUS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] A_BUS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"A_BUS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] A_BUS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"A_BUS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] A_BUS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"A_BUS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] A_BUS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"A_BUS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] A_BUS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"A_BUS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] A_BUS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"A_BUS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1730986942762 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1730986942762 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[0\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[1\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[2\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[3\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[4\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[5\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[6\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[7\] ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\] ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\] ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\] ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\]\" to the node \"ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER32bit.bdf" { { 24 408 456 56 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1730986942770 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1730986942770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER4bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "REGISTER4bit.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730986942778 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730986942778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730986943369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "data_path.bdf" "" { Schematic "/home/joao/Desktop/Faculdade/AOC/Primeiro_projeto/data_path.bdf" { { 152 -80 88 168 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730986943447 "|data_path|MIR[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730986943447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1041 " "Implemented 1041 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730986943447 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730986943447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "761 " "Implemented 761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730986943447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730986943447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730986943459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 10:42:23 2024 " "Processing ended: Thu Nov  7 10:42:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730986943459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730986943459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730986943459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730986943459 ""}
