<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/simple/noncaching.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5b88adb71f510b14c9b9798eb184f4c2.html">simple</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">noncaching.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="noncaching_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012, 2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="noncaching_8hh.html">cpu/simple/noncaching.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classNonCachingSimpleCPU.html#abe80e38eebe6ad327c845354ecd61539">   42</a></span>&#160;<a class="code" href="classNonCachingSimpleCPU.html#abe80e38eebe6ad327c845354ecd61539">NonCachingSimpleCPU::NonCachingSimpleCPU</a>(NonCachingSimpleCPUParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    : <a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a>(p)</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classNonCachingSimpleCPU.html#af3ca59d0b44ed76cc6f987147e60bd69">   48</a></span>&#160;<a class="code" href="classNonCachingSimpleCPU.html#af3ca59d0b44ed76cc6f987147e60bd69">NonCachingSimpleCPU::verifyMemoryMode</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">if</span> (!(<a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#af0c95c5586b9b8d2bc551124cd03ebd2">isAtomicMode</a>() &amp;&amp; <a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>())) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;The direct CPU requires the memory system to be in the &quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;              <span class="stringliteral">&quot;&#39;atomic_noncaching&#39; mode.\n&quot;</span>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classNonCachingSimpleCPU.html#a76b6b65dbbd30ebae9f219cb896a578f">   57</a></span>&#160;<a class="code" href="classNonCachingSimpleCPU.html#a76b6b65dbbd30ebae9f219cb896a578f">NonCachingSimpleCPU::sendPacket</a>(<a class="code" href="classMasterPort.html">MasterPort</a> &amp;port, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> &amp;pkt)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#a0fd97e53a9721792e0026805bf0fa0f9">isMemAddr</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>())) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#a1bcb5c7e0e5029f9c80bb747a0257d8a">getPhysMem</a>().<a class="code" href="classPhysicalMemory.html#a37b3796dfbc3dfd693675e79052b2deb">access</a>(pkt);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">return</span> port.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a>(pkt);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="classNonCachingSimpleCPU.html">NonCachingSimpleCPU</a> *</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;NonCachingSimpleCPUParams::create()</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> = 1;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; workload.size() != 1)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;only one workload allowed&quot;</span>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classNonCachingSimpleCPU.html#abe80e38eebe6ad327c845354ecd61539">NonCachingSimpleCPU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="classNonCachingSimpleCPU_html_abe80e38eebe6ad327c845354ecd61539"><div class="ttname"><a href="classNonCachingSimpleCPU.html#abe80e38eebe6ad327c845354ecd61539">NonCachingSimpleCPU::NonCachingSimpleCPU</a></div><div class="ttdeci">NonCachingSimpleCPU(NonCachingSimpleCPUParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="noncaching_8cc_source.html#l00042">noncaching.cc:42</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classNonCachingSimpleCPU_html_a76b6b65dbbd30ebae9f219cb896a578f"><div class="ttname"><a href="classNonCachingSimpleCPU.html#a76b6b65dbbd30ebae9f219cb896a578f">NonCachingSimpleCPU::sendPacket</a></div><div class="ttdeci">Tick sendPacket(MasterPort &amp;port, const PacketPtr &amp;pkt) override</div><div class="ttdef"><b>Definition:</b> <a href="noncaching_8cc_source.html#l00057">noncaching.cc:57</a></div></div>
<div class="ttc" id="classBaseCPU_html_a7c1d0eec4075862b04e96cad7a82799d"><div class="ttname"><a href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU::numThreads</a></div><div class="ttdeci">ThreadID numThreads</div><div class="ttdoc">Number of threads we&amp;#39;re actually simulating (&lt;= SMT_MAX_THREADS). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00378">base.hh:378</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classBaseCPU_html_aec7be52311ec347359ea6bffc40db74a"><div class="ttname"><a href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">BaseCPU::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00386">base.hh:386</a></div></div>
<div class="ttc" id="classNonCachingSimpleCPU_html"><div class="ttname"><a href="classNonCachingSimpleCPU.html">NonCachingSimpleCPU</a></div><div class="ttdoc">The NonCachingSimpleCPU is an AtomicSimpleCPU using the &amp;#39;atomic_noncaching&amp;#39; memory mode instead of ju...</div><div class="ttdef"><b>Definition:</b> <a href="noncaching_8hh_source.html#l00050">noncaching.hh:50</a></div></div>
<div class="ttc" id="classSystem_html_af0c95c5586b9b8d2bc551124cd03ebd2"><div class="ttname"><a href="classSystem.html#af0c95c5586b9b8d2bc551124cd03ebd2">System::isAtomicMode</a></div><div class="ttdeci">bool isAtomicMode() const</div><div class="ttdoc">Is the system in atomic mode? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00139">system.hh:139</a></div></div>
<div class="ttc" id="classNonCachingSimpleCPU_html_af3ca59d0b44ed76cc6f987147e60bd69"><div class="ttname"><a href="classNonCachingSimpleCPU.html#af3ca59d0b44ed76cc6f987147e60bd69">NonCachingSimpleCPU::verifyMemoryMode</a></div><div class="ttdeci">void verifyMemoryMode() const override</div><div class="ttdoc">Verify that the system is in a memory mode supported by the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="noncaching_8cc_source.html#l00048">noncaching.cc:48</a></div></div>
<div class="ttc" id="classSystem_html_a0fd97e53a9721792e0026805bf0fa0f9"><div class="ttname"><a href="classSystem.html#a0fd97e53a9721792e0026805bf0fa0f9">System::isMemAddr</a></div><div class="ttdeci">bool isMemAddr(Addr addr) const</div><div class="ttdoc">Check if a physical address is within a range of a memory that is part of the global address map...</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00436">system.cc:436</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="classPhysicalMemory_html_a37b3796dfbc3dfd693675e79052b2deb"><div class="ttname"><a href="classPhysicalMemory.html#a37b3796dfbc3dfd693675e79052b2deb">PhysicalMemory::access</a></div><div class="ttdeci">void access(PacketPtr pkt)</div><div class="ttdoc">Perform an untimed memory access and update all the state (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="physical_8cc_source.html#l00278">physical.cc:278</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html"><div class="ttname"><a href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00052">atomic.hh:52</a></div></div>
<div class="ttc" id="classSystem_html_abc658a627235f9f0fee0a19fd34e43ab"><div class="ttname"><a href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">System::bypassCaches</a></div><div class="ttdeci">bool bypassCaches() const</div><div class="ttdoc">Should caches be bypassed? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00160">system.hh:160</a></div></div>
<div class="ttc" id="classSystem_html_a1bcb5c7e0e5029f9c80bb747a0257d8a"><div class="ttname"><a href="classSystem.html#a1bcb5c7e0e5029f9c80bb747a0257d8a">System::getPhysMem</a></div><div class="ttdeci">PhysicalMemory &amp; getPhysMem()</div><div class="ttdoc">Get a pointer to access the physical memory of the system. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00264">system.hh:264</a></div></div>
<div class="ttc" id="noncaching_8hh_html"><div class="ttname"><a href="noncaching_8hh.html">noncaching.hh</a></div></div>
<div class="ttc" id="classMasterPort_html_a444096e9902c823aa36ce5b3fa847fe5"><div class="ttname"><a href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">MasterPort::sendAtomic</a></div><div class="ttdeci">Tick sendAtomic(PacketPtr pkt)</div><div class="ttdoc">Send an atomic request packet, where the data is moved and the state is updated in zero time...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00427">port.hh:427</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
