--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/cern.ch/project/parc/elec/xilinx/xilinx133/ISE_DS/ISE/bin/lin64/unwrapped/trce
-v 32 -u par_tdc.ncd syn_tdc.pcf -o timing_report

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report, limited to 32 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_1039_1 = MAXDELAY FROM TIMEGRP 
   "from_1039_1" TO TIMEGRP "to_1039_0" 20 ns; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_buf_P_clk = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: gnum_interface_block.un1_cmp_clk_in
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 3.148ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 47.630ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 317.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: gnum_interface_block.un1_cmp_clk_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_buf_pll_fb_clk = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_buf_pll_fb_clk" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Logical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gnum_interface_block.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rx_error_o_c/CLK0
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.rx_error_o/CK0
  Location pin: OLOGIC_X27Y92.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: l2p_edb_o_c/CLK0
  Logical resource: gnum_interface_block.l2p_edb_o/CK0
  Location pin: OLOGIC_X27Y45.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l2p_rdy_t/SR
  Logical resource: gnum_interface_block.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Logical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(9)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(9)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]/SR
  Location pin: SLICE_X40Y70.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(9)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(9)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]/SR
  Location pin: SLICE_X40Y70.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;

 1584 paths analyzed, 142 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.789ns.
--------------------------------------------------------------------------------
Slack:                  41.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_reset (FF)
  Destination:          clks_rsts_mgment.pll_sclk_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.366ns (0.992 - 0.626)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_reset to clks_rsts_mgment.pll_sclk_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y77.AQ       Tcko                  0.447   gnum_reset
                                                       gnum_reset
    OLOGIC_X19Y0.SR      net (fanout=29)       7.978   gnum_reset
    OLOGIC_X19Y0.CLK0    Tosrck                0.695   clks_rsts_mgment.pll_sclk_oreg
                                                       clks_rsts_mgment.pll_sclk_oreg
    -------------------------------------------------  ---------------------------
    Total                                      9.120ns (1.142ns logic, 7.978ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  42.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.pll_sclk (FF)
  Destination:          clks_rsts_mgment.pll_sclk_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.992ns (Levels of Logic = 1)
  Clock Path Skew:      0.376ns (0.992 - 0.616)
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_sclk to clks_rsts_mgment.pll_sclk_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.DQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.pll_sclk
    SLICE_X16Y71.D6      net (fanout=21)       0.143   pll_sclk_o_c
    SLICE_X16Y71.D       Tilo                  0.205   pll_sclk_o_c
                                                       clks_rsts_mgment.pll_sclk_RNIPG27
    OLOGIC_X19Y0.D1      net (fanout=2)        6.433   pll_sclk_o_c_i
    OLOGIC_X19Y0.CLK0    Todck                 0.803   clks_rsts_mgment.pll_sclk_oreg
                                                       clks_rsts_mgment.pll_sclk_oreg
    -------------------------------------------------  ---------------------------
    Total                                      7.992ns (1.416ns logic, 6.576ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  42.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D3      net (fanout=1)        0.882   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (4.325ns logic, 2.827ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  42.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D3      net (fanout=1)        0.882   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (4.290ns logic, 2.827ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  42.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D3      net (fanout=1)        0.882   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE1  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (4.269ns logic, 2.800ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  42.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D3      net (fanout=1)        0.882   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE0  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (4.269ns logic, 2.800ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  42.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.049ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B3      net (fanout=1)        0.865   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.049ns (4.325ns logic, 2.724ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  42.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P21      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.C4      net (fanout=1)        0.861   clks_rsts_mgment.un1_general_poreset(21)
    SLICE_X49Y41.C       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B4      net (fanout=1)        0.327   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (4.325ns logic, 2.695ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  42.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B3      net (fanout=1)        0.865   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (4.290ns logic, 2.724ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  42.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P21      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.C4      net (fanout=1)        0.861   clks_rsts_mgment.un1_general_poreset(21)
    SLICE_X49Y41.C       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B4      net (fanout=1)        0.327   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (4.290ns logic, 2.695ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  42.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.A3      net (fanout=1)        0.857   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X49Y42.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B6      net (fanout=1)        0.279   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (4.325ns logic, 2.643ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack:                  42.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B3      net (fanout=1)        0.865   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE0  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (4.269ns logic, 2.697ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  42.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B3      net (fanout=1)        0.865   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE1  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (4.269ns logic, 2.697ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  43.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P21      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.C4      net (fanout=1)        0.861   clks_rsts_mgment.un1_general_poreset(21)
    SLICE_X49Y41.C       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B4      net (fanout=1)        0.327   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE0  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.937ns (4.269ns logic, 2.668ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  43.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P21      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.C4      net (fanout=1)        0.861   clks_rsts_mgment.un1_general_poreset(21)
    SLICE_X49Y41.C       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B4      net (fanout=1)        0.327   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE1  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.937ns (4.269ns logic, 2.668ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  43.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.933ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.A3      net (fanout=1)        0.857   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X49Y42.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B6      net (fanout=1)        0.279   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (4.290ns logic, 2.643ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  43.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.A3      net (fanout=1)        0.857   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X49Y42.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B6      net (fanout=1)        0.279   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE1  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (4.269ns logic, 2.616ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  43.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.A3      net (fanout=1)        0.857   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X49Y42.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B6      net (fanout=1)        0.279   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE0  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (4.269ns logic, 2.616ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  43.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D6      net (fanout=1)        0.541   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (4.325ns logic, 2.486ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  43.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P27      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B5      net (fanout=1)        0.614   clks_rsts_mgment.un1_general_poreset(27)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (4.325ns logic, 2.473ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  43.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.776ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D6      net (fanout=1)        0.541   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (4.290ns logic, 2.486ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  43.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P27      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B5      net (fanout=1)        0.614   clks_rsts_mgment.un1_general_poreset(27)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (4.290ns logic, 2.473ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack:                  43.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P8       Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y40.A2      net (fanout=1)        1.262   clks_rsts_mgment.un1_general_poreset(8)
    SLICE_X49Y40.A       Tilo                  0.259   m23_s_1_7_0_1
                                                       m23_s_1_7_3
    SLICE_X49Y40.D3      net (fanout=2)        0.322   m23_s_1_7_3
    SLICE_X49Y40.DMUX    Tilo                  0.313   m23_s_1_7_0_1
                                                       m23_s_1_7_0_1_lut6_2_o5
    SLICE_X49Y40.C4      net (fanout=3)        0.313   m10_s_1_7
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (4.120ns logic, 2.612ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  43.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D6      net (fanout=1)        0.541   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE0  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (4.269ns logic, 2.459ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  43.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.D6      net (fanout=1)        0.541   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X49Y41.D       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B2      net (fanout=1)        0.438   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE1  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (4.269ns logic, 2.459ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  43.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P24      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.A5      net (fanout=1)        0.610   clks_rsts_mgment.un1_general_poreset(24)
    SLICE_X49Y42.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B6      net (fanout=1)        0.279   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (4.325ns logic, 2.396ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  43.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.715ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P27      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B5      net (fanout=1)        0.614   clks_rsts_mgment.un1_general_poreset(27)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE0  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (4.269ns logic, 2.446ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  43.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.715ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P27      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.B5      net (fanout=1)        0.614   clks_rsts_mgment.un1_general_poreset(27)
    SLICE_X49Y42.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B5      net (fanout=1)        0.352   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X48Y40.B2      net (fanout=3)        0.624   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X48Y40.B       Tilo                  0.203   m10_s_1_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X1Y10.OPMODE1  net (fanout=2)        0.663   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (4.269ns logic, 2.446ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  43.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P20      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.C6      net (fanout=1)        0.541   clks_rsts_mgment.un1_general_poreset(20)
    SLICE_X49Y41.C       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B4      net (fanout=1)        0.327   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE3  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (4.325ns logic, 2.375ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack:                  43.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P8       Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y40.A2      net (fanout=1)        1.262   clks_rsts_mgment.un1_general_poreset(8)
    SLICE_X49Y40.A       Tilo                  0.259   m23_s_1_7_0_1
                                                       m23_s_1_7_3
    SLICE_X49Y40.D3      net (fanout=2)        0.322   m23_s_1_7_3
    SLICE_X49Y40.DMUX    Tilo                  0.313   m23_s_1_7_0_1
                                                       m23_s_1_7_0_1_lut6_2_o5
    SLICE_X49Y40.C4      net (fanout=3)        0.313   m10_s_1_7
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (4.085ns logic, 2.612ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  43.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P24      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y42.A5      net (fanout=1)        0.610   clks_rsts_mgment.un1_general_poreset(24)
    SLICE_X49Y42.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B6      net (fanout=1)        0.279   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (4.290ns logic, 2.396ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  43.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.665ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y10.P20      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X49Y41.C6      net (fanout=1)        0.541   clks_rsts_mgment.un1_general_poreset(20)
    SLICE_X49Y41.C       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B4      net (fanout=1)        0.327   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X49Y41.B       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A5      net (fanout=2)        0.193   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X49Y41.A       Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X49Y40.C2      net (fanout=3)        0.599   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X49Y40.C       Tilo                  0.259   m23_s_1_7_0_1
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X1Y10.OPMODE5  net (fanout=2)        0.715   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X1Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.665ns (4.290ns logic, 2.375ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 45.857ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 4.143ns (241.371MHz) (Tdspper_AREG_PREG)
  Physical resource: spec_led_blink_counter.value[31:0]/CLK
  Logical resource: spec_led_blink_counter.value[31:0]/CLK
  Location pin: DSP48_X0Y27.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 46.876ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: clks_rsts_mgment.un7_word_being_sent_0_0/CLKAWRCLK
  Logical resource: clks_rsts_mgment.un7_word_being_sent_0_0/CLKAWRCLK
  Location pin: RAMB8_X0Y40.CLKAWRCLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: spec_led_period_counter.value[31:0]/CLK
  Logical resource: spec_led_period_counter.value[31:0]/CLK
  Location pin: DSP48_X0Y19.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: clks_rsts_mgment.general_poreset.value[31:0]/CLK
  Logical resource: clks_rsts_mgment.general_poreset.value[31:0]/CLK
  Location pin: DSP48_X1Y10.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clks_rsts_mgment.spec_clk_gbuf/I0
  Logical resource: clks_rsts_mgment.spec_clk_gbuf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clks_rsts_mgment.spec_clk_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: clks_rsts_mgment.pll_sclk_oreg/CLK0
  Logical resource: clks_rsts_mgment.pll_sclk_oreg/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: spec_aux2_o_c/CLK0
  Logical resource: spec_aux3_o_1/CK0
  Location pin: OLOGIC_X27Y85.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: spec_aux0_i_c/CLK0
  Logical resource: spec_aux3_o_1_oreg/CLK0
  Location pin: ILOGIC_X27Y90.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(1)/CLK
  Logical resource: clks_rsts_mgment.byte_index[4]/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(1)/CLK
  Logical resource: clks_rsts_mgment.byte_index[5]/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(1)/CLK
  Logical resource: clks_rsts_mgment.byte_index[6]/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(1)/CLK
  Logical resource: clks_rsts_mgment.byte_index[1]/CK
  Location pin: SLICE_X8Y79.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pll_sclk_o_c/CLK
  Logical resource: clks_rsts_mgment.bit_index[0]/CK
  Location pin: SLICE_X16Y71.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pll_sclk_o_c/CLK
  Logical resource: clks_rsts_mgment.bit_index[2]/CK
  Location pin: SLICE_X16Y71.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pll_sclk_o_c/CLK
  Logical resource: clks_rsts_mgment.bit_index[3]/CK
  Location pin: SLICE_X16Y71.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pll_sclk_o_c/CLK
  Logical resource: clks_rsts_mgment.pll_sclk/CK
  Location pin: SLICE_X16Y71.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: gnum_reset/CLK
  Logical resource: gnum_reset_r/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: gnum_reset/CLK
  Logical resource: gnum_reset/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spec_led_red/CLK
  Logical resource: spec_led_red/CK
  Location pin: SLICE_X6Y108.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spec_led_period_done/CLK
  Logical resource: spec_led_period_counter.count_done/CK
  Location pin: SLICE_X7Y79.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spec_led_blink_done/CLK
  Logical resource: spec_led_blink_counter.count_done/CK
  Location pin: SLICE_X7Y108.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st_i[4]/CK
  Location pin: SLICE_X9Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(3)/CLK
  Logical resource: clks_rsts_mgment.byte_index[0]/CK
  Location pin: SLICE_X9Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(3)/CLK
  Logical resource: clks_rsts_mgment.byte_index[2]/CK
  Location pin: SLICE_X9Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(3)/CLK
  Logical resource: clks_rsts_mgment.byte_index[3]/CK
  Location pin: SLICE_X9Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: N_2609/CLK
  Logical resource: clks_rsts_mgment.bit_index[1]/CK
  Location pin: SLICE_X11Y76.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: N_2609/SR
  Logical resource: clks_rsts_mgment.bit_index[1]/SR
  Location pin: SLICE_X11Y76.SR
  Clock network: gnum_reset
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st[1]/CK
  Location pin: SLICE_X11Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st[2]/CK
  Location pin: SLICE_X11Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st[3]/CK
  Location pin: SLICE_X11Y77.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.inv_reset/CLK
  Logical resource: clks_rsts_mgment.general_poreset.count_done/CK
  Location pin: SLICE_X47Y40.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;

 118248 paths analyzed, 7977 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.917ns.
--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[20] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.335   acam_config_10(23)
                                                       reg_control_block.acam_config_10[20]
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.261ns logic, 6.555ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.315   acam_config_10(23)
                                                       reg_control_block.acam_config_10[23]
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (1.241ns logic, 6.555ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[18] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.340   acam_config_10(19)
                                                       reg_control_block.acam_config_10[18]
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (1.266ns logic, 6.529ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[22] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.314   acam_config_10(23)
                                                       reg_control_block.acam_config_10[22]
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (1.240ns logic, 6.555ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.control_register[7] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.490 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.control_register[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y35.A3      net (fanout=17)       1.520   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y13.CE      net (fanout=6)        3.300   N_13_0_i
    SLICE_X35Y13.CLK     Tceck                 0.316   read_start01
                                                       reg_control_block.control_register[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.296ns logic, 6.520ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[17] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.324   acam_config_10(19)
                                                       reg_control_block.acam_config_10[17]
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (1.250ns logic, 6.529ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[21] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.296   acam_config_10(23)
                                                       reg_control_block.acam_config_10[21]
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.222ns logic, 6.555ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[19] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.316   acam_config_10(19)
                                                       reg_control_block.acam_config_10[19]
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.242ns logic, 6.529ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.acam_config_10[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.466 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.acam_config_10[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D1      net (fanout=17)       2.058   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.295   acam_config_10(19)
                                                       reg_control_block.acam_config_10[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (1.221ns logic, 6.529ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_engine_block.acam_config_rdbk_5[28] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_engine_block.acam_config_rdbk_5[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X21Y23.A1      net (fanout=67)       2.512   acm_adr(0)
    SLICE_X21Y23.A       Tilo                  0.259   acam_timing_block.int_flag_r(1)
                                                       data_engine_block.un1_acam_config_rdbk_04_7
    SLICE_X40Y34.CE      net (fanout=8)        2.319   N_1783
    SLICE_X40Y34.CLK     Tceck                 0.335   acam_config_rdbk_5(31)
                                                       data_engine_block.acam_config_rdbk_5[28]
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (1.300ns logic, 6.425ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_engine_block.acam_config_rdbk_5[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_engine_block.acam_config_rdbk_5[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X21Y23.A1      net (fanout=67)       2.512   acm_adr(0)
    SLICE_X21Y23.A       Tilo                  0.259   acam_timing_block.int_flag_r(1)
                                                       data_engine_block.un1_acam_config_rdbk_04_7
    SLICE_X40Y34.CE      net (fanout=8)        2.319   N_1783
    SLICE_X40Y34.CLK     Tceck                 0.315   acam_config_rdbk_5(31)
                                                       data_engine_block.acam_config_rdbk_5[31]
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (1.280ns logic, 6.425ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_engine_block.acam_config_rdbk_5[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_engine_block.acam_config_rdbk_5[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X21Y23.A1      net (fanout=67)       2.512   acm_adr(0)
    SLICE_X21Y23.A       Tilo                  0.259   acam_timing_block.int_flag_r(1)
                                                       data_engine_block.un1_acam_config_rdbk_04_7
    SLICE_X40Y34.CE      net (fanout=8)        2.319   N_1783
    SLICE_X40Y34.CLK     Tceck                 0.314   acam_config_rdbk_5(31)
                                                       data_engine_block.acam_config_rdbk_5[30]
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (1.279ns logic, 6.425ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.control_register[7] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.582 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.control_register[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y35.A5      net (fanout=19)       1.336   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y13.CE      net (fanout=6)        3.300   N_13_0_i
    SLICE_X35Y13.CLK     Tceck                 0.316   read_start01
                                                       reg_control_block.control_register[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (1.279ns logic, 6.408ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_engine_block.acam_config_rdbk_5[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_engine_block.acam_config_rdbk_5[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X21Y23.A1      net (fanout=67)       2.512   acm_adr(0)
    SLICE_X21Y23.A       Tilo                  0.259   acam_timing_block.int_flag_r(1)
                                                       data_engine_block.un1_acam_config_rdbk_04_7
    SLICE_X40Y34.CE      net (fanout=8)        2.319   N_1783
    SLICE_X40Y34.CLK     Tceck                 0.296   acam_config_rdbk_5(31)
                                                       data_engine_block.acam_config_rdbk_5[29]
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (1.261ns logic, 6.425ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.control_register[3] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.489 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.control_register[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y35.A3      net (fanout=17)       1.520   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y12.CE      net (fanout=6)        3.139   N_13_0_i
    SLICE_X35Y12.CLK     Tceck                 0.316   read_acam_config
                                                       reg_control_block.control_register[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (1.296ns logic, 6.359ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.config_adr_counter[7] (FF)
  Destination:          data_engine_block.acam_config_rdbk_4[28] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.449 - 0.526)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[7] to data_engine_block.acam_config_rdbk_4[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.447   data_engine_block.config_adr_counter(7)
                                                       data_engine_block.config_adr_counter[7]
    SLICE_X30Y6.A1       net (fanout=5)        1.348   data_engine_block.config_adr_counter(7)
    SLICE_X30Y6.A        Tilo                  0.203   N_1774_3_tz
                                                       data_engine_block.data_config_decoding.acam_data_wr62_4_tz
    SLICE_X30Y9.C3       net (fanout=1)        0.696   N_1774_3_tz
    SLICE_X30Y9.C        Tilo                  0.204   N_444
                                                       data_engine_block.data_config_decoding.acam_data_wr62_3_tz_RNI2T0N
    SLICE_X26Y18.A4      net (fanout=20)       1.513   m19_0
    SLICE_X26Y18.A       Tilo                  0.203   N_2295_i
                                                       data_engine_block.un1_acam_config_rdbk_04_10_i
    SLICE_X30Y40.CE      net (fanout=8)        2.663   N_2295_i
    SLICE_X30Y40.CLK     Tceck                 0.331   acam_config_rdbk_4(31)
                                                       data_engine_block.acam_config_rdbk_4[28]
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (1.388ns logic, 6.220ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_cyc_t (FF)
  Destination:          reg_control_block.control_register[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.489 - 0.532)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_cyc_t to reg_control_block.control_register[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A5      net (fanout=9)        1.700   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
    SLICE_X25Y47.A       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg(4)
                                                       reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y35.A3      net (fanout=17)       1.520   reg_control_block.csr_interface.reg_ack_4_12
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y12.CE      net (fanout=6)        3.139   N_13_0_i
    SLICE_X35Y12.CLK     Tceck                 0.295   read_acam_config
                                                       reg_control_block.control_register[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (1.275ns logic, 6.359ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.config_adr_counter[7] (FF)
  Destination:          data_engine_block.acam_config_rdbk_4[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.449 - 0.526)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[7] to data_engine_block.acam_config_rdbk_4[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.447   data_engine_block.config_adr_counter(7)
                                                       data_engine_block.config_adr_counter[7]
    SLICE_X30Y6.A1       net (fanout=5)        1.348   data_engine_block.config_adr_counter(7)
    SLICE_X30Y6.A        Tilo                  0.203   N_1774_3_tz
                                                       data_engine_block.data_config_decoding.acam_data_wr62_4_tz
    SLICE_X30Y9.C3       net (fanout=1)        0.696   N_1774_3_tz
    SLICE_X30Y9.C        Tilo                  0.204   N_444
                                                       data_engine_block.data_config_decoding.acam_data_wr62_3_tz_RNI2T0N
    SLICE_X26Y18.A4      net (fanout=20)       1.513   m19_0
    SLICE_X26Y18.A       Tilo                  0.203   N_2295_i
                                                       data_engine_block.un1_acam_config_rdbk_04_10_i
    SLICE_X30Y40.CE      net (fanout=8)        2.663   N_2295_i
    SLICE_X30Y40.CLK     Tceck                 0.295   acam_config_rdbk_4(31)
                                                       data_engine_block.acam_config_rdbk_4[30]
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.352ns logic, 6.220ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.config_adr_counter[7] (FF)
  Destination:          data_engine_block.acam_config_rdbk_4[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.449 - 0.526)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[7] to data_engine_block.acam_config_rdbk_4[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.447   data_engine_block.config_adr_counter(7)
                                                       data_engine_block.config_adr_counter[7]
    SLICE_X30Y6.A1       net (fanout=5)        1.348   data_engine_block.config_adr_counter(7)
    SLICE_X30Y6.A        Tilo                  0.203   N_1774_3_tz
                                                       data_engine_block.data_config_decoding.acam_data_wr62_4_tz
    SLICE_X30Y9.C3       net (fanout=1)        0.696   N_1774_3_tz
    SLICE_X30Y9.C        Tilo                  0.204   N_444
                                                       data_engine_block.data_config_decoding.acam_data_wr62_3_tz_RNI2T0N
    SLICE_X26Y18.A4      net (fanout=20)       1.513   m19_0
    SLICE_X26Y18.A       Tilo                  0.203   N_2295_i
                                                       data_engine_block.un1_acam_config_rdbk_04_10_i
    SLICE_X30Y40.CE      net (fanout=8)        2.663   N_2295_i
    SLICE_X30Y40.CLK     Tceck                 0.291   acam_config_rdbk_4(31)
                                                       data_engine_block.acam_config_rdbk_4[31]
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (1.348ns logic, 6.220ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.config_adr_counter[7] (FF)
  Destination:          data_engine_block.acam_config_rdbk_4[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.449 - 0.526)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[7] to data_engine_block.acam_config_rdbk_4[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.447   data_engine_block.config_adr_counter(7)
                                                       data_engine_block.config_adr_counter[7]
    SLICE_X30Y6.A1       net (fanout=5)        1.348   data_engine_block.config_adr_counter(7)
    SLICE_X30Y6.A        Tilo                  0.203   N_1774_3_tz
                                                       data_engine_block.data_config_decoding.acam_data_wr62_4_tz
    SLICE_X30Y9.C3       net (fanout=1)        0.696   N_1774_3_tz
    SLICE_X30Y9.C        Tilo                  0.204   N_444
                                                       data_engine_block.data_config_decoding.acam_data_wr62_3_tz_RNI2T0N
    SLICE_X26Y18.A4      net (fanout=20)       1.513   m19_0
    SLICE_X26Y18.A       Tilo                  0.203   N_2295_i
                                                       data_engine_block.un1_acam_config_rdbk_04_10_i
    SLICE_X30Y40.CE      net (fanout=8)        2.663   N_2295_i
    SLICE_X30Y40.CLK     Tceck                 0.276   acam_config_rdbk_4(31)
                                                       data_engine_block.acam_config_rdbk_4[29]
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (1.333ns logic, 6.220ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[20] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.335   acam_config_10(23)
                                                       reg_control_block.acam_config_10[20]
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (1.244ns logic, 6.295ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_ack_t (FF)
  Destination:          reg_control_block.control_register[7] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.490 - 0.533)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_ack_t to reg_control_block.control_register[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.AQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.wb_ack_t
                                                       gnum_interface_block.cmp_wbmaster32.wb_ack_t
    SLICE_X26Y47.B3      net (fanout=9)        1.672   gnum_interface_block.cmp_wbmaster32.wb_ack_t
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y35.A5      net (fanout=19)       1.336   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y13.CE      net (fanout=6)        3.300   N_13_0_i
    SLICE_X35Y13.CLK     Tceck                 0.316   read_start01
                                                       reg_control_block.control_register[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (1.240ns logic, 6.308ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.315   acam_config_10(23)
                                                       reg_control_block.acam_config_10[23]
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (1.224ns logic, 6.295ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[22] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.314   acam_config_10(23)
                                                       reg_control_block.acam_config_10[22]
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (1.223ns logic, 6.295ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[18] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.340   acam_config_10(19)
                                                       reg_control_block.acam_config_10[18]
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (1.249ns logic, 6.269ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.control_register[3] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.581 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.control_register[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y35.A5      net (fanout=19)       1.336   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y12.CE      net (fanout=6)        3.139   N_13_0_i
    SLICE_X35Y12.CLK     Tceck                 0.316   read_acam_config
                                                       reg_control_block.control_register[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (1.279ns logic, 6.247ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[17] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.324   acam_config_10(19)
                                                       reg_control_block.acam_config_10[17]
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (1.233ns logic, 6.269ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_engine_block.config_adr_counter[5] (FF)
  Destination:          data_engine_block.acam_config_rdbk_4[28] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.449 - 0.526)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[5] to data_engine_block.acam_config_rdbk_4[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.CQ       Tcko                  0.447   data_engine_block.config_adr_counter(6)
                                                       data_engine_block.config_adr_counter[5]
    SLICE_X31Y7.A4       net (fanout=5)        0.754   data_engine_block.config_adr_counter(5)
    SLICE_X31Y7.A        Tilo                  0.259   acam_ef2
                                                       data_engine_block.data_config_decoding.acam_data_wr62_3_tz
    SLICE_X30Y9.C2       net (fanout=1)        1.122   N_1774_2_tz
    SLICE_X30Y9.C        Tilo                  0.204   N_444
                                                       data_engine_block.data_config_decoding.acam_data_wr62_3_tz_RNI2T0N
    SLICE_X26Y18.A4      net (fanout=20)       1.513   m19_0
    SLICE_X26Y18.A       Tilo                  0.203   N_2295_i
                                                       data_engine_block.un1_acam_config_rdbk_04_10_i
    SLICE_X30Y40.CE      net (fanout=8)        2.663   N_2295_i
    SLICE_X30Y40.CLK     Tceck                 0.331   acam_config_rdbk_4(31)
                                                       data_engine_block.acam_config_rdbk_4[28]
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (1.444ns logic, 6.052ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[21] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X32Y16.CE      net (fanout=8)        2.797   N_1712
    SLICE_X32Y16.CLK     Tceck                 0.296   acam_config_10(23)
                                                       reg_control_block.acam_config_10[21]
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (1.205ns logic, 6.295ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[19] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.316   acam_config_10(19)
                                                       reg_control_block.acam_config_10[19]
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (1.225ns logic, 6.269ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.control_register[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.581 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.control_register[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y35.A5      net (fanout=19)       1.336   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y35.AMUX    Tilo                  0.313   reg_control_block.clear_ctrl_reg
                                                       reg_control_block.clear_ctrl_reg_RNIAI841/LUT5
    SLICE_X35Y12.CE      net (fanout=6)        3.139   N_13_0_i
    SLICE_X35Y12.CLK     Tceck                 0.295   read_acam_config
                                                       reg_control_block.control_register[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (1.258ns logic, 6.247ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_we_t (FF)
  Destination:          reg_control_block.acam_config_10[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_we_t to reg_control_block.acam_config_10[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   csr_we
                                                       gnum_interface_block.cmp_wbmaster32.wb_we_t
    SLICE_X26Y47.B2      net (fanout=21)       1.772   csr_we
    SLICE_X26Y47.B       Tilo                  0.203   reg_control_block.acam_config_reg.un5_reg_cyc_0
                                                       reg_control_block.acam_config_reg.un5_reg_cyc_0_lut6_2_o6
    SLICE_X27Y32.D5      net (fanout=19)       1.726   reg_control_block.acam_config_reg.un5_reg_cyc_0
    SLICE_X27Y32.D       Tilo                  0.259   N_1712
                                                       reg_control_block.csr_interface.reg_ack_4_12_RNIMGHK_3
    SLICE_X33Y17.CE      net (fanout=8)        2.771   N_1712
    SLICE_X33Y17.CLK     Tceck                 0.295   acam_config_10(19)
                                                       reg_control_block.acam_config_10[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.204ns logic, 6.269ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y40.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y38.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y36.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clks_rsts_mgment.tdc_clk125_gbuf/I0
  Logical resource: clks_rsts_mgment.tdc_clk125_gbuf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: clks_rsts_mgment.tdc_clk_buf
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_1_o_c/CLK0
  Logical resource: term_en_1_o/CK0
  Location pin: OLOGIC_X26Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_2_o_c/CLK0
  Logical resource: term_en_2_o/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_3_o_c/CLK0
  Logical resource: term_en_3_o/CK0
  Location pin: OLOGIC_X26Y118.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_4_o_c/CLK0
  Logical resource: term_en_4_o/CK0
  Location pin: OLOGIC_X12Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_5_o_c/CLK0
  Logical resource: term_en_5_o/CK0
  Location pin: OLOGIC_X2Y116.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig1_o_c/CLK0
  Logical resource: tdc_led_trig1_o/CK0
  Location pin: OLOGIC_X16Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig2_o_c/CLK0
  Logical resource: tdc_led_trig2_o/CK0
  Location pin: OLOGIC_X16Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig3_o_c/CLK0
  Logical resource: tdc_led_trig3_o/CK0
  Location pin: OLOGIC_X18Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig4_o_c/CLK0
  Logical resource: tdc_led_trig4_o/CK0
  Location pin: OLOGIC_X18Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig5_o_c/CLK0
  Logical resource: tdc_led_trig5_o/CK0
  Location pin: OLOGIC_X26Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: spec_aux4_o_c/CLK0
  Logical resource: spec_aux5_o_1/CK0
  Location pin: OLOGIC_X27Y115.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cs_n_o_c/CLK0
  Logical resource: acam_data_block.cs_n_o/CK0
  Location pin: OLOGIC_X21Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rd_n_o_c/CLK0
  Logical resource: acam_data_block.rd_n_o/CK0
  Location pin: OLOGIC_X14Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: mute_inputs_o_c/CLK0
  Logical resource: mute_inputs_o/CK0
  Location pin: OLOGIC_X25Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: wr_n_o_c/CLK0
  Logical resource: acam_data_block.wr_n_o/CK0
  Location pin: OLOGIC_X14Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: spec_led_red_o_c/CLK0
  Logical resource: spec_led_red_o/CK0
  Location pin: OLOGIC_X1Y116.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_error_o_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = 
MAXDELAY FROM         TIMEGRP "gnum_interface_block_cmp_clk_in_rx_pllout_x1" TO 
TIMEGRP         "rx_error_o" 3 ns;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.696ns.
--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - data path)
  Source:               gnum_interface_block.cmp_p2l_dma_master.rx_error_o (FF)
  Destination:          rx_error_o (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.rx_error_o to rx_error_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y92.OQ     Tockq                 0.842   rx_error_o_c
                                                       gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    J17.O                net (fanout=1)        0.233   rx_error_o_c
    J17.PAD              Tioop                 1.621   rx_error_o
                                                       rx_error_o_obuf
                                                       rx_error_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (2.463ns logic, 0.233ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - data path)
  Source:               gnum_interface_block.l2p_edb_o (FF)
  Destination:          l2p_edb_o (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.l2p_edb_o to l2p_edb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y45.OQ     Tockq                 0.842   l2p_edb_o_c
                                                       gnum_interface_block.l2p_edb_o
    U20.O                net (fanout=1)        0.233   l2p_edb_o_c
    U20.PAD              Tioop                 1.621   l2p_edb_o
                                                       l2p_edb_o_obuf
                                                       l2p_edb_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (2.463ns logic, 0.233ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_l2p_rdy_i_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = 
MAXDELAY FROM         TIMEGRP "l2p_rdy_i" TO TIMEGRP         
"gnum_interface_block_cmp_clk_in_rx_pllout_x1" 3 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.260ns.
--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - data path)
  Source:               l2p_rdy_i (PAD)
  Destination:          gnum_interface_block.l2p_rdy_t (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: l2p_rdy_i to gnum_interface_block.l2p_rdy_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.I                Tiopi                 0.890   l2p_rdy_i
                                                       l2p_rdy_i
                                                       l2p_rdy_i_ibuf
                                                       ProtoComp381.IMUX.36
    ILOGIC_X27Y33.D      net (fanout=1)        0.184   l2p_rdy_i_c
    ILOGIC_X27Y33.CLK0   Tidock                1.186   gnum_interface_block.l2p_rdy_t
                                                       ProtoComp405.D2OFFBYP_SRC.2
                                                       gnum_interface_block.l2p_rdy_t
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (2.076ns logic, 0.184ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1038_0 = MAXDELAY FROM TIMEGRP "from_1038_0" TO TIMEGRP 
"tdc_clk_p_i_rise"         22 ns;

 420 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.974ns.
--------------------------------------------------------------------------------
Slack:                  14.026ns (requirement - data path)
  Source:               data_bus_io(9) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[9] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(9) to data_formatting_block.acam_fine_timestamp[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.790   data_bus_io(9)
                                                       data_bus_io(9)
                                                       data_bus_io_iobuf[9]/IBUF
                                                       ProtoComp382.IMUX.9
    SLICE_X16Y48.BX      net (fanout=15)       7.048   data_bus_io_in(9)
    SLICE_X16Y48.CLK     Tdick                 0.136   mem_class_data_wr(11)
                                                       data_formatting_block.acam_fine_timestamp[9]
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (0.926ns logic, 7.048ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  14.416ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          data_formatting_block.acam_channel[0] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to data_formatting_block.acam_channel[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp382.IMUX.24
    SLICE_X18Y46.BX      net (fanout=15)       6.708   data_bus_io_in(26)
    SLICE_X18Y46.CLK     Tdick                 0.086   mem_class_data_wr(98)
                                                       data_formatting_block.acam_channel[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (0.876ns logic, 6.708ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  14.445ns (requirement - data path)
  Source:               data_bus_io(16) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[16] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.555ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(16) to data_formatting_block.acam_fine_timestamp[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.790   data_bus_io(16)
                                                       data_bus_io(16)
                                                       data_bus_io_iobuf[16]/IBUF
                                                       ProtoComp382.IMUX.21
    SLICE_X18Y46.AX      net (fanout=15)       6.679   data_bus_io_in(16)
    SLICE_X18Y46.CLK     Tdick                 0.086   mem_class_data_wr(98)
                                                       data_formatting_block.acam_fine_timestamp[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (0.876ns logic, 6.679ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  14.526ns (requirement - data path)
  Source:               data_bus_io(2) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[2] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(2) to data_formatting_block.acam_fine_timestamp[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V7.I                 Tiopi                 0.790   data_bus_io(2)
                                                       data_bus_io(2)
                                                       data_bus_io_iobuf[2]/IBUF
                                                       ProtoComp382.IMUX.2
    SLICE_X16Y44.CX      net (fanout=15)       6.548   data_bus_io_in(2)
    SLICE_X16Y44.CLK     Tdick                 0.136   mem_class_data_wr(3)
                                                       data_formatting_block.acam_fine_timestamp[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (0.926ns logic, 6.548ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  14.849ns (requirement - data path)
  Source:               data_bus_io(16) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[16] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.151ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(16) to data_engine_block.acam_config_rdbk_4[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.790   data_bus_io(16)
                                                       data_bus_io(16)
                                                       data_bus_io_iobuf[16]/IBUF
                                                       ProtoComp382.IMUX.21
    SLICE_X26Y39.AX      net (fanout=15)       6.275   data_bus_io_in(16)
    SLICE_X26Y39.CLK     Tdick                 0.086   acam_config_rdbk_4(19)
                                                       data_engine_block.acam_config_rdbk_4[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.151ns (0.876ns logic, 6.275ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  14.878ns (requirement - data path)
  Source:               data_bus_io(25) (PAD)
  Destination:          data_formatting_block.acam_start_nb[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(25) to data_formatting_block.acam_start_nb[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB9.I                Tiopi                 0.790   data_bus_io(25)
                                                       data_bus_io(25)
                                                       data_bus_io_iobuf[25]/IBUF
                                                       ProtoComp382.IMUX.22
    SLICE_X9Y44.DX       net (fanout=15)       6.269   data_bus_io_in(25)
    SLICE_X9Y44.CLK      Tdick                 0.063   data_formatting_block.acam_start_nb(7)
                                                       data_formatting_block.acam_start_nb[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (0.853ns logic, 6.269ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  15.223ns (requirement - data path)
  Source:               data_bus_io(9) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[9] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(9) to data_engine_block.acam_config_rdbk_6[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.790   data_bus_io(9)
                                                       data_bus_io(9)
                                                       data_bus_io_iobuf[9]/IBUF
                                                       ProtoComp382.IMUX.9
    SLICE_X20Y34.BX      net (fanout=15)       5.851   data_bus_io_in(9)
    SLICE_X20Y34.CLK     Tdick                 0.136   acam_config_rdbk_6(11)
                                                       data_engine_block.acam_config_rdbk_6[9]
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (0.926ns logic, 5.851ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  15.235ns (requirement - data path)
  Source:               data_bus_io(17) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[17] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(17) to data_engine_block.acam_config_rdbk_4[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.790   data_bus_io(17)
                                                       data_bus_io(17)
                                                       data_bus_io_iobuf[17]/IBUF
                                                       ProtoComp382.IMUX.23
    SLICE_X26Y39.BX      net (fanout=15)       5.889   data_bus_io_in(17)
    SLICE_X26Y39.CLK     Tdick                 0.086   acam_config_rdbk_4(19)
                                                       data_engine_block.acam_config_rdbk_4[17]
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (0.876ns logic, 5.889ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  15.280ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_engine_block.acam_config_rdbk_6[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp382.IMUX.4
    SLICE_X27Y38.AX      net (fanout=15)       5.867   data_bus_io_in(4)
    SLICE_X27Y38.CLK     Tdick                 0.063   acam_config_rdbk_6(7)
                                                       data_engine_block.acam_config_rdbk_6[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (0.853ns logic, 5.867ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  15.286ns (requirement - data path)
  Source:               data_bus_io(17) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[17] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.714ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(17) to data_engine_block.acam_config_rdbk_6[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.790   data_bus_io(17)
                                                       data_bus_io(17)
                                                       data_bus_io_iobuf[17]/IBUF
                                                       ProtoComp382.IMUX.23
    SLICE_X27Y39.BX      net (fanout=15)       5.861   data_bus_io_in(17)
    SLICE_X27Y39.CLK     Tdick                 0.063   acam_config_rdbk_6(19)
                                                       data_engine_block.acam_config_rdbk_6[17]
    -------------------------------------------------  ---------------------------
    Total                                      6.714ns (0.853ns logic, 5.861ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  15.361ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to data_formatting_block.acam_fine_timestamp[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp382.IMUX.7
    SLICE_X17Y44.DX      net (fanout=15)       5.786   data_bus_io_in(7)
    SLICE_X17Y44.CLK     Tdick                 0.063   mem_class_data_wr(7)
                                                       data_formatting_block.acam_fine_timestamp[7]
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (0.853ns logic, 5.786ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  15.391ns (requirement - data path)
  Source:               data_bus_io(16) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[16] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.609ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(16) to data_engine_block.acam_config_rdbk_6[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.790   data_bus_io(16)
                                                       data_bus_io(16)
                                                       data_bus_io_iobuf[16]/IBUF
                                                       ProtoComp382.IMUX.21
    SLICE_X27Y39.AX      net (fanout=15)       5.756   data_bus_io_in(16)
    SLICE_X27Y39.CLK     Tdick                 0.063   acam_config_rdbk_6(19)
                                                       data_engine_block.acam_config_rdbk_6[16]
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (0.853ns logic, 5.756ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  15.407ns (requirement - data path)
  Source:               data_bus_io(2) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[2] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(2) to data_engine_block.acam_config_rdbk_6[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V7.I                 Tiopi                 0.790   data_bus_io(2)
                                                       data_bus_io(2)
                                                       data_bus_io_iobuf[2]/IBUF
                                                       ProtoComp382.IMUX.2
    SLICE_X26Y36.CX      net (fanout=15)       5.717   data_bus_io_in(2)
    SLICE_X26Y36.CLK     Tdick                 0.086   acam_config_rdbk_6(3)
                                                       data_engine_block.acam_config_rdbk_6[2]
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (0.876ns logic, 5.717ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  15.420ns (requirement - data path)
  Source:               data_bus_io(9) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[9] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.580ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(9) to data_engine_block.acam_config_rdbk_4[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.790   data_bus_io(9)
                                                       data_bus_io(9)
                                                       data_bus_io_iobuf[9]/IBUF
                                                       ProtoComp382.IMUX.9
    SLICE_X21Y34.BX      net (fanout=15)       5.727   data_bus_io_in(9)
    SLICE_X21Y34.CLK     Tdick                 0.063   acam_config_rdbk_4(11)
                                                       data_engine_block.acam_config_rdbk_4[9]
    -------------------------------------------------  ---------------------------
    Total                                      6.580ns (0.853ns logic, 5.727ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  15.439ns (requirement - data path)
  Source:               data_bus_io(8) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[8] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(8) to data_formatting_block.acam_fine_timestamp[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.790   data_bus_io(8)
                                                       data_bus_io(8)
                                                       data_bus_io_iobuf[8]/IBUF
                                                       ProtoComp382.IMUX.8
    SLICE_X16Y48.AX      net (fanout=15)       5.635   data_bus_io_in(8)
    SLICE_X16Y48.CLK     Tdick                 0.136   mem_class_data_wr(11)
                                                       data_formatting_block.acam_fine_timestamp[8]
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (0.926ns logic, 5.635ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  15.448ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.552ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_engine_block.acam_config_rdbk_4[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp382.IMUX.4
    SLICE_X26Y38.AX      net (fanout=15)       5.676   data_bus_io_in(4)
    SLICE_X26Y38.CLK     Tdick                 0.086   acam_config_rdbk_4(7)
                                                       data_engine_block.acam_config_rdbk_4[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (0.876ns logic, 5.676ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  15.486ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.514ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to data_engine_block.acam_config_rdbk_6[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp382.IMUX.7
    SLICE_X27Y38.DX      net (fanout=15)       5.661   data_bus_io_in(7)
    SLICE_X27Y38.CLK     Tdick                 0.063   acam_config_rdbk_6(7)
                                                       data_engine_block.acam_config_rdbk_6[7]
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (0.853ns logic, 5.661ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  15.532ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_5[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_engine_block.acam_config_rdbk_5[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp382.IMUX.4
    SLICE_X30Y29.AX      net (fanout=15)       5.592   data_bus_io_in(4)
    SLICE_X30Y29.CLK     Tdick                 0.086   acam_config_rdbk_5(7)
                                                       data_engine_block.acam_config_rdbk_5[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.876ns logic, 5.592ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  15.595ns (requirement - data path)
  Source:               data_bus_io(1) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[1] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(1) to data_engine_block.acam_config_rdbk_6[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.790   data_bus_io(1)
                                                       data_bus_io(1)
                                                       data_bus_io_iobuf[1]/IBUF
                                                       ProtoComp382.IMUX.1
    SLICE_X26Y36.BX      net (fanout=15)       5.529   data_bus_io_in(1)
    SLICE_X26Y36.CLK     Tdick                 0.086   acam_config_rdbk_6(3)
                                                       data_engine_block.acam_config_rdbk_6[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (0.876ns logic, 5.529ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  15.629ns (requirement - data path)
  Source:               data_bus_io(6) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[6] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(6) to data_engine_block.acam_config_rdbk_4[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 0.790   data_bus_io(6)
                                                       data_bus_io(6)
                                                       data_bus_io_iobuf[6]/IBUF
                                                       ProtoComp382.IMUX.6
    SLICE_X26Y38.CX      net (fanout=15)       5.495   data_bus_io_in(6)
    SLICE_X26Y38.CLK     Tdick                 0.086   acam_config_rdbk_4(7)
                                                       data_engine_block.acam_config_rdbk_4[6]
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (0.876ns logic, 5.495ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  15.650ns (requirement - data path)
  Source:               data_bus_io(5) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[5] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(5) to data_engine_block.acam_config_rdbk_4[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA12.I               Tiopi                 0.790   data_bus_io(5)
                                                       data_bus_io(5)
                                                       data_bus_io_iobuf[5]/IBUF
                                                       ProtoComp382.IMUX.5
    SLICE_X26Y38.BX      net (fanout=15)       5.474   data_bus_io_in(5)
    SLICE_X26Y38.CLK     Tdick                 0.086   acam_config_rdbk_4(7)
                                                       data_engine_block.acam_config_rdbk_4[5]
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (0.876ns logic, 5.474ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  15.656ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to data_engine_block.acam_config_rdbk_4[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp382.IMUX.7
    SLICE_X26Y38.DX      net (fanout=15)       5.468   data_bus_io_in(7)
    SLICE_X26Y38.CLK     Tdick                 0.086   acam_config_rdbk_4(7)
                                                       data_engine_block.acam_config_rdbk_4[7]
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (0.876ns logic, 5.468ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  15.670ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_formatting_block.acam_fine_timestamp[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp382.IMUX.4
    SLICE_X17Y44.AX      net (fanout=15)       5.477   data_bus_io_in(4)
    SLICE_X17Y44.CLK     Tdick                 0.063   mem_class_data_wr(7)
                                                       data_formatting_block.acam_fine_timestamp[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (0.853ns logic, 5.477ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  15.679ns (requirement - data path)
  Source:               data_bus_io(6) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[6] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.321ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(6) to data_engine_block.acam_config_rdbk_6[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 0.790   data_bus_io(6)
                                                       data_bus_io(6)
                                                       data_bus_io_iobuf[6]/IBUF
                                                       ProtoComp382.IMUX.6
    SLICE_X27Y38.CX      net (fanout=15)       5.468   data_bus_io_in(6)
    SLICE_X27Y38.CLK     Tdick                 0.063   acam_config_rdbk_6(7)
                                                       data_engine_block.acam_config_rdbk_6[6]
    -------------------------------------------------  ---------------------------
    Total                                      6.321ns (0.853ns logic, 5.468ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  15.693ns (requirement - data path)
  Source:               data_bus_io(1) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[1] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(1) to data_engine_block.acam_config_rdbk_4[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.790   data_bus_io(1)
                                                       data_bus_io(1)
                                                       data_bus_io_iobuf[1]/IBUF
                                                       ProtoComp382.IMUX.1
    SLICE_X27Y36.BX      net (fanout=15)       5.454   data_bus_io_in(1)
    SLICE_X27Y36.CLK     Tdick                 0.063   acam_config_rdbk_4(3)
                                                       data_engine_block.acam_config_rdbk_4[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (0.853ns logic, 5.454ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  15.701ns (requirement - data path)
  Source:               data_bus_io(5) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[5] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(5) to data_engine_block.acam_config_rdbk_6[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA12.I               Tiopi                 0.790   data_bus_io(5)
                                                       data_bus_io(5)
                                                       data_bus_io_iobuf[5]/IBUF
                                                       ProtoComp382.IMUX.5
    SLICE_X27Y38.BX      net (fanout=15)       5.446   data_bus_io_in(5)
    SLICE_X27Y38.CLK     Tdick                 0.063   acam_config_rdbk_6(7)
                                                       data_engine_block.acam_config_rdbk_6[5]
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (0.853ns logic, 5.446ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  15.709ns (requirement - data path)
  Source:               data_bus_io(2) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[2] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.291ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(2) to data_engine_block.acam_config_rdbk_4[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V7.I                 Tiopi                 0.790   data_bus_io(2)
                                                       data_bus_io(2)
                                                       data_bus_io_iobuf[2]/IBUF
                                                       ProtoComp382.IMUX.2
    SLICE_X27Y36.CX      net (fanout=15)       5.438   data_bus_io_in(2)
    SLICE_X27Y36.CLK     Tdick                 0.063   acam_config_rdbk_4(3)
                                                       data_engine_block.acam_config_rdbk_4[2]
    -------------------------------------------------  ---------------------------
    Total                                      6.291ns (0.853ns logic, 5.438ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  15.732ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          data_formatting_block.acam_channel[1] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.268ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to data_formatting_block.acam_channel[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp382.IMUX.26
    SLICE_X18Y46.CX      net (fanout=15)       5.392   data_bus_io_in(27)
    SLICE_X18Y46.CLK     Tdick                 0.086   mem_class_data_wr(98)
                                                       data_formatting_block.acam_channel[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.268ns (0.876ns logic, 5.392ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  15.736ns (requirement - data path)
  Source:               data_bus_io(19) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[19] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(19) to data_engine_block.acam_config_rdbk_4[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.790   data_bus_io(19)
                                                       data_bus_io(19)
                                                       data_bus_io_iobuf[19]/IBUF
                                                       ProtoComp382.IMUX.27
    SLICE_X26Y39.DX      net (fanout=15)       5.388   data_bus_io_in(19)
    SLICE_X26Y39.CLK     Tdick                 0.086   acam_config_rdbk_4(19)
                                                       data_engine_block.acam_config_rdbk_4[19]
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (0.876ns logic, 5.388ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  15.779ns (requirement - data path)
  Source:               data_bus_io(19) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[19] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(19) to data_engine_block.acam_config_rdbk_6[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.790   data_bus_io(19)
                                                       data_bus_io(19)
                                                       data_bus_io_iobuf[19]/IBUF
                                                       ProtoComp382.IMUX.27
    SLICE_X27Y39.DX      net (fanout=15)       5.368   data_bus_io_in(19)
    SLICE_X27Y39.CLK     Tdick                 0.063   acam_config_rdbk_6(19)
                                                       data_engine_block.acam_config_rdbk_6[19]
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (0.853ns logic, 5.368ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  15.785ns (requirement - data path)
  Source:               data_bus_io(17) (PAD)
  Destination:          data_formatting_block.acam_slope (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.215ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(17) to data_formatting_block.acam_slope
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.790   data_bus_io(17)
                                                       data_bus_io(17)
                                                       data_bus_io_iobuf[17]/IBUF
                                                       ProtoComp382.IMUX.23
    SLICE_X17Y46.DX      net (fanout=15)       5.362   data_bus_io_in(17)
    SLICE_X17Y46.CLK     Tdick                 0.063   mem_class_data_wr(100)
                                                       data_formatting_block.acam_slope
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (0.853ns logic, 5.362ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  15.789ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[26] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to data_engine_block.acam_config_rdbk_4[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp382.IMUX.24
    SLICE_X21Y31.CX      net (fanout=15)       5.358   data_bus_io_in(26)
    SLICE_X21Y31.CLK     Tdick                 0.063   acam_config_rdbk_4(27)
                                                       data_engine_block.acam_config_rdbk_4[26]
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (0.853ns logic, 5.358ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1039_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1039_0" 22         ns;

 9001 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  14.072ns.
--------------------------------------------------------------------------------
Slack:                  7.928ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.072ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     14.072ns (3.428ns logic, 10.644ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  7.931ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.069ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     14.069ns (3.484ns logic, 10.585ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  7.964ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.036ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     14.036ns (3.428ns logic, 10.608ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  8.295ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.705ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X26Y11.A2      net (fanout=17)       1.530   data_engine_block.engine_st(6)
    SLICE_X26Y11.A       Tilo                  0.203   data_engine_block.dat_o_0_iv_0_a3_3_0(4)
                                                       data_engine_block.data_config_decoding.acam_data_wr63_6_m1_e
    SLICE_X19Y22.B1      net (fanout=51)       2.040   data_engine_block.data_config_decoding.acam_data_wr63_6_N_2
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.705ns (3.372ns logic, 10.333ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.298ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.702ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X26Y11.A2      net (fanout=17)       1.530   data_engine_block.engine_st(6)
    SLICE_X26Y11.A       Tilo                  0.203   data_engine_block.dat_o_0_iv_0_a3_3_0(4)
                                                       data_engine_block.data_config_decoding.acam_data_wr63_6_m1_e
    SLICE_X19Y22.B1      net (fanout=51)       2.040   data_engine_block.data_config_decoding.acam_data_wr63_6_N_2
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.702ns (3.428ns logic, 10.274ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.331ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.669ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X26Y11.A2      net (fanout=17)       1.530   data_engine_block.engine_st(6)
    SLICE_X26Y11.A       Tilo                  0.203   data_engine_block.dat_o_0_iv_0_a3_3_0(4)
                                                       data_engine_block.data_config_decoding.acam_data_wr63_6_m1_e
    SLICE_X19Y22.B1      net (fanout=51)       2.040   data_engine_block.data_config_decoding.acam_data_wr63_6_N_2
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.669ns (3.372ns logic, 10.297ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.352ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[0] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.648ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[0] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[0]
    SLICE_X31Y9.D3       net (fanout=13)       1.170   data_engine_block.config_adr_counter(0)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.648ns (3.428ns logic, 10.220ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.355ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[0] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.645ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[0] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[0]
    SLICE_X31Y9.D3       net (fanout=13)       1.170   data_engine_block.config_adr_counter(0)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.645ns (3.484ns logic, 10.161ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.370ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(17) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.630ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(17)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X33Y18.D1      net (fanout=25)       2.587   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X33Y18.D       Tilo                  0.259   acam_config_rdbk_10(7)
                                                       data_engine_block.dat_o_0_iv_0[17]
    SLICE_X33Y18.B2      net (fanout=1)        0.438   data_engine_block.dat_o_0_iv_0(17)
    SLICE_X33Y18.B       Tilo                  0.259   acam_config_rdbk_10(7)
                                                       data_engine_block.dat_o_0_iv_0_RNI3LAS3[17]
    AB7.O                net (fanout=1)        3.240   N_1736_i
    AB7.PAD              Tioop                 2.001   data_bus_io(17)
                                                       data_bus_io_iobuf[17]/OBUFT
                                                       data_bus_io(17)
    -------------------------------------------------  ---------------------------
    Total                                     13.630ns (3.484ns logic, 10.146ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  8.387ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.613ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.DQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[7]
    SLICE_X33Y9.D5       net (fanout=6)        0.638   data_engine_block.engine_st(7)
    SLICE_X33Y9.D        Tilo                  0.259   data_engine_block.engine_st(2)
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X30Y10.B3      net (fanout=4)        0.591   N_447
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.613ns (3.631ns logic, 9.982ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  8.388ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[0] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.612ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[0] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[0]
    SLICE_X31Y9.D3       net (fanout=13)       1.170   data_engine_block.config_adr_counter(0)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.612ns (3.428ns logic, 10.184ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  8.390ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.610ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.DQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[7]
    SLICE_X33Y9.D5       net (fanout=6)        0.638   data_engine_block.engine_st(7)
    SLICE_X33Y9.D        Tilo                  0.259   data_engine_block.engine_st(2)
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X30Y10.B3      net (fanout=4)        0.591   N_447
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.610ns (3.687ns logic, 9.923ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  8.398ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[2] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.602ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[2] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.DQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[2]
    SLICE_X28Y9.B5       net (fanout=6)        1.176   data_engine_block.config_adr_counter(2)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.602ns (3.374ns logic, 10.228ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.401ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[2] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.599ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[2] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.DQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[2]
    SLICE_X28Y9.B5       net (fanout=6)        1.176   data_engine_block.config_adr_counter(2)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.599ns (3.430ns logic, 10.169ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  8.423ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.577ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.DQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[7]
    SLICE_X33Y9.D5       net (fanout=6)        0.638   data_engine_block.engine_st(7)
    SLICE_X33Y9.D        Tilo                  0.259   data_engine_block.engine_st(2)
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X30Y10.B3      net (fanout=4)        0.591   N_447
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.577ns (3.631ns logic, 9.946ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  8.434ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[2] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.566ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[2] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.DQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[2]
    SLICE_X28Y9.B5       net (fanout=6)        1.176   data_engine_block.config_adr_counter(2)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.566ns (3.374ns logic, 10.192ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.495ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.505ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X30Y21.B1      net (fanout=67)       1.682   acm_adr(0)
    SLICE_X30Y21.B       Tilo                  0.203   acam_config_4(7)
                                                       data_engine_block.data_config_decoding.acam_data_wr64_0_0_a2
    SLICE_X19Y27.B1      net (fanout=26)       2.158   data_engine_block.data_config_decoding.acam_data_wr64
    SLICE_X19Y27.B       Tilo                  0.259   data_engine_block.dat_o_0_iv_0(1)
                                                       data_engine_block.dat_o_0_iv_0[1]
    SLICE_X23Y24.B1      net (fanout=1)        1.005   data_engine_block.dat_o_0_iv_0(1)
    SLICE_X23Y24.B       Tilo                  0.259   acam_config_6_m(20)
                                                       data_engine_block.dat_o_0_iv_2_0_RNITBK74[1]
    Y6.O                 net (fanout=1)        3.638   N_1752_i
    Y6.PAD               Tioop                 2.001   data_bus_io(1)
                                                       data_bus_io_iobuf[1]/OBUFT
                                                       data_bus_io(1)
    -------------------------------------------------  ---------------------------
    Total                                     13.505ns (3.428ns logic, 10.077ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  8.505ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.495ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X28Y9.B3       net (fanout=17)       1.069   data_engine_block.engine_st(6)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.495ns (3.374ns logic, 10.121ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.508ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X28Y9.B3       net (fanout=17)       1.069   data_engine_block.engine_st(6)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (3.430ns logic, 10.062ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  8.517ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.483ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X30Y10.A2      net (fanout=8)        0.834   data_engine_block.engine_st(1)
    SLICE_X30Y10.A       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr_cnst_i_a2_1[3]
    SLICE_X30Y10.B4      net (fanout=1)        0.377   data_engine_block.acam_adr_cnst_i_a2_1[3]/O
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.483ns (3.519ns logic, 9.964ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  8.520ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.480ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X30Y10.A2      net (fanout=8)        0.834   data_engine_block.engine_st(1)
    SLICE_X30Y10.A       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr_cnst_i_a2_1[3]
    SLICE_X30Y10.B4      net (fanout=1)        0.377   data_engine_block.acam_adr_cnst_i_a2_1[3]/O
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.480ns (3.575ns logic, 9.905ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.533ns (requirement - data path)
  Source:               data_engine_block.engine_st[0] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.467ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[0] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[0]
    SLICE_X28Y9.B2       net (fanout=13)       1.097   data_engine_block.engine_st(0)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.467ns (3.318ns logic, 10.149ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.536ns (requirement - data path)
  Source:               data_engine_block.engine_st[0] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.464ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[0] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[0]
    SLICE_X28Y9.B2       net (fanout=13)       1.097   data_engine_block.engine_st(0)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.464ns (3.374ns logic, 10.090ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.541ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.459ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X28Y9.B3       net (fanout=17)       1.069   data_engine_block.engine_st(6)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.459ns (3.374ns logic, 10.085ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.550ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          data_bus_io(6) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.450ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y8.BQ       Tcko                  0.408   data_engine_block.engine_st(4)
                                                       data_engine_block.engine_st[4]
    SLICE_X30Y9.B5       net (fanout=6)        0.429   data_engine_block.engine_st(4)
    SLICE_X30Y9.B        Tilo                  0.203   N_444
                                                       data_engine_block.acam_adr_cnst_i_a2_0[3]
    SLICE_X30Y10.B1      net (fanout=1)        0.732   data_engine_block.acam_adr_cnst_i_a2_0(3)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.D2      net (fanout=25)       2.535   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.D       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[6]
    SLICE_X29Y21.B4      net (fanout=1)        0.772   data_engine_block.dat_o_0_iv_0(6)
    SLICE_X29Y21.B       Tilo                  0.259   acam_config_9_m(1)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIAMK04[6]
    U8.O                 net (fanout=1)        3.456   N_1747_i
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (3.536ns logic, 9.914ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  8.553ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.447ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y8.BQ       Tcko                  0.408   data_engine_block.engine_st(4)
                                                       data_engine_block.engine_st[4]
    SLICE_X30Y9.B5       net (fanout=6)        0.429   data_engine_block.engine_st(4)
    SLICE_X30Y9.B        Tilo                  0.203   N_444
                                                       data_engine_block.acam_adr_cnst_i_a2_0[3]
    SLICE_X30Y10.B1      net (fanout=1)        0.732   data_engine_block.acam_adr_cnst_i_a2_0(3)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X35Y18.D2      net (fanout=25)       2.402   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X35Y18.D       Tilo                  0.259   acam_config_8(19)
                                                       data_engine_block.dat_o_0_iv_0[16]
    SLICE_X33Y17.B1      net (fanout=1)        1.060   data_engine_block.dat_o_0_iv_0(16)
    SLICE_X33Y17.B       Tilo                  0.259   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNI47B34[16]
    Y7.O                 net (fanout=1)        3.242   N_1737_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     13.447ns (3.592ns logic, 9.855ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  8.553ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.447ns (Levels of Logic = 6)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X30Y10.A2      net (fanout=8)        0.834   data_engine_block.engine_st(1)
    SLICE_X30Y10.A       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr_cnst_i_a2_1[3]
    SLICE_X30Y10.B4      net (fanout=1)        0.377   data_engine_block.acam_adr_cnst_i_a2_1[3]/O
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    SLICE_X19Y22.B6      net (fanout=87)       1.990   acm_adr(3)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.447ns (3.519ns logic, 9.928ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  8.555ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(7) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.445ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X31Y22.D3      net (fanout=25)       2.562   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X31Y22.D       Tilo                  0.259   acam_config_3(7)
                                                       data_engine_block.dat_o_0_iv_0[7]
    SLICE_X31Y22.B2      net (fanout=1)        0.438   data_engine_block.dat_o_0_iv_0(7)
    SLICE_X31Y22.B       Tilo                  0.259   acam_config_3(7)
                                                       data_engine_block.dat_o_0_iv_2_0_RNI0GN64[7]
    AB12.O               net (fanout=1)        3.080   N_1746_i
    AB12.PAD             Tioop                 2.001   data_bus_io(7)
                                                       data_bus_io_iobuf[7]/OBUFT
                                                       data_bus_io(7)
    -------------------------------------------------  ---------------------------
    Total                                     13.445ns (3.484ns logic, 9.961ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  8.560ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.440ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X26Y11.A2      net (fanout=17)       1.530   data_engine_block.engine_st(6)
    SLICE_X26Y11.A       Tilo                  0.203   data_engine_block.dat_o_0_iv_0_a3_3_0(4)
                                                       data_engine_block.data_config_decoding.acam_data_wr63_6_m1_e
    SLICE_X30Y21.B6      net (fanout=51)       1.737   data_engine_block.data_config_decoding.acam_data_wr63_6_N_2
    SLICE_X30Y21.B       Tilo                  0.203   acam_config_4(7)
                                                       data_engine_block.data_config_decoding.acam_data_wr64_0_0_a2
    SLICE_X19Y27.B1      net (fanout=26)       2.158   data_engine_block.data_config_decoding.acam_data_wr64
    SLICE_X19Y27.B       Tilo                  0.259   data_engine_block.dat_o_0_iv_0(1)
                                                       data_engine_block.dat_o_0_iv_0[1]
    SLICE_X23Y24.B1      net (fanout=1)        1.005   data_engine_block.dat_o_0_iv_0(1)
    SLICE_X23Y24.B       Tilo                  0.259   acam_config_6_m(20)
                                                       data_engine_block.dat_o_0_iv_2_0_RNITBK74[1]
    Y6.O                 net (fanout=1)        3.638   N_1752_i
    Y6.PAD               Tioop                 2.001   data_bus_io(1)
                                                       data_bus_io_iobuf[1]/OBUFT
                                                       data_bus_io(1)
    -------------------------------------------------  ---------------------------
    Total                                     13.440ns (3.372ns logic, 10.068ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.562ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(5) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.438ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X19Y22.B5      net (fanout=67)       2.287   acm_adr(0)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.C2      net (fanout=25)       2.492   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.C       Tilo                  0.204   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_0[5]
    SLICE_X31Y20.B1      net (fanout=1)        0.528   data_engine_block.dat_o_0_iv_0(5)
    SLICE_X31Y20.B       Tilo                  0.259   acam_config_9_m(18)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIDEK04[5]
    AA12.O               net (fanout=1)        3.108   N_1748_i
    AA12.PAD             Tioop                 2.001   data_bus_io(5)
                                                       data_bus_io_iobuf[5]/OBUFT
                                                       data_bus_io(5)
    -------------------------------------------------  ---------------------------
    Total                                     13.438ns (3.429ns logic, 10.009ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.569ns (requirement - data path)
  Source:               data_engine_block.engine_st[0] (FF)
  Destination:          data_bus_io(27) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.431ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[0] to data_bus_io(27)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[0]
    SLICE_X28Y9.B2       net (fanout=13)       1.097   data_engine_block.engine_st(0)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    SLICE_X19Y22.B4      net (fanout=53)       2.289   acm_adr(2)
    SLICE_X19Y22.B       Tilo                  0.259   acam_config_4(27)
                                                       data_engine_block.data_config_decoding.acam_data_wr62_0_0_a2
    SLICE_X30Y20.A4      net (fanout=25)       2.348   data_engine_block.data_config_decoding.acam_data_wr62
    SLICE_X30Y20.A       Tilo                  0.203   acam_config_6(22)
                                                       data_engine_block.dat_o_0_iv_i_0[27]
    SLICE_X19Y20.B1      net (fanout=1)        1.033   data_engine_block.dat_o_0_iv_i_0(27)
    SLICE_X19Y20.B       Tilo                  0.259   acam_config_9_m(17)
                                                       data_engine_block.dat_o_0_iv_i_2_0_RNIRSTD3[27]
    AB4.O                net (fanout=1)        3.346   N_5431_i
    AB4.PAD              Tioop                 2.001   data_bus_io(27)
                                                       data_bus_io_iobuf[27]/OBUFT
                                                       data_bus_io(27)
    -------------------------------------------------  ---------------------------
    Total                                     13.431ns (3.318ns logic, 10.113ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.578ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      13.422ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    SLICE_X30Y21.B1      net (fanout=67)       1.682   acm_adr(0)
    SLICE_X30Y21.B       Tilo                  0.203   acam_config_4(7)
                                                       data_engine_block.data_config_decoding.acam_data_wr64_0_0_a2
    SLICE_X18Y27.A1      net (fanout=26)       2.045   data_engine_block.data_config_decoding.acam_data_wr64
    SLICE_X18Y27.A       Tilo                  0.203   data_engine_block.dat_o_0_iv_0(2)
                                                       data_engine_block.dat_o_0_iv_0[0]
    SLICE_X18Y24.D1      net (fanout=1)        1.341   data_engine_block.dat_o_0_iv_0(0)
    SLICE_X18Y24.D       Tilo                  0.203   acam_config_10(3)
                                                       data_engine_block.dat_o_0_iv_2_0_RNIVVF84[0]
    W6.O                 net (fanout=1)        3.444   N_1753_i
    W6.PAD               Tioop                 2.001   data_bus_io(0)
                                                       data_bus_io_iobuf[0]/OBUFT
                                                       data_bus_io(0)
    -------------------------------------------------  ---------------------------
    Total                                     13.422ns (3.316ns logic, 10.106ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1039_1 = MAXDELAY FROM TIMEGRP "from_1039_1" TO TIMEGRP 
"to_1039_0" 20 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1040_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1040_0" 22         ns;

 23 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.543ns.
--------------------------------------------------------------------------------
Slack:                  15.457ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.543ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.DQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[7]
    SLICE_X33Y9.D5       net (fanout=6)        0.638   data_engine_block.engine_st(7)
    SLICE_X33Y9.D        Tilo                  0.259   data_engine_block.engine_st(2)
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X30Y10.B3      net (fanout=4)        0.591   N_447
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (2.910ns logic, 3.633ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  15.587ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X30Y10.A2      net (fanout=8)        0.834   data_engine_block.engine_st(1)
    SLICE_X30Y10.A       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr_cnst_i_a2_1[3]
    SLICE_X30Y10.B4      net (fanout=1)        0.377   data_engine_block.acam_adr_cnst_i_a2_1[3]/O
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.798ns logic, 3.615ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  15.620ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.380ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y8.BQ       Tcko                  0.408   data_engine_block.engine_st(4)
                                                       data_engine_block.engine_st[4]
    SLICE_X30Y9.B5       net (fanout=6)        0.429   data_engine_block.engine_st(4)
    SLICE_X30Y9.B        Tilo                  0.203   N_444
                                                       data_engine_block.acam_adr_cnst_i_a2_0[3]
    SLICE_X30Y10.B1      net (fanout=1)        0.732   data_engine_block.acam_adr_cnst_i_a2_0(3)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      6.380ns (2.815ns logic, 3.565ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  15.670ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[2] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[2] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.DQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[2]
    SLICE_X28Y9.B5       net (fanout=6)        1.176   data_engine_block.config_adr_counter(2)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    Y15.O                net (fanout=53)       2.501   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (2.653ns logic, 3.677ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  15.720ns (requirement - data path)
  Source:               data_engine_block.engine_st[3] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[3] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.AQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[3]
    SLICE_X30Y9.B6       net (fanout=4)        0.346   data_engine_block.engine_st(3)
    SLICE_X30Y9.B        Tilo                  0.203   N_444
                                                       data_engine_block.acam_adr_cnst_i_a2_0[3]
    SLICE_X30Y10.B1      net (fanout=1)        0.732   data_engine_block.acam_adr_cnst_i_a2_0(3)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (2.798ns logic, 3.482ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  15.774ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.226ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.AQ       Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X30Y10.A3      net (fanout=7)        0.647   data_engine_block.engine_st(8)
    SLICE_X30Y10.A       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr_cnst_i_a2_1[3]
    SLICE_X30Y10.B4      net (fanout=1)        0.377   data_engine_block.acam_adr_cnst_i_a2_1[3]/O
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (2.798ns logic, 3.428ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  15.777ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X28Y9.B3       net (fanout=17)       1.069   data_engine_block.engine_st(6)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    Y15.O                net (fanout=53)       2.501   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (2.653ns logic, 3.570ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  15.784ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.216ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X31Y9.D1       net (fanout=17)       1.594   data_engine_block.engine_st(6)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=67)       1.915   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (2.707ns logic, 3.509ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  15.805ns (requirement - data path)
  Source:               data_engine_block.engine_st[0] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[0] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[0]
    SLICE_X28Y9.B2       net (fanout=13)       1.097   data_engine_block.engine_st(0)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    Y15.O                net (fanout=53)       2.501   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (2.597ns logic, 3.598ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  15.897ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.103ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.BQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[2]
    SLICE_X33Y9.D4       net (fanout=4)        0.254   data_engine_block.engine_st(2)
    SLICE_X33Y9.D        Tilo                  0.259   data_engine_block.engine_st(2)
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X30Y10.B3      net (fanout=4)        0.591   N_447
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (2.854ns logic, 3.249ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  15.943ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y8.BQ       Tcko                  0.408   data_engine_block.engine_st(4)
                                                       data_engine_block.engine_st[4]
    SLICE_X28Y9.B4       net (fanout=6)        0.942   data_engine_block.engine_st(4)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    Y15.O                net (fanout=53)       2.501   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (2.614ns logic, 3.443ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  15.977ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      6.023ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X29Y9.A3       net (fanout=17)       1.035   data_engine_block.engine_st(6)
    SLICE_X29Y9.A        Tilo                  0.259   acm_adr(1)
                                                       data_engine_block.acam_adr[1]
    U12.O                net (fanout=53)       2.281   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (2.707ns logic, 3.316ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  16.021ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[3] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.979ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[3] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.447   data_engine_block.config_adr_counter(6)
                                                       data_engine_block.config_adr_counter[3]
    SLICE_X30Y10.B5      net (fanout=12)       0.924   data_engine_block.config_adr_counter(3)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (2.651ns logic, 3.328ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  16.091ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.909ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.DQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X28Y9.B6       net (fanout=11)       0.811   data_engine_block.engine_st(5)
    SLICE_X28Y9.B        Tilo                  0.205   acm_adr(2)
                                                       data_engine_block.acam_adr[2]
    Y15.O                net (fanout=53)       2.501   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (2.597ns logic, 3.312ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  16.115ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.CQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X29Y9.A2       net (fanout=13)       0.897   data_engine_block.config_adr_counter(1)
    SLICE_X29Y9.A        Tilo                  0.259   acm_adr(1)
                                                       data_engine_block.acam_adr[1]
    U12.O                net (fanout=53)       2.281   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (2.707ns logic, 3.178ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  16.185ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.815ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X29Y9.A4       net (fanout=8)        0.883   data_engine_block.engine_st(1)
    SLICE_X29Y9.A        Tilo                  0.259   acm_adr(1)
                                                       data_engine_block.acam_adr[1]
    U12.O                net (fanout=53)       2.281   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (2.651ns logic, 3.164ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  16.208ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[0] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[0] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   data_engine_block.config_adr_counter(2)
                                                       data_engine_block.config_adr_counter[0]
    SLICE_X31Y9.D3       net (fanout=13)       1.170   data_engine_block.config_adr_counter(0)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=67)       1.915   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (2.707ns logic, 3.085ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  16.257ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.DQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X29Y9.A6       net (fanout=11)       0.811   data_engine_block.engine_st(5)
    SLICE_X29Y9.A        Tilo                  0.259   acm_adr(1)
                                                       data_engine_block.acam_adr[1]
    U12.O                net (fanout=53)       2.281   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (2.651ns logic, 3.092ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  16.330ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.DQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X30Y10.B2      net (fanout=11)       0.671   data_engine_block.engine_st(5)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (2.595ns logic, 3.075ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  16.399ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[6]
    SLICE_X30Y10.B6      net (fanout=17)       0.546   data_engine_block.engine_st(6)
    SLICE_X30Y10.B       Tilo                  0.203   N_2288
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=87)       2.404   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (2.651ns logic, 2.950ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  16.779ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      5.221ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.DQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X31Y9.D4       net (fanout=11)       0.655   data_engine_block.engine_st(5)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=67)       1.915   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (2.651ns logic, 2.570ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  17.017ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.DQ       Tcko                  0.447   data_engine_block.engine_st(7)
                                                       data_engine_block.engine_st[7]
    SLICE_X31Y9.D6       net (fanout=6)        0.361   data_engine_block.engine_st(7)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=67)       1.915   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (2.707ns logic, 2.276ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  17.020ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.BQ       Tcko                  0.391   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[2]
    SLICE_X31Y9.D5       net (fanout=4)        0.414   data_engine_block.engine_st(2)
    SLICE_X31Y9.D        Tilo                  0.259   acm_adr(0)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=67)       1.915   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (2.651ns logic, 2.329ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1041_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" THRU 
TIMEGRP         "thru_1041_0" TO TIMEGRP "tdc_clk_p_i_rise" 16 ns;

 13704 paths analyzed, 925 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  13.032ns.
--------------------------------------------------------------------------------
Slack:                  2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.936ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X11Y18.D3      net (fanout=213)      7.729   csr_adr(0)
    SLICE_X11Y18.D       Tilo                  0.259   N_307_0
                                                       data_engine_block.acam_config_rdbk_0_RNI1H1E[3]
    SLICE_X27Y36.A2      net (fanout=1)        2.518   N_307_0
    SLICE_X27Y36.A       Tilo                  0.259   acam_config_rdbk_4(3)
                                                       csr_adr_keep_RNIV5CT1[1]
    SLICE_X27Y36.D3      net (fanout=1)        0.316   csr_adr_keep_RNIV5CT1[1]/O
    SLICE_X27Y36.D       Tilo                  0.259   acam_config_rdbk_4(3)
                                                       data_engine_block.acam_config_rdbk_9_RNIH90I5[3]
    SLICE_X30Y37.B4      net (fanout=1)        0.899   N_212
    SLICE_X30Y37.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(5)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_190_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3]
    -------------------------------------------------  ---------------------------
    Total                                     12.936ns (1.474ns logic, 11.462ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X11Y17.D1      net (fanout=213)      7.854   csr_adr(0)
    SLICE_X11Y17.D       Tilo                  0.259   acam_config_rdbk_1(3)
                                                       data_engine_block.acam_config_rdbk_3_RNI79P7[3]
    SLICE_X27Y36.A3      net (fanout=1)        2.193   N_215
    SLICE_X27Y36.A       Tilo                  0.259   acam_config_rdbk_4(3)
                                                       csr_adr_keep_RNIV5CT1[1]
    SLICE_X27Y36.D3      net (fanout=1)        0.316   csr_adr_keep_RNIV5CT1[1]/O
    SLICE_X27Y36.D       Tilo                  0.259   acam_config_rdbk_4(3)
                                                       data_engine_block.acam_config_rdbk_9_RNIH90I5[3]
    SLICE_X30Y37.B4      net (fanout=1)        0.899   N_212
    SLICE_X30Y37.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(5)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_190_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3]
    -------------------------------------------------  ---------------------------
    Total                                     12.736ns (1.474ns logic, 11.262ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  3.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X14Y26.A4      net (fanout=213)      7.698   csr_adr(0)
    SLICE_X14Y26.A       Tilo                  0.203   acam_config_8(11)
                                                       reg_control_block.reg_dat_o_19[8]
    SLICE_X14Y26.B6      net (fanout=1)        0.118   reg_control_block.reg_dat_o_19[8]/O
    SLICE_X14Y26.B       Tilo                  0.203   acam_config_8(11)
                                                       reg_control_block.reg_dat_o_28[8]
    SLICE_X17Y28.A4      net (fanout=1)        0.696   N_1435
    SLICE_X17Y28.A       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       reg_control_block.reg_dat_o_29[8]
    SLICE_X17Y28.D4      net (fanout=1)        0.402   reg_control_block.reg_dat_o_29[8]/O
    SLICE_X17Y28.D       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       reg_control_block.reg_dat_o_31[8]
    SLICE_X35Y37.C3      net (fanout=1)        2.024   N_1534
    SLICE_X35Y37.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(9)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_185_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8]
    -------------------------------------------------  ---------------------------
    Total                                     12.592ns (1.654ns logic, 10.938ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X23Y13.A3      net (fanout=213)      7.492   csr_adr(0)
    SLICE_X23Y13.A       Tilo                  0.259   acam_start01(7)
                                                       reg_control_block.reg_dat_o_21[6]
    SLICE_X29Y37.A1      net (fanout=1)        2.517   N_4227
    SLICE_X29Y37.A       Tilo                  0.259   N_135_0
                                                       reg_control_block.reg_dat_o_21_RNIVFM52[6]
    SLICE_X29Y37.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_21_RNIVFM52[6]/O
    SLICE_X29Y37.D       Tilo                  0.259   N_135_0
                                                       reg_control_block.reg_dat_o_9_lut6_2_RNIG2PR5[23]
    SLICE_X35Y37.A6      net (fanout=1)        0.732   N_135_0
    SLICE_X35Y37.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(9)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_187_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6]
    -------------------------------------------------  ---------------------------
    Total                                     12.564ns (1.507ns logic, 11.057ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  3.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.CQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X35Y11.B4      net (fanout=179)      7.301   csr_adr(2)
    SLICE_X35Y11.B       Tilo                  0.259   acam_config_rdbk_7(23)
                                                       data_engine_block.acam_config_rdbk_3_RNIOGF4[20]
    SLICE_X32Y17.B1      net (fanout=1)        1.321   N_4183
    SLICE_X32Y17.B       Tilo                  0.205   acam_status(23)
                                                       reg_control_block.reg_dat_o_11_RNI0JJR[20]
    SLICE_X32Y17.A5      net (fanout=1)        0.169   reg_control_block.reg_dat_o_11_RNI0JJR[20]/O
    SLICE_X32Y17.A       Tilo                  0.205   acam_status(23)
                                                       csr_adr_keep_RNIDVJ62[0]
    SLICE_X32Y17.D3      net (fanout=1)        0.277   csr_adr_keep_RNIDVJ62[0]/O
    SLICE_X32Y17.D       Tilo                  0.205   acam_status(23)
                                                       data_engine_block.acam_config_rdbk_9_RNIRMJK4[20]
    SLICE_X36Y35.D1      net (fanout=1)        1.848   N_160_0
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_58_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20]
    -------------------------------------------------  ---------------------------
    Total                                     12.539ns (1.623ns logic, 10.916ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  3.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[21] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.CQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X32Y11.C4      net (fanout=179)      7.506   csr_adr(2)
    SLICE_X32Y11.C       Tilo                  0.205   acam_config_rdbk_0(23)
                                                       reg_control_block.reg_dat_o_25mux_RNO_2[21]
    SLICE_X32Y11.A1      net (fanout=1)        0.451   N_526_i
    SLICE_X32Y11.BMUX    Topab                 0.376   acam_config_rdbk_0(23)
                                                       N_526_i_rt
                                                       reg_control_block.reg_dat_o_25mux_RNO_0[21]
                                                       reg_control_block.reg_dat_o_25mux[21]
    SLICE_X32Y22.D2      net (fanout=1)        1.507   N_3298
    SLICE_X32Y22.D       Tilo                  0.205   N_1547
                                                       reg_control_block.reg_dat_o_31[21]
    SLICE_X42Y34.A4      net (fanout=1)        1.431   N_1547
    SLICE_X42Y34.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(23)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_57_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[21]
    -------------------------------------------------  ---------------------------
    Total                                     12.430ns (1.535ns logic, 10.895ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.425ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.CQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X40Y37.D2      net (fanout=179)      5.388   csr_adr(2)
    SLICE_X40Y37.D       Tilo                  0.205   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(28)
                                                       csr_adr_keep_RNIJJIC[5]
    SLICE_X32Y17.D1      net (fanout=33)       4.030   reg_control_block.reg_dat_o_sn_N_22
    SLICE_X32Y17.D       Tilo                  0.205   acam_status(23)
                                                       data_engine_block.acam_config_rdbk_9_RNIRMJK4[20]
    SLICE_X36Y35.D1      net (fanout=1)        1.848   N_160_0
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_58_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20]
    -------------------------------------------------  ---------------------------
    Total                                     12.425ns (1.159ns logic, 11.266ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.551 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X16Y12.BX      net (fanout=213)      7.816   csr_adr(0)
    SLICE_X16Y12.BMUX    Tbxb                  0.144   N_505
                                                       reg_control_block.reg_dat_o_31_RNO[14]
    SLICE_X24Y24.D3      net (fanout=1)        1.712   N_182
    SLICE_X24Y24.D       Tilo                  0.205   acam_config_rdbk_5(15)
                                                       reg_control_block.reg_dat_o_31[14]
    SLICE_X39Y34.C3      net (fanout=1)        1.728   N_1540
    SLICE_X39Y34.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(15)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    -------------------------------------------------  ---------------------------
    Total                                     12.335ns (1.079ns logic, 11.256ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack:                  3.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.BQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X20Y9.D2       net (fanout=260)      7.706   csr_adr(1)
    SLICE_X20Y9.BMUX     Topdb                 0.366   acam_ififo2(19)
                                                       reg_control_block.reg_dat_o_25mux_RNO[18]_ML_MUXF7_LUT
                                                       reg_control_block.reg_dat_o_25muxnet_0(18)_rt
                                                       reg_control_block.reg_dat_o_25mux[18]
    SLICE_X35Y22.D5      net (fanout=1)        1.732   N_3120
    SLICE_X35Y22.D       Tilo                  0.259   N_1544
                                                       reg_control_block.reg_dat_o_31[18]
    SLICE_X36Y35.B3      net (fanout=1)        1.400   N_1544
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_60_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18]
    -------------------------------------------------  ---------------------------
    Total                                     12.212ns (1.374ns logic, 10.838ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  3.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[15] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.551 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X15Y13.C5      net (fanout=213)      7.555   csr_adr(0)
    SLICE_X15Y13.C       Tilo                  0.259   N_4178
                                                       reg_control_block.reg_dat_o_11_RNIMJMR[15]
    SLICE_X25Y31.A4      net (fanout=1)        1.875   N_400_0
    SLICE_X25Y31.A       Tilo                  0.259   N_8634
                                                       reg_control_block.reg_dat_o_11_RNIUS7I4[15]
    SLICE_X25Y31.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_11_RNIUS7I4[15]/O
    SLICE_X25Y31.D       Tilo                  0.259   N_8634
                                                       reg_control_block.reg_dat_o_14_lut6_2_RNIN08E8[6]
    SLICE_X39Y34.D6      net (fanout=1)        0.937   N_8634
    SLICE_X39Y34.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(15)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_178_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[15]
    -------------------------------------------------  ---------------------------
    Total                                     12.190ns (1.507ns logic, 10.683ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  3.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.158ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X33Y11.B2      net (fanout=213)      7.012   csr_adr(0)
    SLICE_X33Y11.B       Tilo                  0.259   acam_ififo1(23)
                                                       data_engine_block.acam_config_rdbk_0_RNIJJII[23]
    SLICE_X30Y33.A1      net (fanout=1)        2.446   N_367_0
    SLICE_X30Y33.A       Tilo                  0.203   N_181_0
                                                       reg_control_block.reg_dat_o_21_RNIQ2S82[23]
    SLICE_X30Y33.D3      net (fanout=1)        0.296   reg_control_block.reg_dat_o_21_RNIQ2S82[23]/O
    SLICE_X30Y33.D       Tilo                  0.203   N_181_0
                                                       reg_control_block.reg_dat_o_9_lut6_2_RNI7RB37[23]
    SLICE_X42Y34.C6      net (fanout=1)        0.990   N_181_0
    SLICE_X42Y34.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(23)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_55_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23]
    -------------------------------------------------  ---------------------------
    Total                                     12.158ns (1.414ns logic, 10.744ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  3.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X23Y15.C6      net (fanout=213)      7.167   csr_adr(0)
    SLICE_X23Y15.C       Tilo                  0.259   acam_config_rdbk_3(7)
                                                       data_engine_block.acam_config_rdbk_0_RNID92E[6]
    SLICE_X29Y37.A4      net (fanout=1)        2.363   N_316_0
    SLICE_X29Y37.A       Tilo                  0.259   N_135_0
                                                       reg_control_block.reg_dat_o_21_RNIVFM52[6]
    SLICE_X29Y37.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_21_RNIVFM52[6]/O
    SLICE_X29Y37.D       Tilo                  0.259   N_135_0
                                                       reg_control_block.reg_dat_o_9_lut6_2_RNIG2PR5[23]
    SLICE_X35Y37.A6      net (fanout=1)        0.732   N_135_0
    SLICE_X35Y37.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(9)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_187_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6]
    -------------------------------------------------  ---------------------------
    Total                                     12.085ns (1.507ns logic, 10.578ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  3.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.BQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X20Y10.D5      net (fanout=260)      7.272   csr_adr(1)
    SLICE_X20Y10.BMUX    Topdb                 0.366   N_4180_i
                                                       reg_control_block.reg_dat_o_25mux_RNO[17]_ML_MUXF7_LUT
                                                       reg_control_block.reg_dat_o_25muxnet_0(17)_rt
                                                       reg_control_block.reg_dat_o_25mux[17]
    SLICE_X31Y23.D5      net (fanout=1)        1.686   N_3119
    SLICE_X31Y23.D       Tilo                  0.259   acam_config_0(7)
                                                       reg_control_block.reg_dat_o_31[17]
    SLICE_X36Y35.A1      net (fanout=1)        1.716   N_1543
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_61_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    -------------------------------------------------  ---------------------------
    Total                                     12.048ns (1.374ns logic, 10.674ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  3.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.BQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X22Y8.C5       net (fanout=260)      7.684   csr_adr(1)
    SLICE_X22Y8.BMUX     Topcb                 0.386   N_4311
                                                       reg_control_block.reg_dat_o_11_RNIHCBF[19]_ML_MUXF7_LUT
                                                       m402muxnet_0_rt
                                                       csr_adr_keep_RNIL7ST[0]
    SLICE_X35Y25.D6      net (fanout=1)        1.786   N_403_0
    SLICE_X35Y25.D       Tilo                  0.259   N_154_0
                                                       csr_adr_keep_RNI807S5[0]
    SLICE_X36Y35.C3      net (fanout=1)        1.177   N_154_0
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_59_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19]
    -------------------------------------------------  ---------------------------
    Total                                     12.041ns (1.394ns logic, 10.647ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  3.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X15Y25.A3      net (fanout=213)      7.738   csr_adr(0)
    SLICE_X15Y25.A       Tilo                  0.259   acam_config_3(11)
                                                       reg_control_block.reg_dat_o_16[9]
    SLICE_X16Y28.A1      net (fanout=1)        0.981   N_1051
    SLICE_X16Y28.A       Tilo                  0.205   N_1535
                                                       reg_control_block.reg_dat_o_29[9]
    SLICE_X16Y28.D3      net (fanout=1)        0.277   reg_control_block.reg_dat_o_29[9]/O
    SLICE_X16Y28.D       Tilo                  0.205   N_1535
                                                       reg_control_block.reg_dat_o_31[9]
    SLICE_X35Y37.D6      net (fanout=1)        1.621   N_1535
    SLICE_X35Y37.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(9)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_184_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9]
    -------------------------------------------------  ---------------------------
    Total                                     12.016ns (1.399ns logic, 10.617ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  3.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26] (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.548 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X17Y24.B2      net (fanout=213)      8.093   csr_adr(0)
    SLICE_X17Y24.B       Tilo                  0.259   N_3648
                                                       reg_control_block.acam_config_0_RNIRNN31[26]
    SLICE_X17Y24.A5      net (fanout=1)        0.187   N_3648
    SLICE_X17Y24.A       Tilo                  0.259   N_3648
                                                       csr_adr_keep_RNI6LBU2[2]
    SLICE_X21Y30.D6      net (fanout=1)        0.836   N_646_0
    SLICE_X21Y30.D       Tilo                  0.259   acam_config_rdbk_6(27)
                                                       csr_adr_keep_RNIEV9R7[0]
    SLICE_X36Y36.B3      net (fanout=1)        1.359   N_169_0
    SLICE_X36Y36.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(27)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_52_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]
    -------------------------------------------------  ---------------------------
    Total                                     12.001ns (1.526ns logic, 10.475ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[27] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.995ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.548 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X20Y20.C4      net (fanout=213)      7.724   csr_adr(0)
    SLICE_X20Y20.C       Tilo                  0.205   N_2343
                                                       reg_control_block.reg_dat_o_14_i_m2[27]
    SLICE_X20Y20.A1      net (fanout=1)        0.451   N_2343
    SLICE_X20Y20.BMUX    Topab                 0.376   N_2343
                                                       N_2343_rt
                                                       reg_control_block.reg_dat_o_26mux_RNO_0[27]
                                                       reg_control_block.reg_dat_o_26mux[27]
    SLICE_X20Y30.D2      net (fanout=1)        1.103   N_1390
    SLICE_X20Y30.D       Tilo                  0.205   N_1553
                                                       reg_control_block.reg_dat_o_31[27]
    SLICE_X36Y36.C6      net (fanout=1)        1.182   N_1553
    SLICE_X36Y36.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(27)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_51_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[27]
    -------------------------------------------------  ---------------------------
    Total                                     11.995ns (1.535ns logic, 10.460ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  3.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.BQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X20Y10.AX      net (fanout=260)      7.397   csr_adr(1)
    SLICE_X20Y10.BMUX    Taxb                  0.181   N_4180_i
                                                       reg_control_block.reg_dat_o_25mux_RNO_0[17]
                                                       reg_control_block.reg_dat_o_25mux[17]
    SLICE_X31Y23.D5      net (fanout=1)        1.686   N_3119
    SLICE_X31Y23.D       Tilo                  0.259   acam_config_0(7)
                                                       reg_control_block.reg_dat_o_31[17]
    SLICE_X36Y35.A1      net (fanout=1)        1.716   N_1543
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_61_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    -------------------------------------------------  ---------------------------
    Total                                     11.988ns (1.189ns logic, 10.799ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[2] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X10Y17.BX      net (fanout=213)      7.912   csr_adr(0)
    SLICE_X10Y17.BMUX    Tbxb                  0.157   acam_config_rdbk_0(3)
                                                       reg_control_block.reg_dat_o_31_RNO[2]
    SLICE_X23Y30.D5      net (fanout=1)        1.681   N_164
    SLICE_X23Y30.D       Tilo                  0.259   N_1528
                                                       reg_control_block.reg_dat_o_31[2]
    SLICE_X30Y37.A3      net (fanout=1)        1.249   N_1528
    SLICE_X30Y37.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(5)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_191_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[2]
    -------------------------------------------------  ---------------------------
    Total                                     11.955ns (1.113ns logic, 10.842ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.947ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.CQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X40Y37.D2      net (fanout=179)      5.388   csr_adr(2)
    SLICE_X40Y37.D       Tilo                  0.205   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(28)
                                                       csr_adr_keep_RNIJJIC[5]
    SLICE_X17Y28.D2      net (fanout=33)       3.341   reg_control_block.reg_dat_o_sn_N_22
    SLICE_X17Y28.D       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       reg_control_block.reg_dat_o_31[8]
    SLICE_X35Y37.C3      net (fanout=1)        2.024   N_1534
    SLICE_X35Y37.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(9)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_185_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8]
    -------------------------------------------------  ---------------------------
    Total                                     11.947ns (1.194ns logic, 10.753ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  3.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X14Y26.C5      net (fanout=213)      7.608   csr_adr(0)
    SLICE_X14Y26.C       Tilo                  0.204   acam_config_8(11)
                                                       reg_control_block.reg_dat_o_19[9]
    SLICE_X14Y26.D5      net (fanout=1)        0.195   reg_control_block.reg_dat_o_19[9]/O
    SLICE_X14Y26.D       Tilo                  0.203   acam_config_8(11)
                                                       reg_control_block.reg_dat_o_28[9]
    SLICE_X16Y28.A3      net (fanout=1)        0.668   N_1436
    SLICE_X16Y28.A       Tilo                  0.205   N_1535
                                                       reg_control_block.reg_dat_o_29[9]
    SLICE_X16Y28.D3      net (fanout=1)        0.277   reg_control_block.reg_dat_o_29[9]/O
    SLICE_X16Y28.D       Tilo                  0.205   N_1535
                                                       reg_control_block.reg_dat_o_31[9]
    SLICE_X35Y37.D6      net (fanout=1)        1.621   N_1535
    SLICE_X35Y37.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(9)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_184_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9]
    -------------------------------------------------  ---------------------------
    Total                                     11.916ns (1.547ns logic, 10.369ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  3.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.551 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X14Y12.BX      net (fanout=213)      7.653   csr_adr(0)
    SLICE_X14Y12.BMUX    Tbxb                  0.157   acam_config_rdbk_7(15)
                                                       reg_control_block.reg_dat_o_31_RNO[13]
    SLICE_X25Y25.D6      net (fanout=1)        1.519   N_179
    SLICE_X25Y25.D       Tilo                  0.259   acam_config_6(14)
                                                       reg_control_block.reg_dat_o_31[13]
    SLICE_X39Y34.B4      net (fanout=1)        1.600   N_1539
    SLICE_X39Y34.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(15)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    -------------------------------------------------  ---------------------------
    Total                                     11.918ns (1.146ns logic, 10.772ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  4.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.551 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.BQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X16Y12.D2      net (fanout=260)      7.169   csr_adr(1)
    SLICE_X16Y12.BMUX    Topdb                 0.366   N_505
                                                       reg_control_block.reg_dat_o_31_RNO_0[14]_ML_MUXF7_LUT
                                                       m181muxnet_0_rt
                                                       reg_control_block.reg_dat_o_31_RNO[14]
    SLICE_X24Y24.D3      net (fanout=1)        1.712   N_182
    SLICE_X24Y24.D       Tilo                  0.205   acam_config_rdbk_5(15)
                                                       reg_control_block.reg_dat_o_31[14]
    SLICE_X39Y34.C3      net (fanout=1)        1.728   N_1540
    SLICE_X39Y34.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(15)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    -------------------------------------------------  ---------------------------
    Total                                     11.910ns (1.301ns logic, 10.609ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.DQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X22Y8.D2       net (fanout=133)      6.906   csr_adr(3)
    SLICE_X22Y8.D        Tilo                  0.203   N_4311
                                                       reg_control_block.reg_dat_o_8[19]
    SLICE_X22Y8.B1       net (fanout=1)        0.465   N_4311
    SLICE_X22Y8.BMUX     Topbb                 0.361   N_4311
                                                       N_4311_rt
                                                       reg_control_block.reg_dat_o_8_RNIUNDC[19]
                                                       csr_adr_keep_RNIL7ST[0]
    SLICE_X35Y25.D6      net (fanout=1)        1.786   N_403_0
    SLICE_X35Y25.D       Tilo                  0.259   N_154_0
                                                       csr_adr_keep_RNI807S5[0]
    SLICE_X36Y35.C3      net (fanout=1)        1.177   N_154_0
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_59_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19]
    -------------------------------------------------  ---------------------------
    Total                                     11.906ns (1.572ns logic, 10.334ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  4.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.CQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X20Y9.C1       net (fanout=179)      6.732   csr_adr(2)
    SLICE_X20Y9.C        Tilo                  0.205   acam_ififo2(19)
                                                       reg_control_block.reg_dat_o_25mux_RNO_2[18]
    SLICE_X20Y9.A1       net (fanout=1)        0.451   N_4181_i
    SLICE_X20Y9.BMUX     Topab                 0.376   acam_ififo2(19)
                                                       N_4181_i_rt
                                                       reg_control_block.reg_dat_o_25mux_RNO_0[18]
                                                       reg_control_block.reg_dat_o_25mux[18]
    SLICE_X35Y22.D5      net (fanout=1)        1.732   N_3120
    SLICE_X35Y22.D       Tilo                  0.259   N_1544
                                                       reg_control_block.reg_dat_o_31[18]
    SLICE_X36Y35.B3      net (fanout=1)        1.400   N_1544
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_60_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18]
    -------------------------------------------------  ---------------------------
    Total                                     11.904ns (1.589ns logic, 10.315ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  4.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.548 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X17Y20.C4      net (fanout=213)      7.272   csr_adr(0)
    SLICE_X17Y20.C       Tilo                  0.259   acam_start01(27)
                                                       reg_control_block.reg_dat_o_21[26]
    SLICE_X21Y30.A4      net (fanout=1)        1.424   N_2176
    SLICE_X21Y30.A       Tilo                  0.259   acam_config_rdbk_6(27)
                                                       reg_control_block.reg_dat_o_21_RNIE3292[26]
    SLICE_X21Y30.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_21_RNIE3292[26]/O
    SLICE_X21Y30.D       Tilo                  0.259   acam_config_rdbk_6(27)
                                                       csr_adr_keep_RNIEV9R7[0]
    SLICE_X36Y36.B3      net (fanout=1)        1.359   N_169_0
    SLICE_X36Y36.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(27)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_52_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]
    -------------------------------------------------  ---------------------------
    Total                                     11.897ns (1.526ns logic, 10.371ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  4.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.883ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X33Y20.D3      net (fanout=213)      6.884   csr_adr(0)
    SLICE_X33Y20.D       Tilo                  0.259   acam_config_10(7)
                                                       reg_control_block.reg_dat_o_16[17]
    SLICE_X31Y23.A1      net (fanout=1)        1.441   N_1059
    SLICE_X31Y23.A       Tilo                  0.259   acam_config_0(7)
                                                       reg_control_block.reg_dat_o_29[17]
    SLICE_X31Y23.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_29[17]/O
    SLICE_X31Y23.D       Tilo                  0.259   acam_config_0(7)
                                                       reg_control_block.reg_dat_o_31[17]
    SLICE_X36Y35.A1      net (fanout=1)        1.716   N_1543
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_61_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    -------------------------------------------------  ---------------------------
    Total                                     11.883ns (1.526ns logic, 10.357ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  4.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[22] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.850ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.DQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X30Y18.D2      net (fanout=133)      7.420   csr_adr(3)
    SLICE_X30Y18.D       Tilo                  0.203   N_2270
                                                       reg_control_block.reg_dat_o_20_i_m2_0[22]
    SLICE_X32Y18.D6      net (fanout=1)        0.412   N_2270
    SLICE_X32Y18.D       Tilo                  0.205   acam_config_rdbk_10(23)
                                                       reg_control_block.reg_dat_o_28[22]
    SLICE_X36Y21.A3      net (fanout=1)        0.706   N_1449
    SLICE_X36Y21.A       Tilo                  0.205   N_1548
                                                       reg_control_block.reg_dat_o_29[22]
    SLICE_X36Y21.D5      net (fanout=1)        0.305   reg_control_block.reg_dat_o_29[22]/O
    SLICE_X36Y21.D       Tilo                  0.205   N_1548
                                                       reg_control_block.reg_dat_o_31[22]
    SLICE_X42Y34.B4      net (fanout=1)        1.440   N_1548
    SLICE_X42Y34.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(23)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_56_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[22]
    -------------------------------------------------  ---------------------------
    Total                                     11.850ns (1.567ns logic, 10.283ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  4.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X20Y10.BX      net (fanout=213)      7.282   csr_adr(0)
    SLICE_X20Y10.BMUX    Tbxb                  0.144   N_4180_i
                                                       reg_control_block.reg_dat_o_25mux[17]
    SLICE_X31Y23.D5      net (fanout=1)        1.686   N_3119
    SLICE_X31Y23.D       Tilo                  0.259   acam_config_0(7)
                                                       reg_control_block.reg_dat_o_31[17]
    SLICE_X36Y35.A1      net (fanout=1)        1.716   N_1543
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_61_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    -------------------------------------------------  ---------------------------
    Total                                     11.836ns (1.152ns logic, 10.684ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  4.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.550 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.CQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X20Y10.C6      net (fanout=179)      6.388   csr_adr(2)
    SLICE_X20Y10.C       Tilo                  0.205   N_4180_i
                                                       reg_control_block.reg_dat_o_25mux_RNO_2[17]
    SLICE_X20Y10.A1      net (fanout=1)        0.451   N_4180_i
    SLICE_X20Y10.BMUX    Topab                 0.376   N_4180_i
                                                       N_4180_i_rt
                                                       reg_control_block.reg_dat_o_25mux_RNO_0[17]
                                                       reg_control_block.reg_dat_o_25mux[17]
    SLICE_X31Y23.D5      net (fanout=1)        1.686   N_3119
    SLICE_X31Y23.D       Tilo                  0.259   acam_config_0(7)
                                                       reg_control_block.reg_dat_o_31[17]
    SLICE_X36Y35.A1      net (fanout=1)        1.716   N_1543
    SLICE_X36Y35.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(20)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_61_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]
    -------------------------------------------------  ---------------------------
    Total                                     11.830ns (1.589ns logic, 10.241ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  4.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.548 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.AQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X15Y19.D4      net (fanout=213)      7.191   csr_adr(0)
    SLICE_X15Y19.D       Tilo                  0.259   acam_config_rdbk_1(27)
                                                       data_engine_block.acam_config_rdbk_0_RNIVBJI[26]
    SLICE_X21Y30.A3      net (fanout=1)        1.406   N_376_0
    SLICE_X21Y30.A       Tilo                  0.259   acam_config_rdbk_6(27)
                                                       reg_control_block.reg_dat_o_21_RNIE3292[26]
    SLICE_X21Y30.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_21_RNIE3292[26]/O
    SLICE_X21Y30.D       Tilo                  0.259   acam_config_rdbk_6(27)
                                                       csr_adr_keep_RNIEV9R7[0]
    SLICE_X36Y36.B3      net (fanout=1)        1.359   N_169_0
    SLICE_X36Y36.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(27)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_52_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]
    -------------------------------------------------  ---------------------------
    Total                                     11.798ns (1.526ns logic, 10.272ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  4.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[4] (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.DQ      Tcko                  0.408   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X31Y18.A4      net (fanout=133)      7.231   csr_adr(3)
    SLICE_X31Y18.A       Tilo                  0.259   acam_config_5(23)
                                                       reg_control_block.reg_dat_o_5[4]
    SLICE_X35Y18.B1      net (fanout=1)        0.647   N_692
    SLICE_X35Y18.B       Tilo                  0.259   acam_config_8(19)
                                                       reg_control_block.reg_dat_o_28[4]
    SLICE_X30Y31.A2      net (fanout=1)        1.454   N_1431
    SLICE_X30Y31.A       Tilo                  0.203   N_1530
                                                       reg_control_block.reg_dat_o_29[4]
    SLICE_X30Y31.D3      net (fanout=1)        0.296   reg_control_block.reg_dat_o_29[4]/O
    SLICE_X30Y31.D       Tilo                  0.203   N_1530
                                                       reg_control_block.reg_dat_o_31[4]
    SLICE_X30Y37.C6      net (fanout=1)        0.528   N_1530
    SLICE_X30Y37.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(5)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_189_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[4]
    -------------------------------------------------  ---------------------------
    Total                                     11.777ns (1.621ns logic, 10.156ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1042_0_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.001ns (data path)
  Source:               spec_aux0_i (PAD)
  Destination:          spec_aux3_o_1 (FF)
  Data Path Delay:      4.001ns (Levels of Logic = 2)
  Destination Clock:    spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux0_i to spec_aux3_o_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    C22.I                   Tiopi                 1.150   spec_aux0_i
                                                          spec_aux0_i
                                                          spec_aux0_i_ibuf
                                                          ProtoComp381.IMUX.31
    ILOGIC_X27Y90.D         net (fanout=1)        0.117   spec_aux0_i_c_direct
    ILOGIC_X27Y90.FABRICOUT Tidi                  0.942   spec_aux0_i_c
                                                          ProtoComp410.D2OBYP_SRC
    OLOGIC_X27Y85.D1        net (fanout=1)        0.989   spec_aux0_i_c
    OLOGIC_X27Y85.CLK0      Todck                 0.803   spec_aux2_o_c
                                                          spec_aux3_o_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.001ns (2.895ns logic, 1.106ns route)
                                                          (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Delay:                  2.453ns (data path)
  Source:               spec_aux0_i (PAD)
  Destination:          spec_aux3_o_1_oreg (FF)
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Destination Clock:    spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux0_i to spec_aux3_o_1_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 1.150   spec_aux0_i
                                                       spec_aux0_i
                                                       spec_aux0_i_ibuf
                                                       ProtoComp381.IMUX.31
    ILOGIC_X27Y90.D      net (fanout=1)        0.117   spec_aux0_i_c_direct
    ILOGIC_X27Y90.CLK0   Tidock                1.186   spec_aux0_i_c
                                                       ProtoComp410.D2OFFBYP_SRC
                                                       spec_aux3_o_1_oreg
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (2.336ns logic, 0.117ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1043_0_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.098ns (data path)
  Source:               spec_aux1_i (PAD)
  Destination:          spec_aux5_o_1 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux1_i to spec_aux5_o_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    D21.I                   Tiopi                 1.150   spec_aux1_i
                                                          spec_aux1_i
                                                          spec_aux1_i_ibuf
                                                          ProtoComp381.IMUX.32
    ILOGIC_X27Y87.D         net (fanout=1)        0.184   spec_aux1_i_c_direct
    ILOGIC_X27Y87.FABRICOUT Tidi                  0.942   spec_aux1_i_c
                                                          ProtoComp410.D2OBYP_SRC.1
    OLOGIC_X27Y115.D1       net (fanout=1)        2.019   spec_aux1_i_c
    OLOGIC_X27Y115.CLK0     Todck                 0.803   spec_aux4_o_c
                                                          spec_aux5_o_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.098ns (2.895ns logic, 2.203ns route)
                                                          (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Delay:                  2.520ns (data path)
  Source:               spec_aux1_i (PAD)
  Destination:          spec_aux5_o_1_oreg (FF)
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux1_i to spec_aux5_o_1_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D21.I                Tiopi                 1.150   spec_aux1_i
                                                       spec_aux1_i
                                                       spec_aux1_i_ibuf
                                                       ProtoComp381.IMUX.32
    ILOGIC_X27Y87.D      net (fanout=1)        0.184   spec_aux1_i_c_direct
    ILOGIC_X27Y87.CLK0   Tidock                1.186   spec_aux1_i_c
                                                       ProtoComp410.D2OFFBYP_SRC.1
                                                       spec_aux5_o_1_oreg
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (2.336ns logic, 0.184ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1044_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.056ns (data path)
  Source:               spec_aux3_o_1 (FF)
  Destination:          spec_aux2_o (PAD)
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux3_o_1 to spec_aux2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y85.OQ     Tockq                 0.842   spec_aux2_o_c
                                                       spec_aux3_o_1
    G19.O                net (fanout=1)        0.233   spec_aux2_o_c
    G19.PAD              Tioop                 1.981   spec_aux2_o
                                                       spec_aux2_o_obuf
                                                       spec_aux2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (2.823ns logic, 0.233ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1045_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.923ns (data path)
  Source:               spec_aux3_o_1_oreg (FF)
  Destination:          spec_aux3_o (PAD)
  Data Path Delay:      4.923ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux3_o_1_oreg to spec_aux3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y90.Q4     Tickq                 0.992   spec_aux0_i_c
                                                       spec_aux3_o_1_oreg
    F20.O                net (fanout=1)        1.950   spec_aux3_o_1_oreg
    F20.PAD              Tioop                 1.981   spec_aux3_o
                                                       spec_aux3_o_obuf
                                                       spec_aux3_o
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (2.973ns logic, 1.950ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1046_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.056ns (data path)
  Source:               spec_aux5_o_1 (FF)
  Destination:          spec_aux4_o (PAD)
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux5_o_1 to spec_aux4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y115.OQ    Tockq                 0.842   spec_aux4_o_c
                                                       spec_aux5_o_1
    F18.O                net (fanout=1)        0.233   spec_aux4_o_c
    F18.PAD              Tioop                 1.981   spec_aux4_o
                                                       spec_aux4_o_obuf
                                                       spec_aux4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (2.823ns logic, 0.233ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1047_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.574ns (data path)
  Source:               spec_aux5_o_1_oreg (FF)
  Destination:          spec_aux5_o (PAD)
  Data Path Delay:      4.574ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux5_o_1_oreg to spec_aux5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y87.Q4     Tickq                 0.992   spec_aux1_i_c
                                                       spec_aux5_o_1_oreg
    C20.O                net (fanout=1)        1.601   spec_aux5_o_1_oreg
    C20.PAD              Tioop                 1.981   spec_aux5_o
                                                       spec_aux5_o_obuf
                                                       spec_aux5_o
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (2.973ns logic, 1.601ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1048_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.293ns (data path)
  Source:               spec_led_green_o (FF)
  Destination:          spec_led_green_o (PAD)
  Data Path Delay:      9.293ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_green_o to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y116.Q4    Tickq                 0.992   spec_led_green_o_c
                                                       spec_led_green_o
    E5.O                 net (fanout=1)        6.300   spec_led_green_o_c
    E5.PAD               Tioop                 2.001   spec_led_green_o
                                                       spec_led_green_o_obuf
                                                       spec_led_green_o
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (2.993ns logic, 6.300ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1049_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               spec_led_red_o (FF)
  Destination:          spec_led_red_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_red_o to spec_led_red_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y116.OQ     Tockq                 0.842   spec_led_red_o_c
                                                       spec_led_red_o
    D5.O                 net (fanout=1)        0.362   spec_led_red_o_c
    D5.PAD               Tioop                 2.001   spec_led_red_o
                                                       spec_led_red_o_obuf
                                                       spec_led_red_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1050_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_status_o (FF)
  Destination:          tdc_led_status_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_status_o to tdc_led_status_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y0.OQ      Tockq                 0.842   tdc_led_status_o_c
                                                       tdc_led_status_o
    W13.O                net (fanout=1)        0.311   tdc_led_status_o_c
    W13.PAD              Tioop                 2.001   tdc_led_status_o
                                                       tdc_led_status_o_obuf
                                                       tdc_led_status_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1051_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig1_o (FF)
  Destination:          tdc_led_trig1_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig1_o to tdc_led_trig1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X16Y1.OQ      Tockq                 0.842   tdc_led_trig1_o_c
                                                       tdc_led_trig1_o
    W14.O                net (fanout=1)        0.311   tdc_led_trig1_o_c
    W14.PAD              Tioop                 2.001   tdc_led_trig1_o
                                                       tdc_led_trig1_o_obuf
                                                       tdc_led_trig1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1052_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig2_o (FF)
  Destination:          tdc_led_trig2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig2_o to tdc_led_trig2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X16Y0.OQ      Tockq                 0.842   tdc_led_trig2_o_c
                                                       tdc_led_trig2_o
    Y14.O                net (fanout=1)        0.311   tdc_led_trig2_o_c
    Y14.PAD              Tioop                 2.001   tdc_led_trig2_o
                                                       tdc_led_trig2_o_obuf
                                                       tdc_led_trig2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1053_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig3_o (FF)
  Destination:          tdc_led_trig3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig3_o to tdc_led_trig3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y1.OQ      Tockq                 0.842   tdc_led_trig3_o_c
                                                       tdc_led_trig3_o
    Y16.O                net (fanout=1)        0.311   tdc_led_trig3_o_c
    Y16.PAD              Tioop                 2.001   tdc_led_trig3_o
                                                       tdc_led_trig3_o_obuf
                                                       tdc_led_trig3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1054_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig4_o (FF)
  Destination:          tdc_led_trig4_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig4_o to tdc_led_trig4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y0.OQ      Tockq                 0.842   tdc_led_trig4_o_c
                                                       tdc_led_trig4_o
    W15.O                net (fanout=1)        0.311   tdc_led_trig4_o_c
    W15.PAD              Tioop                 2.001   tdc_led_trig4_o
                                                       tdc_led_trig4_o_obuf
                                                       tdc_led_trig4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1055_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_led_trig5_o (FF)
  Destination:          tdc_led_trig5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig5_o to tdc_led_trig5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y3.OQ      Tockq                 0.842   tdc_led_trig5_o_c
                                                       tdc_led_trig5_o
    V17.O                net (fanout=1)        0.362   tdc_led_trig5_o_c
    V17.PAD              Tioop                 2.001   tdc_led_trig5_o
                                                       tdc_led_trig5_o_obuf
                                                       tdc_led_trig5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1056_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               term_en_1_o (FF)
  Destination:          term_en_1_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: term_en_1_o to term_en_1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y2.OQ      Tockq                 0.842   term_en_1_o_c
                                                       term_en_1_o
    W18.O                net (fanout=1)        0.362   term_en_1_o_c
    W18.PAD              Tioop                 2.001   term_en_1_o
                                                       term_en_1_o_obuf
                                                       term_en_1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1057_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               term_en_2_o (FF)
  Destination:          term_en_2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: term_en_2_o to term_en_2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y119.OQ    Tockq                 0.842   term_en_2_o_c
                                                       term_en_2_o
    B20.O                net (fanout=1)        0.311   term_en_2_o_c
    B20.PAD              Tioop                 2.001   term_en_2_o
                                                       term_en_2_o_obuf
                                                       term_en_2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1058_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               term_en_3_o (FF)
  Destination:          term_en_3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: term_en_3_o to term_en_3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y118.OQ    Tockq                 0.842   term_en_3_o_c
                                                       term_en_3_o
    A20.O                net (fanout=1)        0.311   term_en_3_o_c
    A20.PAD              Tioop                 2.001   term_en_3_o
                                                       term_en_3_o_obuf
                                                       term_en_3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1059_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               term_en_4_o (FF)
  Destination:          term_en_4_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: term_en_4_o to term_en_4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y117.OQ    Tockq                 0.842   term_en_4_o_c
                                                       term_en_4_o
    H10.O                net (fanout=1)        0.362   term_en_4_o_c
    H10.PAD              Tioop                 2.001   term_en_4_o
                                                       term_en_4_o_obuf
                                                       term_en_4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1060_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               term_en_5_o (FF)
  Destination:          term_en_5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: term_en_5_o to term_en_5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y116.OQ     Tockq                 0.842   term_en_5_o_c
                                                       term_en_5_o
    E6.O                 net (fanout=1)        0.362   term_en_5_o_c
    E6.PAD               Tioop                 2.001   term_en_5_o
                                                       term_en_5_o_obuf
                                                       term_en_5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1061_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               mute_inputs_o (FF)
  Destination:          mute_inputs_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: mute_inputs_o to mute_inputs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y117.OQ    Tockq                 0.842   mute_inputs_o_c
                                                       mute_inputs_o
    C19.O                net (fanout=1)        0.362   mute_inputs_o_c
    C19.PAD              Tioop                 2.001   mute_inputs_o
                                                       mute_inputs_o_obuf
                                                       mute_inputs_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1062_0_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.576ns (data path)
  Source:               gnum_interface_block.cmp_dma_controller.dma_error_irq (FF)
  Destination:          irq_p_o (PAD)
  Data Path Delay:      9.576ns (Levels of Logic = 2)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_error_irq to irq_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.408   dma_irq(1)
                                                       gnum_interface_block.cmp_dma_controller.dma_error_irq
    SLICE_X51Y70.D2      net (fanout=1)        0.822   dma_irq(1)
    SLICE_X51Y70.DMUX    Tilo                  0.313   dma_irq(0)
                                                       gnum_interface_block.cmp_dma_controller.dma_done_irqe_lut6_2_o5
    U16.O                net (fanout=1)        6.032   N_3979_i
    U16.PAD              Tioop                 2.001   irq_p_o
                                                       irq_p_o_obuf
                                                       irq_p_o
    -------------------------------------------------  ---------------------------
    Total                                      9.576ns (2.722ns logic, 6.854ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay:                  9.388ns (data path)
  Source:               gnum_interface_block.cmp_dma_controller.dma_done_irq (FF)
  Destination:          irq_p_o (PAD)
  Data Path Delay:      9.388ns (Levels of Logic = 2)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_done_irq to irq_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.DQ      Tcko                  0.391   dma_irq(0)
                                                       gnum_interface_block.cmp_dma_controller.dma_done_irq
    SLICE_X51Y70.D3      net (fanout=1)        0.651   dma_irq(0)
    SLICE_X51Y70.DMUX    Tilo                  0.313   dma_irq(0)
                                                       gnum_interface_block.cmp_dma_controller.dma_done_irqe_lut6_2_o5
    U16.O                net (fanout=1)        6.032   N_3979_i
    U16.PAD              Tioop                 2.001   irq_p_o
                                                       irq_p_o_obuf
                                                       irq_p_o
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (2.705ns logic, 6.683ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_un1_cmp_clk_in = PERIOD TIMEGRP      
   "gnum_interface_block_un1_cmp_clk_in"         
TS_gnum_interface_block_cmp_clk_in_buf_P_clk / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_0"         
TS_gnum_interface_block_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;

 28147 paths analyzed, 9878 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.438ns.
--------------------------------------------------------------------------------
Slack:                  -0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.579 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    OLOGIC_X27Y5.SR      net (fanout=836)      4.139   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y5.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (0.864ns logic, 4.472ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.579 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    OLOGIC_X27Y4.SR      net (fanout=836)      4.139   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y4.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (0.864ns logic, 4.472ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.575 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    OLOGIC_X27Y7.SR      net (fanout=836)      4.039   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y7.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (0.864ns logic, 4.372ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.575 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    OLOGIC_X27Y6.SR      net (fanout=836)      3.989   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y6.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (0.864ns logic, 4.322ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    OLOGIC_X27Y10.SR     net (fanout=836)      3.761   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y10.CLKDIV Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (0.864ns logic, 4.094ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.580 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y48.SR      net (fanout=836)      3.511   gnum_interface_block.rst_reg_i
    SLICE_X39Y48.CLK     Trck                  0.289   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.009ns logic, 3.844ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.580 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y48.SR      net (fanout=836)      3.511   gnum_interface_block.rst_reg_i
    SLICE_X39Y48.CLK     Trck                  0.269   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s1
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (0.989ns logic, 3.844ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.580 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y48.SR      net (fanout=836)      3.511   gnum_interface_block.rst_reg_i
    SLICE_X39Y48.CLK     Trck                  0.267   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s0
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (0.987ns logic, 3.844ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.507 - 0.509)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X28Y66.SR      net (fanout=836)      3.568   gnum_interface_block.rst_reg_i
    SLICE_X28Y66.CLK     Trck                  0.232   gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
                                                       gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (0.952ns logic, 3.901ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[22] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.567 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X35Y56.SR      net (fanout=836)      3.446   gnum_interface_block.rst_reg_i
    SLICE_X35Y56.CLK     Trck                  0.313   gnum_interface_block.cmp_dma_controller.dma_ctrl_reg(22)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[22]
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (1.033ns logic, 3.779ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[4] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.508 - 0.509)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X29Y65.SR      net (fanout=836)      3.591   gnum_interface_block.rst_reg_i
    SLICE_X29Y65.CLK     Trck                  0.203   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_i_0_a2_1(6)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.923ns logic, 3.924ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y53.SR      net (fanout=836)      3.441   gnum_interface_block.rst_reg_i
    SLICE_X39Y53.CLK     Trck                  0.313   gnum_interface_block.cmp_dma_controller.dma_nextl(27)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.033ns logic, 3.774ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[9] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X36Y53.SR      net (fanout=836)      3.501   gnum_interface_block.rst_reg_i
    SLICE_X36Y53.CLK     Trck                  0.243   gnum_interface_block.cmp_dma_controller.dma_nextl(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[9]
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.963ns logic, 3.834ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[29] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X32Y58.SR      net (fanout=836)      3.498   gnum_interface_block.rst_reg_i
    SLICE_X32Y58.CLK     Trck                  0.243   gnum_interface_block.cmp_dma_controller.dma_ctrl(31)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[29]
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (0.963ns logic, 3.831ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_load_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.598 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_load_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X29Y61.SR      net (fanout=836)      3.500   gnum_interface_block.rst_reg_i
    SLICE_X29Y61.CLK     Trck                  0.267   gnum_interface_block.cmp_dma_controller.dma_len_load
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_load_o
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.987ns logic, 3.833ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[21] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.567 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X35Y56.SR      net (fanout=836)      3.446   gnum_interface_block.rst_reg_i
    SLICE_X35Y56.CLK     Trck                  0.289   gnum_interface_block.cmp_dma_controller.dma_ctrl_reg(22)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[21]
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (1.009ns logic, 3.779ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[11] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.569 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y54.SR      net (fanout=836)      3.419   gnum_interface_block.rst_reg_i
    SLICE_X39Y54.CLK     Trck                  0.313   gnum_interface_block.cmp_dma_controller.dma_nexth(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[11]
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (1.033ns logic, 3.752ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[19] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X31Y71.SR      net (fanout=836)      3.433   gnum_interface_block.rst_reg_i
    SLICE_X31Y71.CLK     Trck                  0.313   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(19)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (1.033ns logic, 3.766ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X36Y53.SR      net (fanout=836)      3.501   gnum_interface_block.rst_reg_i
    SLICE_X36Y53.CLK     Trck                  0.232   gnum_interface_block.cmp_dma_controller.dma_nextl(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.952ns logic, 3.834ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.507 - 0.509)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X29Y66.SR      net (fanout=836)      3.568   gnum_interface_block.rst_reg_i
    SLICE_X29Y66.CLK     Trck                  0.198   gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_17_i_0_0
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.918ns logic, 3.901ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4] to gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.BQ      Tcko                  0.447   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X57Y64.D6      net (fanout=40)       1.448   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X57Y64.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.l2p_address_h(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_RNIDI12[4]
    SLICE_X56Y65.CX      net (fanout=19)       1.523   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X56Y65.COUT    Tcxcy                 0.093   gnum_interface_block.cmp_p2l_dma_master.l2p_address_l(11)
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X56Y66.BMUX    Tcinb                 0.292   gnum_interface_block.cmp_p2l_dma_master.N_1409
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X59Y66.D5      net (fanout=1)        0.423   gnum_interface_block.cmp_p2l_dma_master.N_1407
    SLICE_X59Y66.CLK     Tas                   0.322   gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[27]
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (1.413ns logic, 3.397ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[28] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X32Y58.SR      net (fanout=836)      3.498   gnum_interface_block.rst_reg_i
    SLICE_X32Y58.CLK     Trck                  0.232   gnum_interface_block.cmp_dma_controller.dma_ctrl(31)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[28]
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (0.952ns logic, 3.831ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y53.SR      net (fanout=836)      3.441   gnum_interface_block.rst_reg_i
    SLICE_X39Y53.CLK     Trck                  0.289   gnum_interface_block.cmp_dma_controller.dma_nextl(27)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.009ns logic, 3.774ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[20] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.567 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X35Y56.SR      net (fanout=836)      3.446   gnum_interface_block.rst_reg_i
    SLICE_X35Y56.CLK     Trck                  0.269   gnum_interface_block.cmp_dma_controller.dma_ctrl_reg(22)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (0.989ns logic, 3.779ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[19] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.567 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X35Y56.SR      net (fanout=836)      3.446   gnum_interface_block.rst_reg_i
    SLICE_X35Y56.CLK     Trck                  0.267   gnum_interface_block.cmp_dma_controller.dma_ctrl_reg(22)
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (0.987ns logic, 3.779ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4] to gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.BQ      Tcko                  0.447   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X57Y64.D6      net (fanout=40)       1.448   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X57Y64.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.l2p_address_h(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_RNIDI12[4]
    SLICE_X56Y65.CX      net (fanout=19)       1.523   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X56Y65.COUT    Tcxcy                 0.093   gnum_interface_block.cmp_p2l_dma_master.l2p_address_l(11)
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X56Y66.AMUX    Tcina                 0.202   gnum_interface_block.cmp_p2l_dma_master.N_1409
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X59Y66.C6      net (fanout=1)        0.499   gnum_interface_block.cmp_p2l_dma_master.N_1406
    SLICE_X59Y66.CLK     Tas                   0.322   gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[26]
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (1.323ns logic, 3.473ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[28] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4] to gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.BQ      Tcko                  0.447   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X57Y64.D6      net (fanout=40)       1.448   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X57Y64.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.l2p_address_h(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_RNIDI12[4]
    SLICE_X56Y65.CX      net (fanout=19)       1.523   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X56Y65.COUT    Tcxcy                 0.093   gnum_interface_block.cmp_p2l_dma_master.l2p_address_l(11)
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/O
    SLICE_X56Y66.CMUX    Tcinc                 0.261   gnum_interface_block.cmp_p2l_dma_master.N_1409
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_s_19
    SLICE_X56Y68.A6      net (fanout=1)        0.467   gnum_interface_block.cmp_p2l_dma_master.N_1408
    SLICE_X56Y68.CLK     Tas                   0.289   gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt(29)
                                                       gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[28]
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[28]
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.349ns logic, 3.441ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[10] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X36Y53.SR      net (fanout=836)      3.501   gnum_interface_block.rst_reg_i
    SLICE_X36Y53.CLK     Trck                  0.209   gnum_interface_block.cmp_dma_controller.dma_nextl(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[10]
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (0.929ns logic, 3.834ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[18] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X31Y71.SR      net (fanout=836)      3.433   gnum_interface_block.rst_reg_i
    SLICE_X31Y71.CLK     Trck                  0.289   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(19)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[18]
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.009ns logic, 3.766ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[10] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.569 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y54.SR      net (fanout=836)      3.419   gnum_interface_block.rst_reg_i
    SLICE_X39Y54.CLK     Trck                  0.289   gnum_interface_block.cmp_dma_controller.dma_nexth(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[10]
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.009ns logic, 3.752ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[25] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.572 - 0.606)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X39Y53.SR      net (fanout=836)      3.441   gnum_interface_block.rst_reg_i
    SLICE_X39Y53.CLK     Trck                  0.269   gnum_interface_block.cmp_dma_controller.dma_nextl(27)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[25]
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (0.989ns logic, 3.774ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.AMUX    Tshcko                0.461   N_5514_i
                                                       gnum_interface_block.rst_reg
    SLICE_X57Y65.C6      net (fanout=3)        0.333   gnum_interface_block.rst_reg
    SLICE_X57Y65.C       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X33Y71.SR      net (fanout=836)      3.453   gnum_interface_block.rst_reg_i
    SLICE_X33Y71.CLK     Trck                  0.267   gnum_interface_block.ldm_arb_req
                                                       gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.987ns logic, 3.786ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1_0"
        TS_gnum_interface_block_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Logical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gnum_interface_block.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rx_error_o_c/CLK0
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.rx_error_o/CK0
  Location pin: OLOGIC_X27Y92.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: l2p_edb_o_c/CLK0
  Logical resource: gnum_interface_block.l2p_edb_o/CK0
  Location pin: OLOGIC_X27Y45.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l2p_rdy_t/SR
  Logical resource: gnum_interface_block.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Logical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(5)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(5)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(9)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(9)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]/SR
  Location pin: SLICE_X40Y70.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.p2l_addr(9)/CLK
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.p2l_addr(9)/SR
  Logical resource: gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]/SR
  Location pin: SLICE_X40Y70.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFTER COMP 
"spec_clk_i";

 45 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  17.582ns.
--------------------------------------------------------------------------------
Slack:                  30.418ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.610ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO0   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.A1       net (fanout=1)        1.077   clks_rsts_mgment.un4_word_being_sent_i(6)
    SLICE_X5Y81.A        Tilo                  0.259   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o6
    SLICE_X5Y80.A1       net (fanout=1)        0.596   N_4047
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.610ns (4.428ns logic, 10.182ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  30.523ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.505ns (Levels of Logic = 3)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO8   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X11Y76.C2      net (fanout=1)        1.374   clks_rsts_mgment.un4_word_being_sent(14)
    SLICE_X11Y76.C       Tilo                  0.259   N_2609
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X5Y80.C5       net (fanout=1)        0.880   N_2609
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.505ns (4.169ns logic, 10.336ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  30.655ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.373ns (Levels of Logic = 3)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO9   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X11Y76.C4      net (fanout=1)        1.242   clks_rsts_mgment.un4_word_being_sent(15)
    SLICE_X11Y76.C       Tilo                  0.259   N_2609
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X5Y80.C5       net (fanout=1)        0.880   N_2609
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.373ns (4.169ns logic, 10.204ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  30.740ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.288ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO10  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.A4       net (fanout=1)        0.755   clks_rsts_mgment.un7_word_being_sent_i(0)
    SLICE_X5Y81.A        Tilo                  0.259   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o6
    SLICE_X5Y80.A1       net (fanout=1)        0.596   N_4047
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.288ns (4.428ns logic, 9.860ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  30.767ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.261ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO12  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X4Y80.A1       net (fanout=1)        1.260   clks_rsts_mgment.un7_word_being_sent_i(2)
    SLICE_X4Y80.A        Tilo                  0.205   N_4049
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o6
    SLICE_X5Y80.A6       net (fanout=1)        0.118   N_4049
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.261ns (4.374ns logic, 9.887ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  30.847ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.181ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO7   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.D2       net (fanout=1)        1.104   clks_rsts_mgment.un4_word_being_sent_i(13)
    SLICE_X5Y81.DMUX     Tilo                  0.313   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o5
    SLICE_X5Y80.D4       net (fanout=1)        0.395   N_4054
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.181ns (4.482ns logic, 9.699ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  30.916ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.112ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO6   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X4Y80.A2       net (fanout=1)        0.882   clks_rsts_mgment.un4_word_being_sent_i(12)
    SLICE_X4Y80.AMUX     Tilo                  0.251   N_4049
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o5
    SLICE_X5Y80.A4       net (fanout=1)        0.301   N_4053
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.112ns (4.420ns logic, 9.692ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  30.949ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.079ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO14  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B2       net (fanout=1)        0.949   clks_rsts_mgment.un7_word_being_sent_i(4)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.A5       net (fanout=2)        0.193   N_4058
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.079ns (4.428ns logic, 9.651ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  30.996ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.032ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO3   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B1       net (fanout=1)        0.902   clks_rsts_mgment.un4_word_being_sent_i(9)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.A5       net (fanout=2)        0.193   N_4058
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.032ns (4.428ns logic, 9.604ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  31.019ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      14.009ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO14  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B2       net (fanout=1)        0.949   clks_rsts_mgment.un7_word_being_sent_i(4)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.D2       net (fanout=2)        0.432   N_4058
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     14.009ns (4.428ns logic, 9.581ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  31.044ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.984ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO1   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.A3       net (fanout=1)        0.933   clks_rsts_mgment.un4_word_being_sent_i(7)
    SLICE_X5Y81.AMUX     Tilo                  0.313   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o5
    SLICE_X5Y80.D5       net (fanout=1)        0.369   N_4048
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.984ns (4.482ns logic, 9.502ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  31.060ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.968ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO13  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B4       net (fanout=1)        0.838   clks_rsts_mgment.un7_word_being_sent_i(3)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.A5       net (fanout=2)        0.193   N_4058
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.968ns (4.428ns logic, 9.540ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  31.066ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.962ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO3   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B1       net (fanout=1)        0.902   clks_rsts_mgment.un4_word_being_sent_i(9)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.D2       net (fanout=2)        0.432   N_4058
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.962ns (4.428ns logic, 9.534ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  31.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.951ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOPADOP0 Trcko_DOPA            1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X4Y80.A4       net (fanout=1)        0.721   clks_rsts_mgment.un7_word_being_sent_i(6)
    SLICE_X4Y80.AMUX     Tilo                  0.251   N_4049
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o5
    SLICE_X5Y80.A4       net (fanout=1)        0.301   N_4053
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.951ns (4.420ns logic, 9.531ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  31.117ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.911ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO4   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B3       net (fanout=1)        0.781   clks_rsts_mgment.un4_word_being_sent_i(10)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.A5       net (fanout=2)        0.193   N_4058
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.911ns (4.428ns logic, 9.483ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  31.125ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.903ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO15  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.D3       net (fanout=1)        0.798   clks_rsts_mgment.un7_word_being_sent_i(5)
    SLICE_X5Y81.D        Tilo                  0.259   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o6
    SLICE_X5Y80.D3       net (fanout=1)        0.477   N_4052
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.903ns (4.428ns logic, 9.475ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  31.130ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.898ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO13  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B4       net (fanout=1)        0.838   clks_rsts_mgment.un7_word_being_sent_i(3)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.D2       net (fanout=2)        0.432   N_4058
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.898ns (4.428ns logic, 9.470ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  31.141ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.887ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO11  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.A5       net (fanout=1)        0.836   clks_rsts_mgment.un7_word_being_sent_i(1)
    SLICE_X5Y81.AMUX     Tilo                  0.313   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o5
    SLICE_X5Y80.D5       net (fanout=1)        0.369   N_4048
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (4.482ns logic, 9.405ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  31.187ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.841ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO4   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y80.B3       net (fanout=1)        0.781   clks_rsts_mgment.un4_word_being_sent_i(10)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.D2       net (fanout=2)        0.432   N_4058
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.841ns (4.428ns logic, 9.413ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  31.203ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.825ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO5   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.D5       net (fanout=1)        0.720   clks_rsts_mgment.un4_word_being_sent_i(11)
    SLICE_X5Y81.D        Tilo                  0.259   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o6
    SLICE_X5Y80.D3       net (fanout=1)        0.477   N_4052
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.825ns (4.428ns logic, 9.397ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  31.218ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.810ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOADO2   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X4Y80.A3       net (fanout=1)        0.809   clks_rsts_mgment.un4_word_being_sent_i(8)
    SLICE_X4Y80.A        Tilo                  0.205   N_4049
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o6
    SLICE_X5Y80.A6       net (fanout=1)        0.118   N_4049
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.810ns (4.374ns logic, 9.436ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  31.234ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.794ns (Levels of Logic = 4)
  Clock Path Delay:     2.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X0Y40.CLKAWRCLKnet (fanout=17)       1.245   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.999ns logic, 1.948ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y40.DOPADOP1 Trcko_DOPA            1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X5Y81.D4       net (fanout=1)        0.717   clks_rsts_mgment.un7_word_being_sent_i(7)
    SLICE_X5Y81.DMUX     Tilo                  0.313   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o5
    SLICE_X5Y80.D4       net (fanout=1)        0.395   N_4054
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.794ns (4.482ns logic, 9.312ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  31.320ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[2] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.694ns (Levels of Logic = 3)
  Clock Path Delay:     2.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X16Y71.CLK     net (fanout=17)       1.259   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.999ns logic, 1.962ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[2] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.BQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.bit_index[2]
    SLICE_X5Y80.A2       net (fanout=6)        2.258   clks_rsts_mgment.bit_index(2)
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.694ns (2.927ns logic, 10.767ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  31.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.548ns (Levels of Logic = 4)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X11Y77.CLK     net (fanout=17)       1.269   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.999ns logic, 1.972ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X5Y81.A2       net (fanout=11)       1.274   clks_rsts_mgment.pll_init_st(3)
    SLICE_X5Y81.A        Tilo                  0.259   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o6
    SLICE_X5Y80.A1       net (fanout=1)        0.596   N_4047
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.548ns (3.169ns logic, 10.379ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  31.604ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[0] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.410ns (Levels of Logic = 4)
  Clock Path Delay:     2.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X16Y71.CLK     net (fanout=17)       1.259   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.999ns logic, 1.962ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[0] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.AQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.bit_index[0]
    SLICE_X5Y80.B6       net (fanout=6)        1.522   clks_rsts_mgment.bit_index(0)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.A5       net (fanout=2)        0.193   N_4058
    SLICE_X5Y80.A        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X5Y80.C2       net (fanout=1)        0.427   N_2604
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.410ns (3.186ns logic, 10.224ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  31.674ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[0] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.340ns (Levels of Logic = 4)
  Clock Path Delay:     2.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X16Y71.CLK     net (fanout=17)       1.259   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.999ns logic, 1.962ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[0] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.AQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.bit_index[0]
    SLICE_X5Y80.B6       net (fanout=6)        1.522   clks_rsts_mgment.bit_index(0)
    SLICE_X5Y80.B        Tilo                  0.259   N_2605
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X5Y80.D2       net (fanout=2)        0.432   N_4058
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.340ns (3.186ns logic, 10.154ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  31.747ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[2] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.267ns (Levels of Logic = 3)
  Clock Path Delay:     2.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X16Y71.CLK     net (fanout=17)       1.259   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.999ns logic, 1.962ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[2] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.BQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.bit_index[2]
    SLICE_X5Y80.D1       net (fanout=6)        2.140   clks_rsts_mgment.bit_index(2)
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.267ns (2.927ns logic, 10.340ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  31.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.145ns (Levels of Logic = 4)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X11Y77.CLK     net (fanout=17)       1.269   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.999ns logic, 1.972ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X5Y81.D1       net (fanout=11)       1.299   clks_rsts_mgment.pll_init_st(3)
    SLICE_X5Y81.D        Tilo                  0.259   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o6
    SLICE_X5Y80.D3       net (fanout=1)        0.477   N_4052
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.145ns (3.169ns logic, 9.976ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  31.887ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.117ns (Levels of Logic = 4)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X11Y77.CLK     net (fanout=17)       1.269   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.999ns logic, 1.972ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X5Y81.D1       net (fanout=11)       1.299   clks_rsts_mgment.pll_init_st(3)
    SLICE_X5Y81.DMUX     Tilo                  0.313   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o5
    SLICE_X5Y80.D4       net (fanout=1)        0.395   N_4054
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.117ns (3.223ns logic, 9.894ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  31.938ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.066ns (Levels of Logic = 4)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X11Y77.CLK     net (fanout=17)       1.269   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.999ns logic, 1.972ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X5Y81.A2       net (fanout=11)       1.274   clks_rsts_mgment.pll_init_st(3)
    SLICE_X5Y81.AMUX     Tilo                  0.313   N_4052
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o5
    SLICE_X5Y80.D5       net (fanout=1)        0.369   N_4048
    SLICE_X5Y80.D        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X5Y80.C6       net (fanout=1)        0.118   N_2605
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (3.223ns logic, 9.843ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  32.007ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[2] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      13.007ns (Levels of Logic = 3)
  Clock Path Delay:     2.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X16Y71.CLK     net (fanout=17)       1.259   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.999ns logic, 1.962ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[2] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.BQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.bit_index[2]
    SLICE_X11Y76.C3      net (fanout=6)        1.118   clks_rsts_mgment.bit_index(2)
    SLICE_X11Y76.C       Tilo                  0.259   N_2609
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X5Y80.C5       net (fanout=1)        0.880   N_2609
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (2.927ns logic, 10.080ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  32.112ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[0] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      12.902ns (Levels of Logic = 3)
  Clock Path Delay:     2.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X16Y71.CLK     net (fanout=17)       1.259   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.999ns logic, 1.962ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[0] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.AQ      Tcko                  0.408   pll_sclk_o_c
                                                       clks_rsts_mgment.bit_index[0]
    SLICE_X11Y76.C5      net (fanout=6)        1.013   clks_rsts_mgment.bit_index(0)
    SLICE_X11Y76.C       Tilo                  0.259   N_2609
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X5Y80.C5       net (fanout=1)        0.880   N_2609
    SLICE_X5Y80.C        Tilo                  0.259   N_2605
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        8.082   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     12.902ns (2.927ns logic, 9.975ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "start_from_fpga_o" OFFSET = OUT 7 ns AFTER COMP 
"tdc_clk_p_i";

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.829ns.
--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.wr_n_o (FF)
  Destination:          wr_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.wr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X14Y3.CLK0    net (fanout=752)      1.729   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.159ns logic, 2.440ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.wr_n_o to wr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 0.842   wr_n_o_c
                                                       acam_data_block.wr_n_o
    Y13.O                net (fanout=1)        0.362   wr_n_o_c
    Y13.PAD              Tioop                 2.001   wr_n_o
                                                       wr_n_o_obuf
                                                       wr_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.rd_n_o (FF)
  Destination:          rd_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.rd_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X14Y2.CLK0    net (fanout=752)      1.729   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.159ns logic, 2.440ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.rd_n_o to rd_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 0.842   rd_n_o_c
                                                       acam_data_block.rd_n_o
    AB13.O               net (fanout=1)        0.362   rd_n_o_c
    AB13.PAD             Tioop                 2.001   rd_n_o
                                                       rd_n_o_obuf
                                                       rd_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.cs_n_o (FF)
  Destination:          cs_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.597ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X21Y2.CLK0    net (fanout=752)      1.727   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.159ns logic, 2.438ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.cs_n_o to cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y2.OQ      Tockq                 0.842   cs_n_o_c
                                                       acam_data_block.cs_n_o
    T14.O                net (fanout=1)        0.362   cs_n_o_c
    T14.PAD              Tioop                 2.001   cs_n_o
                                                       cs_n_o_obuf
                                                       cs_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_timing_block.start_from_fpga (FF)
  Destination:          start_from_fpga_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.597ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_timing_block.start_from_fpga
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X24Y1.CLK0    net (fanout=752)      1.727   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.159ns logic, 2.438ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_timing_block.start_from_fpga to start_from_fpga_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X24Y1.OQ      Tockq                 0.842   start_from_fpga_o_c
                                                       acam_timing_block.start_from_fpga
    W17.O                net (fanout=1)        0.311   start_from_fpga_o_c
    W17.PAD              Tioop                 2.001   start_from_fpga_o
                                                       start_from_fpga_o_obuf
                                                       start_from_fpga_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "data_bus_io___" OFFSET = OUT 6 ns AFTER COMP 
"tdc_clk_p_i";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "acam_refclk_i" OFFSET = IN 6 ns BEFORE COMP 
"tdc_clk_p_i";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  5.835ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ef2_i (PAD)
  Destination:          acam_data_block.ef2_r[1] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.299ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ef2_i to acam_data_block.ef2_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 0.790   ef2_i
                                                       ef2_i
                                                       ef2_i_ibuf
                                                       ProtoComp381.IMUX.20
    IODELAY_X15Y1.IDATAINnet (fanout=1)        0.153   ef2_i_c
    IODELAY_X15Y1.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.ef2_r[1]_ML_IODELAY2
                                                       acam_data_block.ef2_r[1]_ML_IODELAY2
    ILOGIC_X15Y1.DDLY    net (fanout=1)        0.007   acam_data_block.ef2_r[1]_ML_IODELAY2_SIG_ML
    ILOGIC_X15Y1.CLK0    Tidockd               0.302   acam_ef2_meta
                                                       ProtoComp406.D2OFFBYP_SRC.1
                                                       acam_data_block.ef2_r[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.ef2_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X15Y1.CLK0    net (fanout=752)      1.620   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.017ns logic, 2.282ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  5.835ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lf2_i (PAD)
  Destination:          acam_data_block.lf2_r[1] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.299ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lf2_i to acam_data_block.lf2_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T11.I                Tiopi                 0.790   lf2_i
                                                       lf2_i
                                                       lf2_i_ibuf
                                                       ProtoComp381.IMUX.23
    IODELAY_X15Y0.IDATAINnet (fanout=1)        0.153   lf2_i_c
    IODELAY_X15Y0.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.lf2_r[1]_ML_IODELAY2
                                                       acam_data_block.lf2_r[1]_ML_IODELAY2
    ILOGIC_X15Y0.DDLY    net (fanout=1)        0.007   acam_data_block.lf2_r[1]_ML_IODELAY2_SIG_ML
    ILOGIC_X15Y0.CLK0    Tidockd               0.302   acam_data_block.lf2_r(1)
                                                       ProtoComp407.D2OFFBYP_SRC.1
                                                       acam_data_block.lf2_r[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.lf2_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X15Y0.CLK0    net (fanout=752)      1.620   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.017ns logic, 2.282ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  5.856ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               int_flag_i (PAD)
  Destination:          acam_timing_block.int_flag_r[2] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.320ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_flag_i to acam_timing_block.int_flag_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W11.I                Tiopi                 0.790   int_flag_i
                                                       int_flag_i
                                                       int_flag_i_ibuf
                                                       ProtoComp381.IMUX.42
    IODELAY_X11Y0.IDATAINnet (fanout=1)        0.153   int_flag_i_c
    IODELAY_X11Y0.DATAOUTTioddo_IDATAIN        2.187   acam_timing_block.int_flag_r[2]_ML_IODELAY2
                                                       acam_timing_block.int_flag_r[2]_ML_IODELAY2
    ILOGIC_X11Y0.DDLY    net (fanout=1)        0.007   acam_timing_block.int_flag_r[2]_ML_IODELAY2_SIG_ML
    ILOGIC_X11Y0.CLK0    Tidockd               0.302   acam_timing_block.int_flag_r(2)
                                                       ProtoComp407.D2OFFBYP_SRC.3
                                                       acam_timing_block.int_flag_r[2]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_timing_block.int_flag_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X11Y0.CLK0    net (fanout=752)      1.641   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.017ns logic, 2.303ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lf1_i (PAD)
  Destination:          acam_data_block.lf1_r[1] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lf1_i to acam_data_block.lf1_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.790   lf1_i
                                                       lf1_i
                                                       lf1_i_ibuf
                                                       ProtoComp381.IMUX.22
    IODELAY_X12Y0.IDATAINnet (fanout=1)        0.153   lf1_i_c
    IODELAY_X12Y0.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.lf1_r[1]_ML_IODELAY2
                                                       acam_data_block.lf1_r[1]_ML_IODELAY2
    ILOGIC_X12Y0.DDLY    net (fanout=1)        0.007   acam_data_block.lf1_r[1]_ML_IODELAY2_SIG_ML
    ILOGIC_X12Y0.CLK0    Tidockd               0.302   acam_data_block.lf1_r(1)
                                                       ProtoComp407.D2OFFBYP_SRC
                                                       acam_data_block.lf1_r[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.lf1_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X12Y0.CLK0    net (fanout=752)      1.642   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.017ns logic, 2.304ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ef1_i (PAD)
  Destination:          acam_data_block.ef1_r[1] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ef1_i to acam_data_block.ef1_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W12.I                Tiopi                 0.790   ef1_i
                                                       ef1_i
                                                       ef1_i_ibuf
                                                       ProtoComp381.IMUX.19
    IODELAY_X12Y1.IDATAINnet (fanout=1)        0.153   ef1_i_c
    IODELAY_X12Y1.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.ef1_r[1]_ML_IODELAY2
                                                       acam_data_block.ef1_r[1]_ML_IODELAY2
    ILOGIC_X12Y1.DDLY    net (fanout=1)        0.007   acam_data_block.ef1_r[1]_ML_IODELAY2_SIG_ML
    ILOGIC_X12Y1.CLK0    Tidockd               0.302   acam_ef1_meta
                                                       ProtoComp406.D2OFFBYP_SRC
                                                       acam_data_block.ef1_r[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.ef1_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X12Y1.CLK0    net (fanout=752)      1.642   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.017ns logic, 2.304ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.875ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               acam_refclk_i (PAD)
  Destination:          clks_rsts_mgment.acam_refclk_r[2] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 3)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: acam_refclk_i to clks_rsts_mgment.acam_refclk_r[2]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E16.I                   Tiopi                 0.790   acam_refclk_i
                                                          acam_refclk_i
                                                          acam_refclk_i_ibuf
                                                          ProtoComp381.IMUX.34
    IODELAY_X14Y117.IDATAIN net (fanout=1)        0.095   acam_refclk_i_c
    IODELAY_X14Y117.DATAOUT Tioddo_IDATAIN        2.187   clks_rsts_mgment.acam_refclk_r[2]_ML_IODELAY2
                                                          clks_rsts_mgment.acam_refclk_r[2]_ML_IODELAY2
    ILOGIC_X14Y117.DDLY     net (fanout=1)        0.007   clks_rsts_mgment.acam_refclk_r[2]_ML_IODELAY2_SIG_ML
    ILOGIC_X14Y117.CLK0     Tidockd               0.302   clks_rsts_mgment.acam_refclk_r(2)
                                                          ProtoComp407.D2OFFBYP_SRC.2
                                                          clks_rsts_mgment.acam_refclk_r[2]
    ----------------------------------------------------  ---------------------------
    Total                                         3.381ns (3.279ns logic, 0.102ns route)
                                                          (97.0% logic, 3.0% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to clks_rsts_mgment.acam_refclk_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X14Y117.CLK0  net (fanout=752)      1.602   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.017ns logic, 2.264ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Offset is  -0.429ns.
--------------------------------------------------------------------------------
Offset:                 -0.429ns (data path - clock path + uncertainty)
  Source:               pll_ld_i (PAD)
  Destination:          spec_led_green_o (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Clock Path Delay:     1.676ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: pll_ld_i to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C18.I                Tiopi                 0.367   pll_ld_i
                                                       pll_ld_i
                                                       pll_ld_i_ibuf
                                                       ProtoComp381.IMUX.37
    ILOGIC_X26Y116.D     net (fanout=1)        0.098   pll_ld_i_c
    ILOGIC_X26Y116.CLK0  Tidock                0.757   spec_led_green_o_c
                                                       ProtoComp413.D2OFFBYP_SRC
                                                       spec_led_green_o
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (1.124ns logic, 0.098ns route)
                                                       (92.0% logic, 8.0% route)

  Minimum Clock Path at Fast Process Corner: tdc_clk_p_i to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.457   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp380.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.232   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X26Y116.CLK0  net (fanout=752)      0.928   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.516ns logic, 1.160ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.sys_clk" 

 71 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.607ns.
--------------------------------------------------------------------------------
Offset:                 9.607ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[8] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      12.926ns (Levels of Logic = 3)
  Clock Path Delay:     2.373ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp384.IINV
                                                       ProtoComp384.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=5)        5.451   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X57Y67.A1      net (fanout=2)        3.387   gnum_interface_block.un1_cmp_clk_in_2
    SLICE_X57Y67.A       Tilo                  0.259   N_5514_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3M7_o6
    SLICE_X59Y72.SR      net (fanout=6)        1.197   un1_gnum_interface_block_i
    SLICE_X59Y72.CLK     Trck                  0.324   gnum_interface_block.cmp_clk_in.counter(0)
                                                       gnum_interface_block.cmp_clk_in.state[8]
    -------------------------------------------------  ---------------------------
    Total                                     12.926ns (2.891ns logic, 10.035ns route)
                                                       (22.4% logic, 77.6% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.state[8]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X59Y72.CLK       net (fanout=740)      1.183   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (-0.481ns logic, 2.854ns route)

--------------------------------------------------------------------------------
Offset:                 9.596ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[0] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      12.915ns (Levels of Logic = 3)
  Clock Path Delay:     2.373ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp384.IINV
                                                       ProtoComp384.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=5)        5.451   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X57Y67.A1      net (fanout=2)        3.387   gnum_interface_block.un1_cmp_clk_in_2
    SLICE_X57Y67.A       Tilo                  0.259   N_5514_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3M7_o6
    SLICE_X59Y72.SR      net (fanout=6)        1.197   un1_gnum_interface_block_i
    SLICE_X59Y72.CLK     Trck                  0.313   gnum_interface_block.cmp_clk_in.counter(0)
                                                       gnum_interface_block.cmp_clk_in.counter[0]
    -------------------------------------------------  ---------------------------
    Total                                     12.915ns (2.880ns logic, 10.035ns route)
                                                       (22.3% logic, 77.7% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.counter[0]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X59Y72.CLK       net (fanout=740)      1.183   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (-0.481ns logic, 2.854ns route)

--------------------------------------------------------------------------------
Offset:                 9.552ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.rst_clk (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      12.871ns (Levels of Logic = 3)
  Clock Path Delay:     2.373ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.rst_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp384.IINV
                                                       ProtoComp384.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=5)        5.451   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X57Y67.A1      net (fanout=2)        3.387   gnum_interface_block.un1_cmp_clk_in_2
    SLICE_X57Y67.A       Tilo                  0.259   N_5514_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3M7_o6
    SLICE_X59Y72.SR      net (fanout=6)        1.197   un1_gnum_interface_block_i
    SLICE_X59Y72.CLK     Trck                  0.269   gnum_interface_block.cmp_clk_in.counter(0)
                                                       gnum_interface_block.cmp_clk_in.rst_clk
    -------------------------------------------------  ---------------------------
    Total                                     12.871ns (2.836ns logic, 10.035ns route)
                                                       (22.0% logic, 78.0% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.rst_clk
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X59Y72.CLK       net (fanout=740)      1.183   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (-0.481ns logic, 2.854ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.sys_clk" 

 4 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  10.577ns.
--------------------------------------------------------------------------------
Offset:                 10.577ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      6.238ns (Levels of Logic = 2)
  Clock Path Delay:     2.785ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X43Y83.CLK       net (fanout=740)      1.222   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.785ns (-0.381ns logic, 3.166ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.DQ      Tcko                  0.391   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y94.A3      net (fanout=3)        1.347   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X51Y94.A       Tilo                  0.259   p2l_rdy_o_c
                                                       gnum_interface_block.p2l_rdy_o
    J16.O                net (fanout=1)        2.620   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (2.271ns logic, 3.967ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Offset:                 10.324ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(1) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      5.985ns (Levels of Logic = 2)
  Clock Path Delay:     2.785ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X43Y83.CLK       net (fanout=740)      1.222   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.785ns (-0.381ns logic, 3.166ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.DQ      Tcko                  0.391   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y94.D5      net (fanout=3)        1.728   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X55Y94.D       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full_i
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb_RNI5S81
    K16.O                net (fanout=2)        1.986   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full_i
    K16.PAD              Tioop                 1.621   p_wr_rdy_o(1)
                                                       p_wr_rdy_o_obuf[1]
                                                       p_wr_rdy_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (2.271ns logic, 3.714ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Offset:                 10.307ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(0) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      5.968ns (Levels of Logic = 2)
  Clock Path Delay:     2.785ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X43Y83.CLK       net (fanout=740)      1.222   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.785ns (-0.381ns logic, 3.166ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.DQ      Tcko                  0.391   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y94.D5      net (fanout=3)        1.728   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X55Y94.D       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full_i
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb_RNI5S81
    L15.O                net (fanout=2)        1.969   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full_i
    L15.PAD              Tioop                 1.621   p_wr_rdy_o(0)
                                                       p_wr_rdy_o_obuf[0]
                                                       p_wr_rdy_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (2.271ns logic, 3.697ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "spec_clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.269ns.
--------------------------------------------------------------------------------
Offset:                 4.269ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_reset_r (FF)
  Destination Clock:    spec_clk rising at 0.000ns
  Data Path Delay:      6.975ns (Levels of Logic = 2)
  Clock Path Delay:     2.731ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_reset_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp384.IINV
                                                       ProtoComp384.IMUX
    SLICE_X6Y77.A1       net (fanout=5)        5.644   rst_n_a_i_c_i
    SLICE_X6Y77.CLK      Tas                   0.154   gnum_reset
                                                       rst_n_a_i_c_i_rt
                                                       gnum_reset_r
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (1.331ns logic, 5.644ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to gnum_reset_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp381.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X6Y77.CLK      net (fanout=17)       1.213   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.881ns logic, 1.850ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.io_clk" 

 22 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.195ns.
--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(10) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(10) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J19.I                Tiopi                 0.467   p2l_data_i(10)
                                                       p2l_data_i(10)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.iob_clk_in
                                                       ProtoComp381.IMUX.11
    ILOGIC_X27Y77.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(10)
    ILOGIC_X27Y77.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y77.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(6) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(6) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.I                Tiopi                 0.467   p2l_data_i(6)
                                                       p2l_data_i(6)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.iob_clk_in
                                                       ProtoComp381.IMUX.6
    ILOGIC_X27Y73.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(6)
    ILOGIC_X27Y73.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y73.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(12) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(12) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E20.I                Tiopi                 0.467   p2l_data_i(12)
                                                       p2l_data_i(12)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.iob_clk_in
                                                       ProtoComp381.IMUX.13
    ILOGIC_X27Y79.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(12)
    ILOGIC_X27Y79.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y79.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.io_clk" 

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.684ns.
--------------------------------------------------------------------------------
Offset:                 7.684ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N (FF)
  Destination:          l2p_clk_n_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y60.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N to l2p_clk_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y60.OQ     Toscko_OQ             0.938   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.PAD              Tioop                 1.671   l2p_clk_n_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out/N
                                                       l2p_clk_n_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.609ns logic, 0.233ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------
Offset:                 7.644ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m (FF)
  Destination:          l2p_clk_p_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y61.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m to l2p_clk_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y61.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    K21.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.tx_data_out(0)
    K21.PAD              Tioop                 1.671   l2p_clk_p_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out
                                                       l2p_clk_p_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (2.569ns logic, 0.233ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------
Offset:                 7.578ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m (FF)
  Destination:          l2p_data_o(6) (PAD)
  Source Clock:         gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.530ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp380.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y40.CLK0     net (fanout=41)       1.507   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.530ns (-0.345ns logic, 4.875ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m to l2p_data_o(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y40.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    W22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_data_out.tx_data_out(6)
    W22.PAD              Tioop                 1.621   l2p_data_o(6)
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.io_clk_out
                                                       l2p_data_o(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (2.519ns logic, 0.233ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 13394 paths analyzed, 8194 endpoints analyzed, 169 failing endpoints
 169 timing errors detected. (0 setup errors, 169 hold errors)
 Minimum period is  16.335ns.
--------------------------------------------------------------------------------
Delay:                  16.335ns (data path - clock path skew + uncertainty)
  Source:               clks_rsts_mgment.general_poreset.count_done (FF)
  Destination:          clks_rsts_mgment.acam_refclk_r[2] (FF)
  Data Path Delay:      16.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.368ns (3.281 - 2.913)
  Source Clock:         spec_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.count_done to clks_rsts_mgment.acam_refclk_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.CQ      Tcko                  0.391   clks_rsts_mgment.inv_reset
                                                       clks_rsts_mgment.general_poreset.count_done
    SLICE_X51Y20.A4      net (fanout=69)       2.267   clks_rsts_mgment.inv_reset
    SLICE_X51Y20.A       Tilo                  0.259   clks_rsts_mgment.inv_reset_i
                                                       clks_rsts_mgment.general_poreset.count_done_RNIGD6
    ILOGIC_X14Y117.SR    net (fanout=330)     13.017   clks_rsts_mgment.inv_reset_i
    ILOGIC_X14Y117.CLK0  Tisrck                0.734   clks_rsts_mgment.acam_refclk_r(2)
                                                       clks_rsts_mgment.acam_refclk_r[2]
    -------------------------------------------------  ---------------------------
    Total                                     16.668ns (1.384ns logic, 15.284ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay:                  15.598ns (data path - clock path skew + uncertainty)
  Source:               clks_rsts_mgment.general_poreset.count_done (FF)
  Destination:          one_second_block.clock_periods_counter.count_done (FF)
  Data Path Delay:      15.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (2.885 - 2.913)
  Source Clock:         spec_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.count_done to one_second_block.clock_periods_counter.count_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.CQ      Tcko                  0.391   clks_rsts_mgment.inv_reset
                                                       clks_rsts_mgment.general_poreset.count_done
    SLICE_X51Y20.A4      net (fanout=69)       2.267   clks_rsts_mgment.inv_reset
    SLICE_X51Y20.A       Tilo                  0.259   clks_rsts_mgment.inv_reset_i
                                                       clks_rsts_mgment.general_poreset.count_done_RNIGD6
    SLICE_X3Y73.SR       net (fanout=330)     12.218   clks_rsts_mgment.inv_reset_i
    SLICE_X3Y73.CLK      Tsrck                 0.400   one_second_block.one_hz_p_pre
                                                       one_second_block.clock_periods_counter.count_done
    -------------------------------------------------  ---------------------------
    Total                                     15.535ns (1.050ns logic, 14.485ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Delay:                  13.614ns (data path - clock path skew + uncertainty)
  Source:               clks_rsts_mgment.general_poreset.count_done (FF)
  Destination:          reg_control_block.reg_ack (FF)
  Data Path Delay:      13.562ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (2.896 - 2.913)
  Source Clock:         spec_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.count_done to reg_control_block.reg_ack
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.CQ      Tcko                  0.391   clks_rsts_mgment.inv_reset
                                                       clks_rsts_mgment.general_poreset.count_done
    SLICE_X51Y20.A4      net (fanout=69)       2.267   clks_rsts_mgment.inv_reset
    SLICE_X51Y20.A       Tilo                  0.259   clks_rsts_mgment.inv_reset_i
                                                       clks_rsts_mgment.general_poreset.count_done_RNIGD6
    SLICE_X24Y64.SR      net (fanout=330)     10.224   clks_rsts_mgment.inv_reset_i
    SLICE_X24Y64.CLK     Tsrck                 0.421   reg_ack
                                                       reg_control_block.reg_ack
    -------------------------------------------------  ---------------------------
    Total                                     13.562ns (1.071ns logic, 12.491ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.308ns (1.577 - 0.269)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4 to gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y64.CMUX    Tshcko                0.238   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4
    SLICE_X13Y64.AX      net (fanout=1)        0.096   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>
    SLICE_X13Y64.CLK     Tckdi       (-Th)    -0.059   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.297ns logic, 0.096ns route)
                                                       (75.6% logic, 24.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.309ns (1.532 - 0.223)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4 to gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y30.CMUX    Tshcko                0.244   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4
    SLICE_X52Y30.AX      net (fanout=1)        0.116   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>
    SLICE_X52Y30.CLK     Tckdi       (-Th)    -0.041   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.285ns logic, 0.116ns route)
                                                       (71.1% logic, 28.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.306ns (1.544 - 0.238)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7 to gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y91.DQ      Tcko                  0.198   gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7
    SLICE_X13Y90.DX      net (fanout=1)        0.190   gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
    SLICE_X13Y90.CLK     Tckdi       (-Th)    -0.059   gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gnum_interface_block_cmp_clk_in_buf_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gnum_interface_block_cmp_clk|      5.000ns|      2.800ns|      5.438ns|            0|            5|            0|        28147|
|_in_buf_P_clk                  |             |             |             |             |             |             |             |
| TS_gnum_interface_block_un1_cm|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| p_clk_in                      |             |             |             |             |             |             |             |
| TS_gnum_interface_block_cmp_cl|      5.000ns|      5.438ns|          N/A|            5|            0|        28147|            0|
| k_in_rx_pllout_x1_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |   -0.283(R)|      FAST  |    2.544(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.870(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.938(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.736(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.850(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.845(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
rst_n_a_i      |    9.606(R)|      SLOW  |    1.096(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |   -0.283(R)|      FAST  |    2.543(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.869(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.937(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.735(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.849(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.844(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
rst_n_a_i      |    9.607(R)|      SLOW  |    1.095(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n_a_i   |    4.269(R)|      SLOW  |   -3.033(R)|      FAST  |spec_clk          |   0.000|
spec_aux0_i |    1.087(R)|      FAST  |    1.278(R)|      SLOW  |spec_clk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
data_bus_io(0) |    3.072(R)|      SLOW  |   -0.133(R)|      SLOW  |clk               |   0.000|
data_bus_io(1) |    3.538(R)|      SLOW  |   -0.040(R)|      SLOW  |clk               |   0.000|
data_bus_io(2) |    4.608(R)|      SLOW  |   -0.072(R)|      SLOW  |clk               |   0.000|
data_bus_io(3) |    2.930(R)|      SLOW  |   -0.024(R)|      SLOW  |clk               |   0.000|
data_bus_io(4) |    3.858(R)|      SLOW  |   -0.610(R)|      SLOW  |clk               |   0.000|
data_bus_io(5) |    3.488(R)|      SLOW  |   -0.555(R)|      SLOW  |clk               |   0.000|
data_bus_io(6) |    3.509(R)|      SLOW  |   -0.556(R)|      SLOW  |clk               |   0.000|
data_bus_io(7) |    3.773(R)|      SLOW  |   -0.036(R)|      SLOW  |clk               |   0.000|
data_bus_io(8) |    3.665(R)|      SLOW  |   -0.654(R)|      SLOW  |clk               |   0.000|
data_bus_io(9) |    5.078(R)|      SLOW  |   -0.643(R)|      SLOW  |clk               |   0.000|
data_bus_io(10)|    3.274(R)|      SLOW  |   -0.367(R)|      SLOW  |clk               |   0.000|
data_bus_io(11)|    3.147(R)|      SLOW  |   -0.552(R)|      SLOW  |clk               |   0.000|
data_bus_io(12)|    3.205(R)|      SLOW  |    0.345(R)|      SLOW  |clk               |   0.000|
data_bus_io(13)|    2.899(R)|      SLOW  |    0.100(R)|      SLOW  |clk               |   0.000|
data_bus_io(14)|    2.815(R)|      SLOW  |    0.311(R)|      SLOW  |clk               |   0.000|
data_bus_io(15)|    3.244(R)|      SLOW  |    0.278(R)|      SLOW  |clk               |   0.000|
data_bus_io(16)|    4.684(R)|      SLOW  |    0.163(R)|      SLOW  |clk               |   0.000|
data_bus_io(17)|    3.906(R)|      SLOW  |    0.296(R)|      SLOW  |clk               |   0.000|
data_bus_io(18)|    2.809(R)|      SLOW  |    0.478(R)|      SLOW  |clk               |   0.000|
data_bus_io(19)|    3.405(R)|      SLOW  |    0.597(R)|      SLOW  |clk               |   0.000|
data_bus_io(20)|    2.929(R)|      SLOW  |   -0.170(R)|      SLOW  |clk               |   0.000|
data_bus_io(21)|    2.911(R)|      SLOW  |   -0.156(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)|    3.192(R)|      SLOW  |   -0.304(R)|      SLOW  |clk               |   0.000|
data_bus_io(23)|    3.027(R)|      SLOW  |   -0.682(R)|      SLOW  |clk               |   0.000|
data_bus_io(24)|    3.081(R)|      SLOW  |   -0.483(R)|      SLOW  |clk               |   0.000|
data_bus_io(25)|    4.255(R)|      SLOW  |   -0.409(R)|      SLOW  |clk               |   0.000|
data_bus_io(26)|    4.713(R)|      SLOW  |   -0.618(R)|      SLOW  |clk               |   0.000|
data_bus_io(27)|    3.397(R)|      SLOW  |   -0.598(R)|      SLOW  |clk               |   0.000|
pll_ld_i       |   -0.429(R)|      FAST  |    1.803(R)|      SLOW  |clk               |   0.000|
spec_aux1_i    |    1.825(R)|      SLOW  |    1.386(R)|      SLOW  |clk               |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_i  |    0.125(R)|      SLOW  |    1.112(R)|      FAST  |clk               |   0.000|
data_bus_io(0) |    3.073(R)|      SLOW  |   -0.134(R)|      SLOW  |clk               |   0.000|
data_bus_io(1) |    3.539(R)|      SLOW  |   -0.041(R)|      SLOW  |clk               |   0.000|
data_bus_io(2) |    4.609(R)|      SLOW  |   -0.073(R)|      SLOW  |clk               |   0.000|
data_bus_io(3) |    2.931(R)|      SLOW  |   -0.025(R)|      SLOW  |clk               |   0.000|
data_bus_io(4) |    3.859(R)|      SLOW  |   -0.611(R)|      SLOW  |clk               |   0.000|
data_bus_io(5) |    3.489(R)|      SLOW  |   -0.556(R)|      SLOW  |clk               |   0.000|
data_bus_io(6) |    3.510(R)|      SLOW  |   -0.557(R)|      SLOW  |clk               |   0.000|
data_bus_io(7) |    3.774(R)|      SLOW  |   -0.037(R)|      SLOW  |clk               |   0.000|
data_bus_io(8) |    3.666(R)|      SLOW  |   -0.655(R)|      SLOW  |clk               |   0.000|
data_bus_io(9) |    5.079(R)|      SLOW  |   -0.644(R)|      SLOW  |clk               |   0.000|
data_bus_io(10)|    3.275(R)|      SLOW  |   -0.368(R)|      SLOW  |clk               |   0.000|
data_bus_io(11)|    3.148(R)|      SLOW  |   -0.553(R)|      SLOW  |clk               |   0.000|
data_bus_io(12)|    3.206(R)|      SLOW  |    0.344(R)|      SLOW  |clk               |   0.000|
data_bus_io(13)|    2.900(R)|      SLOW  |    0.099(R)|      SLOW  |clk               |   0.000|
data_bus_io(14)|    2.816(R)|      SLOW  |    0.310(R)|      SLOW  |clk               |   0.000|
data_bus_io(15)|    3.245(R)|      SLOW  |    0.277(R)|      SLOW  |clk               |   0.000|
data_bus_io(16)|    4.685(R)|      SLOW  |    0.162(R)|      SLOW  |clk               |   0.000|
data_bus_io(17)|    3.907(R)|      SLOW  |    0.295(R)|      SLOW  |clk               |   0.000|
data_bus_io(18)|    2.810(R)|      SLOW  |    0.477(R)|      SLOW  |clk               |   0.000|
data_bus_io(19)|    3.406(R)|      SLOW  |    0.596(R)|      SLOW  |clk               |   0.000|
data_bus_io(20)|    2.930(R)|      SLOW  |   -0.171(R)|      SLOW  |clk               |   0.000|
data_bus_io(21)|    2.912(R)|      SLOW  |   -0.157(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)|    3.193(R)|      SLOW  |   -0.305(R)|      SLOW  |clk               |   0.000|
data_bus_io(23)|    3.028(R)|      SLOW  |   -0.683(R)|      SLOW  |clk               |   0.000|
data_bus_io(24)|    3.082(R)|      SLOW  |   -0.484(R)|      SLOW  |clk               |   0.000|
data_bus_io(25)|    4.256(R)|      SLOW  |   -0.410(R)|      SLOW  |clk               |   0.000|
data_bus_io(26)|    4.714(R)|      SLOW  |   -0.619(R)|      SLOW  |clk               |   0.000|
data_bus_io(27)|    3.398(R)|      SLOW  |   -0.599(R)|      SLOW  |clk               |   0.000|
ef1_i          |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
ef2_i          |    0.165(R)|      SLOW  |    1.072(R)|      FAST  |clk               |   0.000|
int_flag_i     |    0.144(R)|      SLOW  |    1.093(R)|      FAST  |clk               |   0.000|
lf1_i          |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
lf2_i          |    0.165(R)|      SLOW  |    1.072(R)|      FAST  |clk               |   0.000|
pll_ld_i       |   -0.429(R)|      FAST  |    1.802(R)|      SLOW  |clk               |   0.000|
spec_aux1_i    |    1.826(R)|      SLOW  |    1.385(R)|      SLOW  |clk               |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
irq_p_o       |        12.379(R)|      SLOW  |         5.886(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_clk_n_o   |         7.684(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.644(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.569(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         5.952(R)|      SLOW  |         1.582(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_valid_o   |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        10.577(R)|      SLOW  |         4.197(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(0) |        10.307(R)|      SLOW  |         4.423(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(1) |        10.324(R)|      SLOW  |         4.408(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
rx_error_o    |         5.943(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
irq_p_o       |        12.378(R)|      SLOW  |         5.886(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_clk_n_o   |         7.683(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.643(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.568(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         5.951(R)|      SLOW  |         1.582(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_valid_o   |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        10.576(R)|      SLOW  |         4.197(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(0) |        10.306(R)|      SLOW  |         4.423(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(1) |        10.323(R)|      SLOW  |         4.408(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
rx_error_o    |         5.942(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock spec_clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o    |        13.817(R)|      SLOW  |         7.613(R)|      FAST  |spec_clk          |   0.000|
pll_sclk_o  |         6.609(R)|      SLOW  |         3.127(R)|      FAST  |spec_clk          |   0.000|
pll_sdi_o   |        17.582(R)|      SLOW  |         8.437(R)|      FAST  |spec_clk          |   0.000|
spec_aux2_o |         6.453(R)|      SLOW  |         3.022(R)|      FAST  |spec_clk          |   0.000|
spec_aux3_o |         8.330(R)|      SLOW  |         4.383(R)|      FAST  |spec_clk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)    |         9.355(R)|      SLOW  |         4.254(R)|      FAST  |clk               |   0.000|
address_o(1)    |         9.162(R)|      SLOW  |         4.906(R)|      FAST  |clk               |   0.000|
address_o(2)    |         9.469(R)|      SLOW  |         5.064(R)|      FAST  |clk               |   0.000|
address_o(3)    |         9.680(R)|      SLOW  |         4.734(R)|      FAST  |clk               |   0.000|
data_bus_io(0)  |        16.561(R)|      SLOW  |         5.506(R)|      FAST  |clk               |   0.000|
data_bus_io(1)  |        16.644(R)|      SLOW  |         5.560(R)|      FAST  |clk               |   0.000|
data_bus_io(2)  |        16.009(R)|      SLOW  |         5.432(R)|      FAST  |clk               |   0.000|
data_bus_io(3)  |        15.971(R)|      SLOW  |         5.684(R)|      FAST  |clk               |   0.000|
data_bus_io(4)  |        15.048(R)|      SLOW  |         6.038(R)|      FAST  |clk               |   0.000|
data_bus_io(5)  |        16.577(R)|      SLOW  |         5.241(R)|      FAST  |clk               |   0.000|
data_bus_io(6)  |        17.211(R)|      SLOW  |         5.599(R)|      FAST  |clk               |   0.000|
data_bus_io(7)  |        16.584(R)|      SLOW  |         5.202(R)|      FAST  |clk               |   0.000|
data_bus_io(8)  |        16.352(R)|      SLOW  |         5.163(R)|      FAST  |clk               |   0.000|
data_bus_io(9)  |        16.295(R)|      SLOW  |         5.415(R)|      FAST  |clk               |   0.000|
data_bus_io(10) |        16.366(R)|      SLOW  |         5.308(R)|      FAST  |clk               |   0.000|
data_bus_io(11) |        16.252(R)|      SLOW  |         5.197(R)|      FAST  |clk               |   0.000|
data_bus_io(12) |        15.272(R)|      SLOW  |         5.150(R)|      FAST  |clk               |   0.000|
data_bus_io(13) |        15.497(R)|      SLOW  |         5.275(R)|      FAST  |clk               |   0.000|
data_bus_io(14) |        15.700(R)|      SLOW  |         5.460(R)|      FAST  |clk               |   0.000|
data_bus_io(15) |        15.121(R)|      SLOW  |         5.011(R)|      FAST  |clk               |   0.000|
data_bus_io(16) |        17.208(R)|      SLOW  |         5.159(R)|      FAST  |clk               |   0.000|
data_bus_io(17) |        16.769(R)|      SLOW  |         5.213(R)|      FAST  |clk               |   0.000|
data_bus_io(18) |        16.291(R)|      SLOW  |         5.344(R)|      FAST  |clk               |   0.000|
data_bus_io(19) |        15.930(R)|      SLOW  |         5.141(R)|      FAST  |clk               |   0.000|
data_bus_io(20) |        15.863(R)|      SLOW  |         5.169(R)|      FAST  |clk               |   0.000|
data_bus_io(21) |        15.879(R)|      SLOW  |         5.217(R)|      FAST  |clk               |   0.000|
data_bus_io(22) |        15.499(R)|      SLOW  |         4.934(R)|      FAST  |clk               |   0.000|
data_bus_io(23) |        15.290(R)|      SLOW  |         5.230(R)|      FAST  |clk               |   0.000|
data_bus_io(24) |        15.171(R)|      SLOW  |         4.987(R)|      FAST  |clk               |   0.000|
data_bus_io(25) |        14.472(R)|      SLOW  |         5.058(R)|      FAST  |clk               |   0.000|
data_bus_io(26) |        16.383(R)|      SLOW  |         5.417(R)|      FAST  |clk               |   0.000|
data_bus_io(27) |        17.175(R)|      SLOW  |         5.452(R)|      FAST  |clk               |   0.000|
mute_inputs_o   |         6.789(R)|      SLOW  |         3.359(R)|      FAST  |clk               |   0.000|
spec_aux4_o     |         6.639(R)|      SLOW  |         3.210(R)|      FAST  |clk               |   0.000|
spec_aux5_o     |         8.152(R)|      SLOW  |         4.347(R)|      FAST  |clk               |   0.000|
spec_led_green_o|        12.887(R)|      SLOW  |         7.266(R)|      FAST  |clk               |   0.000|
spec_led_red_o  |         6.810(R)|      SLOW  |         3.380(R)|      FAST  |clk               |   0.000|
tdc_led_status_o|         6.754(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig4_o |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
term_en_1_o     |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
term_en_2_o     |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
term_en_3_o     |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
term_en_4_o     |         6.809(R)|      SLOW  |         3.379(R)|      FAST  |clk               |   0.000|
term_en_5_o     |         6.810(R)|      SLOW  |         3.380(R)|      FAST  |clk               |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)     |         9.354(R)|      SLOW  |         4.254(R)|      FAST  |clk               |   0.000|
address_o(1)     |         9.161(R)|      SLOW  |         4.906(R)|      FAST  |clk               |   0.000|
address_o(2)     |         9.468(R)|      SLOW  |         5.064(R)|      FAST  |clk               |   0.000|
address_o(3)     |         9.679(R)|      SLOW  |         4.734(R)|      FAST  |clk               |   0.000|
cs_n_o           |         6.827(R)|      SLOW  |         3.348(R)|      FAST  |clk               |   0.000|
data_bus_io(0)   |        16.560(R)|      SLOW  |         5.506(R)|      FAST  |clk               |   0.000|
data_bus_io(1)   |        16.643(R)|      SLOW  |         5.560(R)|      FAST  |clk               |   0.000|
data_bus_io(2)   |        16.008(R)|      SLOW  |         5.432(R)|      FAST  |clk               |   0.000|
data_bus_io(3)   |        15.970(R)|      SLOW  |         5.684(R)|      FAST  |clk               |   0.000|
data_bus_io(4)   |        15.047(R)|      SLOW  |         6.038(R)|      FAST  |clk               |   0.000|
data_bus_io(5)   |        16.576(R)|      SLOW  |         5.241(R)|      FAST  |clk               |   0.000|
data_bus_io(6)   |        17.210(R)|      SLOW  |         5.599(R)|      FAST  |clk               |   0.000|
data_bus_io(7)   |        16.583(R)|      SLOW  |         5.202(R)|      FAST  |clk               |   0.000|
data_bus_io(8)   |        16.351(R)|      SLOW  |         5.163(R)|      FAST  |clk               |   0.000|
data_bus_io(9)   |        16.294(R)|      SLOW  |         5.415(R)|      FAST  |clk               |   0.000|
data_bus_io(10)  |        16.365(R)|      SLOW  |         5.308(R)|      FAST  |clk               |   0.000|
data_bus_io(11)  |        16.251(R)|      SLOW  |         5.197(R)|      FAST  |clk               |   0.000|
data_bus_io(12)  |        15.271(R)|      SLOW  |         5.150(R)|      FAST  |clk               |   0.000|
data_bus_io(13)  |        15.496(R)|      SLOW  |         5.275(R)|      FAST  |clk               |   0.000|
data_bus_io(14)  |        15.699(R)|      SLOW  |         5.460(R)|      FAST  |clk               |   0.000|
data_bus_io(15)  |        15.120(R)|      SLOW  |         5.011(R)|      FAST  |clk               |   0.000|
data_bus_io(16)  |        17.207(R)|      SLOW  |         5.159(R)|      FAST  |clk               |   0.000|
data_bus_io(17)  |        16.768(R)|      SLOW  |         5.213(R)|      FAST  |clk               |   0.000|
data_bus_io(18)  |        16.290(R)|      SLOW  |         5.344(R)|      FAST  |clk               |   0.000|
data_bus_io(19)  |        15.929(R)|      SLOW  |         5.141(R)|      FAST  |clk               |   0.000|
data_bus_io(20)  |        15.862(R)|      SLOW  |         5.169(R)|      FAST  |clk               |   0.000|
data_bus_io(21)  |        15.878(R)|      SLOW  |         5.217(R)|      FAST  |clk               |   0.000|
data_bus_io(22)  |        15.498(R)|      SLOW  |         4.934(R)|      FAST  |clk               |   0.000|
data_bus_io(23)  |        15.289(R)|      SLOW  |         5.230(R)|      FAST  |clk               |   0.000|
data_bus_io(24)  |        15.170(R)|      SLOW  |         4.987(R)|      FAST  |clk               |   0.000|
data_bus_io(25)  |        14.471(R)|      SLOW  |         5.058(R)|      FAST  |clk               |   0.000|
data_bus_io(26)  |        16.382(R)|      SLOW  |         5.417(R)|      FAST  |clk               |   0.000|
data_bus_io(27)  |        17.174(R)|      SLOW  |         5.452(R)|      FAST  |clk               |   0.000|
mute_inputs_o    |         6.788(R)|      SLOW  |         3.359(R)|      FAST  |clk               |   0.000|
rd_n_o           |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
spec_aux4_o      |         6.638(R)|      SLOW  |         3.210(R)|      FAST  |clk               |   0.000|
spec_aux5_o      |         8.151(R)|      SLOW  |         4.347(R)|      FAST  |clk               |   0.000|
spec_led_green_o |        12.886(R)|      SLOW  |         7.266(R)|      FAST  |clk               |   0.000|
spec_led_red_o   |         6.809(R)|      SLOW  |         3.380(R)|      FAST  |clk               |   0.000|
start_from_fpga_o|         6.776(R)|      SLOW  |         3.297(R)|      FAST  |clk               |   0.000|
tdc_led_status_o |         6.753(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig4_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o  |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
term_en_1_o      |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
term_en_2_o      |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
term_en_3_o      |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
term_en_4_o      |         6.808(R)|      SLOW  |         3.379(R)|      FAST  |clk               |   0.000|
term_en_5_o      |         6.809(R)|      SLOW  |         3.380(R)|      FAST  |clk               |   0.000|
wr_n_o           |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.438|    2.577|         |         |
p2l_clk_p_i    |    5.438|    2.577|         |         |
tdc_clk_n_i    |    5.484|         |         |         |
tdc_clk_p_i    |    5.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.438|    2.577|         |         |
p2l_clk_p_i    |    5.438|    2.577|         |         |
tdc_clk_n_i    |    5.484|         |         |         |
tdc_clk_p_i    |    5.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    8.789|         |         |         |
tdc_clk_n_i    |    2.557|         |         |         |
tdc_clk_p_i    |    2.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    8.820|         |         |         |
p2l_clk_p_i    |    8.820|         |         |         |
spec_clk_i     |   16.335|         |         |         |
tdc_clk_n_i    |   13.032|         |         |         |
tdc_clk_p_i    |   13.032|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    8.820|         |         |         |
p2l_clk_p_i    |    8.820|         |         |         |
spec_clk_i     |   16.335|         |         |         |
tdc_clk_n_i    |   13.032|         |         |         |
tdc_clk_p_i    |   13.032|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i";
Bus Skew: 10.973 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
pll_cs_o                                       |       13.817|      SLOW  |        7.613|      FAST  |         7.208|
pll_sclk_o                                     |        6.609|      SLOW  |        3.127|      FAST  |         0.000|
pll_sdi_o                                      |       17.582|      SLOW  |        8.437|      FAST  |        10.973|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "start_from_fpga_o" OFFSET = OUT 7 ns AFTER COMP "tdc_clk_p_i";
Bus Skew: 0.053 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
cs_n_o                                         |        6.827|      SLOW  |        3.348|      FAST  |         0.051|
rd_n_o                                         |        6.829|      SLOW  |        3.350|      FAST  |         0.053|
start_from_fpga_o                              |        6.776|      SLOW  |        3.297|      FAST  |         0.000|
wr_n_o                                         |        6.829|      SLOW  |        3.350|      FAST  |         0.053|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 174  Score: 107106  (Setup/Max: 1577, Hold: 105529)

Constraints cover 184722 paths, 0 nets, and 22038 connections

Design statistics:
   Minimum period:  16.335ns{1}   (Maximum frequency:  61.218MHz)
   Maximum path delay from/to any node:  14.072ns
   Minimum input required time before clock:   9.607ns
   Maximum output delay after clock:  10.577ns
   Minimum output required time after clock:  17.582ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 16 18:06:45 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 574 MB



