Model {
  Name			  "final_fuzzy_modified"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.2422"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Mar 05 12:59:40 2008"
  Creator		  "Pelab"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "AnithaVijay"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Oct 24 23:35:54 2013"
  RTWModifiedTimeStamp	  304558470
  ModelVersionFormat	  "1.%<AutoIncrement:2422>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "accelerator"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    4
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    Simulink.ConfigSet {
      $ObjectID		      12
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  13
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  14
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  15
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  16
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  17
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  18
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  19
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  20
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "accel.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "accel_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "accel_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      21
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      22
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "accel.tlc"
	      DialogCategory	      0
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Tmp_ConfigSet_0"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    Simulink.ConfigSet {
      $ObjectID		      23
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  24
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  25
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  26
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  27
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  28
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  29
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  30
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  31
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "accel.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "accel_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "accel_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      32
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      33
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "accel.tlc"
	      DialogCategory	      0
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Tmp_ConfigSet_1"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    Simulink.ConfigSet {
      $ObjectID		      34
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  35
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "0.5"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1e-5"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-4"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "DisableAll"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  36
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  37
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  38
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  39
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  40
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  41
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  42
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "accel.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "accel_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "accel_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      43
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      44
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "accel.tlc"
	      DialogCategory	      0
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Tmp_ConfigSet_2"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    34
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Derivative
      LinearizePole	      "inf"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      LookupNDDirect
      NumberOfTableDimensions "2"
      InputsSelectThisObjectFromTable "Element"
      TableIsInput	      off
      Table		      "[4 5 6;16 19 20;10 18 23]"
      ActionForOutOfRangeInput "Warning"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMComponent
      SubClassName	      "unknown"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Rounding
      Operator		      "floor"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Saturate
      UpperLimit	      "0.5"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "final_fuzzy_modified"
    Location		    [0, 82, 1346, 739]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    695
    Block {
      BlockType		      Reference
      Name		      "Current Measurement1"
      SID		      1
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [495, 318, 520, 342]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Current Measurement2"
      SID		      2
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [495, 348, 520, 372]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Current Measurement3"
      SID		      3
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [495, 378, 520, 402]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete \n2nd-Order\nFilter"
      SID		      695
      Ports		      [1, 1]
      Position		      [465, 320, 475, 325]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.608"
      DialogController	      "POWERSYS.PowerSysDialog"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete \nControl Blocks/Discrete \n2nd-Order\nFilter"
      SourceType	      "Discrete 2nd-Order Filter"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      FilterType	      "Lowpass"
      Fo		      "72"
      Zeta		      "0.707"
      Ts		      "50e-6"
      Initialize	      off
      Vac_Init		      "[0.8 -25 60]"
      Vdc_Init		      "-0.4"
      PlotResponse	      off
      param1		      "[1 500 1]"
    }
    Block {
      BlockType		      Display
      Name		      "Display"
      SID		      6
      Ports		      [1]
      Position		      [330, 280, 365, 310]
      Decimation	      "2"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      SID		      7
      Ports		      [1]
      Position		      [805, 254, 845, 286]
      BlockMirror	      on
      NamePlacement	      "alternate"
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter 2"
      SID		      8
      Ports		      [1, 0, 0, 0, 0, 3, 2]
      Position		      [715, 309, 760, 391]
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
      SourceType	      "Universal Bridge"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Arms		      "3"
      SnubberResistance	      "1e5"
      SnubberCapacitance      "inf"
      Device		      "Ideal Switches"
      Ron		      "1e-3"
      Lon		      "0"
      ForwardVoltages	      "[  0  0  ]"
      ForwardVoltage	      "0"
      GTOparameters	      "[ 10e-6 , 20e-6 ]"
      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
      Measurements	      "None"
      Measurements_2	      "None"
      converterType	      "Rectifier"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      SID		      9
      Ports		      [1, 0, 0, 0, 0, 3, 2]
      Position		      [365, 325, 405, 405]
      BlockMirror	      on
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
      SourceType	      "Universal Bridge"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Arms		      "3"
      SnubberResistance	      "1e5"
      SnubberCapacitance      "inf"
      Device		      "Ideal Switches"
      Ron		      "1e-3"
      Lon		      "0"
      ForwardVoltages	      "[  0  0  ]"
      ForwardVoltage	      "0"
      GTOparameters	      "[ 10e-6 , 20e-6 ]"
      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
      Measurements	      "None"
      Measurements_2	      "None"
      converterType	      "Rectifier"
    }
    Block {
      BlockType		      Reference
      Name		      "Parallel \nRLC \nBranch"
      SID		      10
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [317, 345, 363, 380]
      BlockRotation	      270
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "1e3"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "4700e-6"
      Setx0		      on
      InitialVoltage	      "-805.27"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Parallel \nRLC \nBranch1"
      SID		      11
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [777, 330, 823, 365]
      BlockRotation	      270
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "1e3"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "4700e-6"
      Setx0		      on
      InitialVoltage	      "-294.72"
      Measurements	      "None"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      SID		      644
      Ports		      [2]
      Position		      [295, 401, 320, 434]
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Vaa'"
	axes2			"Ia"
      }
      TimeRange		      "0.5"
      YMin		      "0~0"
      YMax		      "1000~500"
      SaveToWorkspace	      on
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Voltage\n Measurement2"
      SID		      15
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [608, 255, 632, 280]
      BlockRotation	      270
      AncestorBlock	      "powerlib/Measurements/Voltage Measurement"
      LibraryVersion	      "*1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      CopyFcn		      "powericon('psbloadfunction',gcb,'Measurement Block','UpdateGotoTag');"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Voltage Measurement"
      MaskDescription	      "Ideal voltage measurement."
      MaskHelp		      "web(psbhelp);"
      MaskPromptString	      "Phasor simulation|Output signal :|Equivalent circuit"
      MaskStyleString	      "checkbox,popup(Complex|Real-Imag|Magnitude-Angle|Magnitude),edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "off,off,off"
      MaskVisibilityString    "off,on,off"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "PhasorSimulation=@1;OutputType=@2;PSBequivalent=@3;"
      MaskInitialization      "block = gcb;\npowericon('psbloadfunction',block,'Measurement Block','Initialize');\npow"
      "ericon('MeasurementBlockInit',block);\npower_initmask();"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "off|Complex|0"
      System {
	Name			"Voltage\n Measurement2"
	Location		[2, 82, 1348, 715]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	8
	SIDPrevWatermark	7
	Block {
	  BlockType		  Reference
	  Name			  "Discrete \n2nd-Order\nFilter"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [230, 116, 270, 154]
	  ShowName		  off
	  LibraryVersion	  "1.608"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib_extras/Discrete \nControl Blocks/Discrete \n2nd-Order\nFilter"
	  SourceType		  "Discrete 2nd-Order Filter"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  FilterType		  "Lowpass"
	  Fo			  "2000"
	  Zeta			  "0.707"
	  Ts			  "50e-6"
	  Initialize		  "off"
	  Vac_Init		  "[0.8 -25 60]"
	  Vdc_Init		  "-0.4"
	  PlotResponse		  "off"
	  param1		  "[1 500 1]"
	}
	Block {
	  BlockType		  PMComponent
	  Name			  "VoltageMeasurement"
	  SID			  1
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [80, 21, 145, 49]
	  PhysicalDomain	  "powersysdomain"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "+"
	  RConnTagsString	  "-"
	  MaskType		  "InnerPowersysBlock"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	}
	Block {
	  BlockType		  Gain
	  Name			  "do not delete\nthis gain"
	  SID			  2
	  Position		  [195, 120, 210, 150]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "model"
	  SID			  3
	  Ports			  [1, 1]
	  Position		  [120, 118, 155, 152]
	  LibraryVersion	  "1.1009"
	  SourceBlock		  "powerlib_models/Continuous/Measurement"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  From
	  Name			  "source"
	  SID			  4
	  Position		  [25, 124, 95, 146]
	  GotoTag		  "tpa3b51407_3347_4229_bbae_ba988a9393db"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "+"
	  SID			  5
	  Position		  [15, 28, 45, 42]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "-"
	  SID			  6
	  Position		  [190, 24, 215, 46]
	  BlockMirror		  on
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  7
	  Position		  [290, 124, 310, 146]
	  FontSize		  16
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "do not delete\nthis gain"
	  SrcPort		  1
	  DstBlock		  "Discrete \n2nd-Order\nFilter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "model"
	  SrcPort		  1
	  DstBlock		  "do not delete\nthis gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "source"
	  SrcPort		  1
	  DstBlock		  "model"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "-"
	  SrcPort		  RConn1
	  DstBlock		  "VoltageMeasurement"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "+"
	  SrcPort		  RConn1
	  DstBlock		  "VoltageMeasurement"
	  DstPort		  LConn1
	}
	Line {
	  SrcBlock		  "Discrete \n2nd-Order\nFilter"
	  SrcPort		  1
	  DstBlock		  "v"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage \nMeasurement"
      SID		      13
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [280, 348, 305, 372]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage \nMeasurement1"
      SID		      14
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [850, 343, 875, 367]
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "controller"
      SID		      16
      Ports		      [5, 2]
      Position		      [430, 171, 470, 259]
      BlockMirror	      on
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"controller"
	Location		[2, 82, 1348, 715]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  17
	  Position		  [195, 168, 225, 182]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  18
	  Position		  [195, 193, 225, 207]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  19
	  Position		  [195, 218, 225, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  SID			  20
	  Position		  [90, 268, 120, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  SID			  21
	  Position		  [90, 458, 120, 472]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  " "
	  SID			  22
	  Position		  [395, 170, 415, 190]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "  "
	  SID			  23
	  Position		  [390, 205, 410, 225]
	}
	Block {
	  BlockType		  Gain
	  Name			  "1"
	  SID			  24
	  Position		  [675, 462, 690, 498]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/125.1"
	  SID			  25
	  Position		  [240, 191, 265, 209]
	  Gain			  "1/72.170"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/125.2"
	  SID			  26
	  Position		  [240, 216, 265, 234]
	  Gain			  "1/72.170"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/125.5"
	  SID			  27
	  Position		  [240, 166, 265, 184]
	  Gain			  "1/72.170"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/230"
	  SID			  28
	  Position		  [160, 256, 190, 294]
	  Gain			  "1/400"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/230.0"
	  SID			  29
	  Position		  [135, 446, 165, 484]
	  Gain			  "1/400"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "2"
	  SID			  30
	  Position		  [680, 307, 695, 343]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "3"
	  SID			  31
	  Position		  [675, 362, 690, 398]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "6"
	  SID			  32
	  Position		  [675, 412, 690, 448]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  33
	  Position		  [160, 410, 190, 440]
	  Value			  "2.0131"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  34
	  Position		  [165, 490, 195, 520]
	  Value			  "0.7368"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  35
	  Position		  [435, 210, 465, 240]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Display
	  Name			  "Display1"
	  SID			  36
	  Ports			  [1]
	  Position		  [350, 100, 440, 130]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  37
	  Ports			  [2, 1]
	  Position		  [805, 317, 835, 348]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide1"
	  SID			  38
	  Ports			  [2, 1]
	  Position		  [795, 372, 825, 403]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide2"
	  SID			  39
	  Ports			  [2, 1]
	  Position		  [795, 417, 825, 448]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide3"
	  SID			  40
	  Ports			  [2, 1]
	  Position		  [795, 477, 825, 508]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "L'/wb"
	  SID			  41
	  Position		  [650, 177, 675, 213]
	  Gain			  "0.08177/2/pi/50"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "L'/wb1"
	  SID			  42
	  Position		  [585, 262, 610, 298]
	  Gain			  "0.08177/2/pi/50"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  43
	  Ports			  [2, 1]
	  Position		  [165, 111, 170, 149]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  44
	  Ports			  [2, 1]
	  Position		  [265, 51, 270, 89]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  73
	  Ports			  [2, 1]
	  Position		  [545, 352, 575, 383]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  SID			  74
	  Ports			  [2, 1]
	  Position		  [545, 402, 575, 433]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
	  SID			  75
	  Ports			  [2, 1]
	  Position		  [630, 307, 660, 338]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product4"
	  SID			  76
	  Ports			  [2, 1]
	  Position		  [625, 362, 655, 393]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product5"
	  SID			  77
	  Ports			  [2, 1]
	  Position		  [625, 412, 655, 443]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product6"
	  SID			  78
	  Ports			  [2, 1]
	  Position		  [625, 462, 655, 493]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  SID			  79
	  Ports			  [2]
	  Position		  [205, 85, 235, 145]
	  Floating		  off
	  Location		  [1, 52, 1025, 737]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ILq"
	    axes2		    "Vdc1 & Vdc2"
	  }
	  TimeRange		  "0.03256302521008403"
	  YMin			  "1~275"
	  YMax			  "1.85~825"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "1e-6"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem1"
	  SID			  80
	  Ports			  [2, 1]
	  Position		  [890, 335, 930, 395]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem1"
	    Location		    [2, 78, 1022, 701]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      81
	      Position		      [25, 23, 55, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "q"
	      SID		      82
	      Position		      [25, 63, 55, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "1/2"
	      SID		      83
	      Position		      [685, 209, 715, 251]
	      Gain		      "1/2"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "180/pi"
	      SID		      84
	      Position		      [375, 71, 405, 109]
	      Gain		      "180/pi"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock1"
	      SID		      85
	      Position		      [25, 250, 45, 270]
	      Decimation	      "10"
	    }
	    Block {
	      BlockType		      Rounding
	      Name		      "Rounding\nFunction"
	      SID		      86
	      Position		      [765, 215, 795, 245]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      87
	      Ports		      [3, 3]
	      Position		      [520, 77, 615, 143]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[94, 168, 964, 646]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "triangle number"
		  SID			  88
		  Position		  [25, 98, 55, 112]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_beta"
		  SID			  89
		  Position		  [345, 188, 375, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_alpha"
		  SID			  90
		  Position		  [335, 248, 365, 262]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant4"
		  SID			  91
		  Position		  [125, 46, 165, 74]
		  Value			  "11*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant5"
		  SID			  92
		  Position		  [100, 191, 140, 219]
		  Value			  "13*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide4"
		  SID			  93
		  Ports			  [2, 1]
		  Position		  [675, 87, 705, 118]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide5"
		  SID			  94
		  Ports			  [2, 1]
		  Position		  [670, 182, 700, 213]
		  Inputs		  "/*"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide6"
		  SID			  95
		  Ports			  [2, 1]
		  Position		  [535, 347, 565, 378]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product10"
		  SID			  96
		  Ports			  [2, 1]
		  Position		  [420, 97, 450, 128]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product11"
		  SID			  97
		  Ports			  [2, 1]
		  Position		  [425, 307, 455, 338]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product12"
		  SID			  98
		  Ports			  [2, 1]
		  Position		  [425, 367, 455, 398]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product7"
		  SID			  99
		  Ports			  [2, 1]
		  Position		  [425, 232, 455, 263]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product8"
		  SID			  100
		  Ports			  [2, 1]
		  Position		  [425, 172, 455, 203]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product9"
		  SID			  101
		  Ports			  [2, 1]
		  Position		  [420, 37, 450, 68]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation1"
		  SID			  102
		  Position		  [715, 88, 730, 122]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation2"
		  SID			  103
		  Position		  [720, 183, 735, 217]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  104
		  Ports			  [3, 1]
		  Position		  [750, 290, 770, 310]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "--+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  105
		  Ports			  [2, 1]
		  Position		  [145, 150, 165, 170]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum16"
		  SID			  106
		  Ports			  [2, 1]
		  Position		  [470, 215, 490, 235]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum17"
		  SID			  107
		  Ports			  [2, 1]
		  Position		  [470, 75, 490, 95]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum18"
		  SID			  108
		  Ports			  [2, 1]
		  Position		  [475, 345, 495, 365]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  109
		  Ports			  [2, 1]
		  Position		  [170, 95, 190, 115]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "++|"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction3"
		  SID			  110
		  Ports			  [1, 1]
		  Position		  [270, 29, 300, 61]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction4"
		  SID			  111
		  Ports			  [1, 1]
		  Position		  [270, 89, 300, 121]
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction5"
		  SID			  112
		  Ports			  [1, 1]
		  Position		  [270, 164, 300, 196]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction6"
		  SID			  113
		  Ports			  [1, 1]
		  Position		  [270, 224, 300, 256]
		}
		Block {
		  BlockType		  Gain
		  Name			  "pi/3"
		  SID			  114
		  Position		  [80, 82, 115, 128]
		  Gain			  "pi/3"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "ts"
		  SID			  115
		  Position		  [450, 425, 510, 455]
		  Value			  "(20e-3)/18"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t0"
		  SID			  116
		  Position		  [795, 293, 825, 307]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t1"
		  SID			  117
		  Position		  [795, 193, 825, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t2"
		  SID			  118
		  Position		  [790, 98, 820, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Trigonometric\nFunction3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Trigonometric\nFunction4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pi/3"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "Sum7"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction5"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "Product12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction6"
		  SrcPort		  1
		  Points		  [0, 0; 60, 0]
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Product11"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [40, 0; 0, 20]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Trigonometric\nFunction6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product7"
		  SrcPort		  1
		  DstBlock		  "Sum16"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product8"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Sum16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum16"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "Divide5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction3"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "Product9"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction4"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "Product10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product9"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product10"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum17"
		  SrcPort		  1
		  Points		  [165, 0]
		  DstBlock		  "Divide4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product11"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product12"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum18"
		  SrcPort		  1
		  DstBlock		  "Divide6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide6"
		  SrcPort		  1
		  Points		  [35, 0; 0, -225; 30, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Divide4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Divide5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ts"
		  SrcPort		  1
		  Points		  [0, -25]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Divide6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [245, 0]
		    DstBlock		    "Sum1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "v_beta"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "v_alpha"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product10"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Divide4"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "t2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "triangle number"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pi/3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide5"
		  SrcPort		  1
		  DstBlock		  "Saturation2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "t0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Saturation2"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "t1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "v1alpha"
		  Position		  [332, 31]
		}
		Annotation {
		  Name			  "v1beta"
		  Position		  [331, 93]
		}
		Annotation {
		  Name			  "v2alpha"
		  Position		  [332, 166]
		}
		Annotation {
		  Name			  "v2beta"
		  Position		  [331, 228]
		}
		Annotation {
		  Name			  "t1"
		  Position		  [749, 188]
		}
		Annotation {
		  Name			  "t2"
		  Position		  [744, 89]
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      119
	      Ports		      [2, 1]
	      Position		      [835, 220, 855, 240]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-|"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      120
	      Position		      [900, 215, 930, 245]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "Trigonometric\nFunction"
	      SID		      121
	      Ports		      [2, 1]
	      Position		      [330, 72, 360, 103]
	      Operator		      "atan2"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold"
	      SID		      122
	      Position		      [80, 15, 115, 45]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold1"
	      SID		      123
	      Position		      [80, 55, 115, 85]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold2"
	      SID		      124
	      Position		      [95, 245, 130, 275]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold3"
	      SID		      125
	      Position		      [95, 105, 130, 135]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold4"
	      SID		      126
	      Position		      [95, 165, 130, 195]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "cos2"
	      SID		      127
	      Ports		      [0, 1]
	      Position		      [30, 110, 60, 140]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "pi/2"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "dec to bin1"
	      SID		      128
	      Ports		      [1, 1]
	      Position		      [1100, 27, 1155, 83]
	      InputsSelectThisObjectFromTable "Column"
	      Table		      "[0 1 1 0 0 0 1 1; 1 0 0 1 1 1 0 0; 0 0 1 1 1 0 0 1; 1 1 0 0 0 1 1 0; 0 0 0 0 1 1 1 1; 1 1 1 1 0 0"
	      " 0 0]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dq to alpha-beta"
	      SID		      129
	      Ports		      [4, 2]
	      Position		      [210, 34, 250, 131]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"dq to alpha-beta"
		Location		[2, 82, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  130
		  Position		  [55, 68, 85, 82]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "q"
		  SID			  131
		  Position		  [55, 138, 85, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  SID			  132
		  Position		  [85, 88, 115, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  SID			  133
		  Position		  [80, 123, 110, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  134
		  Ports			  [2, 1]
		  Position		  [195, 67, 225, 98]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  135
		  Ports			  [2, 1]
		  Position		  [195, 122, 225, 153]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  136
		  Ports			  [2, 1]
		  Position		  [195, 207, 225, 238]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  137
		  Ports			  [2, 1]
		  Position		  [195, 277, 225, 308]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  138
		  Ports			  [2, 1]
		  Position		  [260, 105, 280, 125]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  139
		  Ports			  [2, 1]
		  Position		  [260, 245, 280, 265]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "alpha"
		  SID			  140
		  Position		  [340, 108, 370, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "beta"
		  SID			  141
		  Position		  [340, 248, 370, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "Product"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "q"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "beta"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "Product"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 205]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "sin1"
	      SID		      142
	      Ports		      [0, 1]
	      Position		      [30, 165, 60, 195]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "0"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "triangle finder"
	      SID		      143
	      Ports		      [1, 1]
	      Position		      [425, 60, 465, 120]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"triangle finder"
		Location		[360, 446, 765, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  144
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Gain
		  Name			  "4"
		  SID			  145
		  Position		  [125, 28, 165, 72]
		  Gain			  "1/60"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Rounding
		  Name			  "Rounding\nFunction"
		  SID			  146
		  Position		  [205, 35, 235, 65]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  147
		  Ports			  [2, 1]
		  Position		  [260, 50, 280, 70]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  148
		  Ports			  [2, 1]
		  Position		  [80, 40, 100, 60]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  149
		  Position		  [295, 35, 325, 65]
		  Criteria		  "u2 > Threshold"
		  Threshold		  "-1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|3"
		  SID			  150
		  Position		  [50, 85, 80, 115]
		  Value			  "30"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  151
		  Position		  [230, 95, 260, 125]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  152
		  Position		  [350, 43, 380, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "|V|3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  DstBlock		  "4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Rounding\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Rounding\nFunction"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_0"
	      SID		      153
	      Ports		      [4, 1]
	      Position		      [735, 86, 775, 149]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_0"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  154
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  155
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  156
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  157
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  158
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  159
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  160
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  161
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  162
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  163
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  164
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  165
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  166
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  167
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  168
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  169
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  170
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  171
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    172
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    173
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    174
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    175
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    176
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    177
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    178
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    179
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    180
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  181
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    182
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    183
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    184
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    185
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    186
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    187
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    188
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    189
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    190
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  191
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    192
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    193
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    194
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    195
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    196
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    197
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    198
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    199
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    200
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  201
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    202
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    203
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    204
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    205
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    206
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    207
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    208
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    209
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    210
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  211
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    212
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    213
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    214
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    215
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    216
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    217
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    218
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    219
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    220
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  221
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    222
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    223
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    224
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    225
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    226
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    227
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    228
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    229
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    230
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  231
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  232
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  233
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  234
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  235
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  236
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  237
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  238
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  239
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_1"
	      SID		      240
	      Ports		      [4, 1]
	      Position		      [735, 331, 775, 394]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_1"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  241
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  242
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  243
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  244
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  245
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  246
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  247
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  248
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  249
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  250
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  251
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  252
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  253
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  254
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  255
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  256
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  257
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  258
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    259
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    260
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    261
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    262
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    263
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    264
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    265
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    266
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    267
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  268
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    269
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    270
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    271
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    272
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    273
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    274
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    275
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    276
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    277
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  278
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    279
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    280
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    281
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    282
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    283
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    284
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    285
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    286
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    287
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  288
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    289
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    290
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    291
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    292
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    293
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    294
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    295
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    296
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    297
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  298
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    299
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    300
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    301
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    302
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    303
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    304
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    305
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    306
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    307
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  308
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    309
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    310
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    311
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    312
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    313
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    314
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    315
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    316
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    317
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  318
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  319
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  320
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  321
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  322
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  323
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  324
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  325
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  326
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
	      }
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "vector table"
	      SID		      327
	      Ports		      [2, 1]
	      Position		      [995, 27, 1050, 83]
	      Table		      "[0 5 6 7 6 5 0; 0 1 6 7 6 1 0; 0 1 2 7 2 1 0; 0 3 2 7 2 3 0; 0 3 4 7 4 3 0; 0 5 4 7 4 5 0]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwm"
	      SID		      328
	      Position		      [1180, 48, 1210, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      2
	      Points		      [0, -10; 10, 0]
	      Branch {
		Points			[20, 0; 0, -20]
		DstBlock		"Trigonometric\nFunction"
		DstPort			1
	      }
	      Branch {
		Points			[0, 10]
		DstBlock		"Subsystem"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      1
	      Points		      [0, 10; 35, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"Trigonometric\nFunction"
		DstPort			2
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Subsystem"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Trigonometric\nFunction"
	      SrcPort		      1
	      DstBlock		      "180/pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "180/pi"
	      SrcPort		      1
	      DstBlock		      "triangle finder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "triangle finder"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Subsystem"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"vector table"
		DstPort			1
	      }
	      Branch {
		Points			[0, 140]
		DstBlock		"1/2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Clock1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold2"
	      SrcPort		      1
	      Points		      [150, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"vector selector_0"
		DstPort			4
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"vector selector_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "vector table"
	      SrcPort		      1
	      DstBlock		      "dec to bin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dec to bin1"
	      SrcPort		      1
	      DstBlock		      "pwm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "q"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cos2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Zero-Order\nHold3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold3"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sin1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold4"
	      SrcPort		      1
	      Points		      [50, 0; 0, -60]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "1/2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Rounding\nFunction"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Sum1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Rounding\nFunction"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[40, 0; 0, 5]
		DstBlock		"vector selector_0"
		DstPort			1
	      }
	      Branch {
		Points			[0, 250]
		DstBlock		"vector selector_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [40, 0]
	      Branch {
		DstBlock		"vector selector_0"
		DstPort			2
	      }
	      Branch {
		Points			[0, 245]
		DstBlock		"vector selector_1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [10, 0]
	      Branch {
		Points			[45, 0; 0, -5]
		DstBlock		"vector selector_0"
		DstPort			3
	      }
	      Branch {
		Points			[0, 240]
		DstBlock		"vector selector_1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "vector selector_0"
	      SrcPort		      1
	      Points		      [80, 0; 0, 120]
	      DstBlock		      "Switch3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -160]
	      DstBlock		      "vector table"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "vector selector_1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -150; 10, 0]
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "output is in radians from -pi to +pi"
	      Position		      [338, 54]
	    }
	    Annotation {
	      Name		      "col"
	      Position		      [964, 61]
	    }
	    Annotation {
	      Name		      "row"
	      Position		      [968, 30]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem2"
	  SID			  329
	  Ports			  [2, 1]
	  Position		  [880, 420, 920, 480]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem2"
	    Location		    [2, 82, 1014, 705]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      330
	      Position		      [25, 23, 55, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "q"
	      SID		      331
	      Position		      [25, 63, 55, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "1/2"
	      SID		      332
	      Position		      [685, 209, 715, 251]
	      Gain		      "1/2"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "180/pi"
	      SID		      333
	      Position		      [375, 71, 405, 109]
	      Gain		      "180/pi"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock1"
	      SID		      334
	      Position		      [25, 250, 45, 270]
	      Decimation	      "10"
	    }
	    Block {
	      BlockType		      Rounding
	      Name		      "Rounding\nFunction"
	      SID		      335
	      Position		      [765, 215, 795, 245]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      336
	      Ports		      [3, 3]
	      Position		      [520, 77, 615, 143]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[94, 168, 964, 646]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "triangle number"
		  SID			  337
		  Position		  [25, 98, 55, 112]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_beta"
		  SID			  338
		  Position		  [345, 188, 375, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_alpha"
		  SID			  339
		  Position		  [335, 248, 365, 262]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant4"
		  SID			  340
		  Position		  [125, 46, 165, 74]
		  Value			  "11*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant5"
		  SID			  341
		  Position		  [100, 191, 140, 219]
		  Value			  "13*pi/6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide4"
		  SID			  342
		  Ports			  [2, 1]
		  Position		  [675, 87, 705, 118]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide5"
		  SID			  343
		  Ports			  [2, 1]
		  Position		  [670, 182, 700, 213]
		  Inputs		  "/*"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide6"
		  SID			  344
		  Ports			  [2, 1]
		  Position		  [535, 347, 565, 378]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product10"
		  SID			  345
		  Ports			  [2, 1]
		  Position		  [420, 97, 450, 128]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product11"
		  SID			  346
		  Ports			  [2, 1]
		  Position		  [425, 307, 455, 338]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product12"
		  SID			  347
		  Ports			  [2, 1]
		  Position		  [425, 367, 455, 398]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product7"
		  SID			  348
		  Ports			  [2, 1]
		  Position		  [425, 232, 455, 263]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product8"
		  SID			  349
		  Ports			  [2, 1]
		  Position		  [425, 172, 455, 203]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product9"
		  SID			  350
		  Ports			  [2, 1]
		  Position		  [420, 37, 450, 68]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation1"
		  SID			  351
		  Position		  [715, 88, 730, 122]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation2"
		  SID			  352
		  Position		  [720, 183, 735, 217]
		  UpperLimit		  "inf"
		  LowerLimit		  "0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  353
		  Ports			  [3, 1]
		  Position		  [750, 290, 770, 310]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "--+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  354
		  Ports			  [2, 1]
		  Position		  [145, 150, 165, 170]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum16"
		  SID			  355
		  Ports			  [2, 1]
		  Position		  [470, 215, 490, 235]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum17"
		  SID			  356
		  Ports			  [2, 1]
		  Position		  [470, 75, 490, 95]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum18"
		  SID			  357
		  Ports			  [2, 1]
		  Position		  [475, 345, 495, 365]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  358
		  Ports			  [2, 1]
		  Position		  [170, 95, 190, 115]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "++|"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction3"
		  SID			  359
		  Ports			  [1, 1]
		  Position		  [270, 29, 300, 61]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction4"
		  SID			  360
		  Ports			  [1, 1]
		  Position		  [270, 89, 300, 121]
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction5"
		  SID			  361
		  Ports			  [1, 1]
		  Position		  [270, 164, 300, 196]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction6"
		  SID			  362
		  Ports			  [1, 1]
		  Position		  [270, 224, 300, 256]
		}
		Block {
		  BlockType		  Gain
		  Name			  "pi/3"
		  SID			  363
		  Position		  [80, 82, 115, 128]
		  Gain			  "pi/3"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "ts"
		  SID			  364
		  Position		  [450, 425, 510, 455]
		  Value			  "(20e-3)/18"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t0"
		  SID			  365
		  Position		  [795, 293, 825, 307]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t1"
		  SID			  366
		  Position		  [795, 193, 825, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "t2"
		  SID			  367
		  Position		  [790, 98, 820, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Saturation2"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "t1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "t0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide5"
		  SrcPort		  1
		  DstBlock		  "Saturation2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "triangle number"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pi/3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Divide4"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "t2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "v_alpha"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product10"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "v_beta"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "Product9"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "ts"
		  SrcPort		  1
		  Points		  [0, -25]
		  Branch {
		    Points		    [245, 0]
		    DstBlock		    "Sum1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Divide6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Divide6"
		  SrcPort		  1
		  Points		  [35, 0; 0, -225; 30, 0]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Divide5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Divide4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sum18"
		  SrcPort		  1
		  DstBlock		  "Divide6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product12"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product11"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum18"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum17"
		  SrcPort		  1
		  Points		  [165, 0]
		  DstBlock		  "Divide4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product10"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product9"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Sum17"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction4"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product12"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product10"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction3"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "Product11"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Sum16"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "Divide5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product8"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Sum16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product7"
		  SrcPort		  1
		  DstBlock		  "Sum16"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [40, 0; 0, 20]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Trigonometric\nFunction6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Trigonometric\nFunction5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction6"
		  SrcPort		  1
		  Points		  [0, 0; 60, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Product11"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction5"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "Product12"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pi/3"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Sum7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Trigonometric\nFunction3"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "t2"
		  Position		  [744, 89]
		}
		Annotation {
		  Name			  "t1"
		  Position		  [749, 188]
		}
		Annotation {
		  Name			  "v2beta"
		  Position		  [331, 228]
		}
		Annotation {
		  Name			  "v2alpha"
		  Position		  [332, 166]
		}
		Annotation {
		  Name			  "v1beta"
		  Position		  [331, 93]
		}
		Annotation {
		  Name			  "v1alpha"
		  Position		  [332, 31]
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      368
	      Ports		      [2, 1]
	      Position		      [835, 220, 855, 240]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-|"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      369
	      Position		      [900, 215, 930, 245]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "Trigonometric\nFunction"
	      SID		      370
	      Ports		      [2, 1]
	      Position		      [330, 72, 360, 103]
	      Operator		      "atan2"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold"
	      SID		      371
	      Position		      [80, 15, 115, 45]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold1"
	      SID		      372
	      Position		      [80, 55, 115, 85]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold2"
	      SID		      373
	      Position		      [95, 245, 130, 275]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold3"
	      SID		      374
	      Position		      [95, 105, 130, 135]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      ZeroOrderHold
	      Name		      "Zero-Order\nHold4"
	      SID		      375
	      Position		      [95, 165, 130, 195]
	      SampleTime	      "(20e-3)/18"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "cos2"
	      SID		      376
	      Ports		      [0, 1]
	      Position		      [30, 110, 60, 140]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "pi/2"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "dec to bin1"
	      SID		      377
	      Ports		      [1, 1]
	      Position		      [1100, 27, 1155, 83]
	      InputsSelectThisObjectFromTable "Column"
	      Table		      "[0 1 1 0 0 0 1 1; 1 0 0 1 1 1 0 0; 0 0 1 1 1 0 0 1; 1 1 0 0 0 1 1 0; 0 0 0 0 1 1 1 1; 1 1 1 1 0 0"
	      " 0 0]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dq to alpha-beta"
	      SID		      378
	      Ports		      [4, 2]
	      Position		      [210, 34, 250, 131]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"dq to alpha-beta"
		Location		[2, 82, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  379
		  Position		  [55, 68, 85, 82]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "q"
		  SID			  380
		  Position		  [55, 138, 85, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  SID			  381
		  Position		  [85, 88, 115, 102]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  SID			  382
		  Position		  [80, 123, 110, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  383
		  Ports			  [2, 1]
		  Position		  [195, 67, 225, 98]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  384
		  Ports			  [2, 1]
		  Position		  [195, 122, 225, 153]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  385
		  Ports			  [2, 1]
		  Position		  [195, 207, 225, 238]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  386
		  Ports			  [2, 1]
		  Position		  [195, 277, 225, 308]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  387
		  Ports			  [2, 1]
		  Position		  [260, 105, 280, 125]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum1"
		  SID			  388
		  Ports			  [2, 1]
		  Position		  [260, 245, 280, 265]
		  ShowName		  off
		  IconShape		  "round"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "alpha"
		  SID			  389
		  Position		  [340, 108, 370, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "beta"
		  SID			  390
		  Position		  [340, 248, 370, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 205]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "Product"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Sum1"
		  SrcPort		  1
		  DstBlock		  "beta"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "q"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Product2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "sin1"
	      SID		      391
	      Ports		      [0, 1]
	      Position		      [30, 165, 60, 195]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "0"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "triangle finder"
	      SID		      392
	      Ports		      [1, 1]
	      Position		      [425, 60, 465, 120]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"triangle finder"
		Location		[360, 446, 765, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  393
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Gain
		  Name			  "4"
		  SID			  394
		  Position		  [125, 28, 165, 72]
		  Gain			  "1/60"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Rounding
		  Name			  "Rounding\nFunction"
		  SID			  395
		  Position		  [205, 35, 235, 65]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum15"
		  SID			  396
		  Ports			  [2, 1]
		  Position		  [260, 50, 280, 70]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum7"
		  SID			  397
		  Ports			  [2, 1]
		  Position		  [80, 40, 100, 60]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  398
		  Position		  [295, 35, 325, 65]
		  Criteria		  "u2 > Threshold"
		  Threshold		  "-1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|3"
		  SID			  399
		  Position		  [50, 85, 80, 115]
		  Value			  "30"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  400
		  Position		  [230, 95, 260, 125]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  401
		  Position		  [350, 43, 380, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum15"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Rounding\nFunction"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Sum15"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Rounding\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum7"
		  SrcPort		  1
		  DstBlock		  "4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Sum7"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_0"
	      SID		      402
	      Ports		      [4, 1]
	      Position		      [735, 86, 775, 149]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_0"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  403
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  404
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  405
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  406
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  407
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  408
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  409
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  410
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  411
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  412
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  413
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  414
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  415
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  416
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  417
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  418
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  419
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  420
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    421
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    422
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    423
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    424
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    425
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    426
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    427
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    428
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    429
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  430
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    431
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    432
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    433
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    434
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    435
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    436
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    437
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    438
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    439
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  440
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    441
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    442
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    443
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    444
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    445
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    446
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    447
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    448
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    449
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  450
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    451
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    452
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    453
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    454
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    455
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    456
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    457
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    458
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    459
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  460
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    461
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    462
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    463
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    464
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    465
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    466
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    467
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    468
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    469
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  470
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    471
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    472
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    473
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    474
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    475
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    476
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    477
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    478
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    479
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  480
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  481
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  482
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  483
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  484
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  485
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  486
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  487
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  488
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vector selector_1"
	      SID		      489
	      Ports		      [4, 1]
	      Position		      [735, 331, 775, 394]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"vector selector_1"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "t0"
		  SID			  490
		  Position		  [75, 15, 105, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t1"
		  SID			  491
		  Position		  [235, 15, 265, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "t2"
		  SID			  492
		  Position		  [160, 15, 190, 30]
		  BlockRotation		  270
		  BlockMirror		  on
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hold_time"
		  SID			  493
		  Position		  [15, 173, 45, 187]
		  NamePlacement		  "alternate"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/1"
		  SID			  494
		  Position		  [154, 65, 196, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/2"
		  SID			  495
		  Position		  [304, 65, 346, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/3"
		  SID			  496
		  Position		  [229, 65, 271, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/4"
		  SID			  497
		  Position		  [69, 65, 111, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/5"
		  SID			  498
		  Position		  [339, 65, 381, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "1/6"
		  SID			  499
		  Position		  [409, 65, 451, 95]
		  BlockRotation		  270
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Gain			  "1/2"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch3"
		  SID			  500
		  Position		  [285, 170, 315, 200]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch4"
		  SID			  501
		  Position		  [390, 295, 420, 325]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch5"
		  SID			  502
		  Position		  [480, 420, 510, 450]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch6"
		  SID			  503
		  Position		  [570, 540, 600, 570]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch7"
		  SID			  504
		  Position		  [650, 660, 680, 690]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch8"
		  SID			  505
		  Position		  [740, 785, 770, 815]
		  Threshold		  "1"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  506
		  Position		  [705, 845, 725, 865]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal"
		  SID			  507
		  Ports			  [3, 2]
		  Position		  [135, 169, 205, 231]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    508
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    509
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    510
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    511
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    512
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    513
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    514
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    515
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    516
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal1"
		  SID			  517
		  Ports			  [3, 2]
		  Position		  [230, 294, 300, 356]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal1"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    518
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    519
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    520
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    521
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    522
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    523
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    524
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    525
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    526
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal2"
		  SID			  527
		  Ports			  [3, 2]
		  Position		  [320, 419, 390, 481]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal2"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    528
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    529
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    530
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    531
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    532
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    533
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    534
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    535
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    536
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal3"
		  SID			  537
		  Ports			  [3, 2]
		  Position		  [415, 539, 485, 601]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal3"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    538
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    539
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    540
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    541
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    542
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    543
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    544
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    545
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    546
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal4"
		  SID			  547
		  Ports			  [3, 2]
		  Position		  [500, 659, 570, 721]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal4"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    548
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    549
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    550
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    551
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    552
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    553
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    554
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    555
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    556
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "compare and signal5"
		  SID			  557
		  Ports			  [3, 2]
		  Position		  [595, 784, 665, 846]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "compare and signal5"
		    Location		    [322, 475, 642, 590]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    558
		    Position		    [40, 33, 70, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    559
		    Position		    [25, 48, 55, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "logic_in"
		    SID			    560
		    Position		    [160, 73, 190, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    " 2"
		    SID			    561
		    Ports		    [2, 1]
		    Position		    [215, 59, 240, 86]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Clock
		    Name		    "Clock1"
		    SID			    562
		    Position		    [80, 70, 100, 90]
		    Decimation		    "10"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator3"
		    SID			    563
		    Ports		    [2, 1]
		    Position		    [140, 47, 170, 78]
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    564
		    Ports		    [2, 1]
		    Position		    [80, 45, 100, 65]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "++|"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "logic_out"
		    SID			    565
		    Position		    [265, 68, 295, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    SID			    566
		    Position		    [145, 18, 175, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Clock1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -10]
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator3"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " 2"
		    SrcPort		    1
		    DstBlock		    "logic_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "logic_in"
		    SrcPort		    1
		    DstBlock		    " 2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|1"
		  SID			  567
		  Position		  [230, 136, 260, 164]
		  Value			  "0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|10"
		  SID			  568
		  Position		  [685, 796, 715, 824]
		  Value			  "6"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|4"
		  SID			  569
		  Position		  [335, 261, 365, 289]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|5"
		  SID			  570
		  Position		  [425, 386, 455, 414]
		  Value			  "2"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|6"
		  SID			  571
		  Position		  [515, 506, 545, 534]
		  Value			  "3"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|7"
		  SID			  572
		  Position		  [595, 626, 625, 654]
		  Value			  "4"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|8"
		  SID			  573
		  Position		  [685, 751, 715, 779]
		  Value			  "5"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "|V|9"
		  SID			  574
		  Position		  [515, 826, 545, 854]
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  575
		  Position		  [630, 178, 660, 192]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "1/4"
		  SrcPort		  1
		  Points		  [0, 100]
		  DstBlock		  "compare and signal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "t2"
		  SrcPort		  1
		  Points		  [0, 10]
		  Branch {
		    DstBlock		    "1/1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [255, 0]
		    DstBlock		    "1/6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t1"
		  SrcPort		  1
		  Points		  [0, 5]
		  Branch {
		    DstBlock		    "1/3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [110, 0]
		    DstBlock		    "1/5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "t0"
		  SrcPort		  1
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "1/4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "1/2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "hold_time"
		  SrcPort		  1
		  DstBlock		  "compare and signal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  1
		  DstBlock		  "Switch3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  1
		  Points		  [0, -5]
		  Branch {
		    Points		    [0, -40; -195, 0; 0, -45]
		    DstBlock		    "compare and signal"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "Switch4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "compare and signal"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/1"
		  SrcPort		  1
		  Points		  [0, 225]
		  DstBlock		  "compare and signal1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|4"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 90]
		  DstBlock		  "compare and signal2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/3"
		  SrcPort		  1
		  Points		  [0, 350]
		  DstBlock		  "compare and signal2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|5"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal2"
		  SrcPort		  2
		  Points		  [5, 0]
		  DstBlock		  "compare and signal3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/2"
		  SrcPort		  1
		  Points		  [0, 470]
		  DstBlock		  "compare and signal3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|6"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "compare and signal3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 65; -20, 0]
		  DstBlock		  "compare and signal4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1/5"
		  SrcPort		  1
		  Points		  [0, 590]
		  DstBlock		  "compare and signal4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "|V|7"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Switch7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -35; -185, 0]
		    DstBlock		    "compare and signal3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "1/6"
		  SrcPort		  1
		  Points		  [0, 715]
		  DstBlock		  "compare and signal5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare and signal4"
		  SrcPort		  2
		  Points		  [15, 0; 0, 70; -10, 0]
		  DstBlock		  "compare and signal5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "|V|8"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Switch8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Switch8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30; -190, 0]
		    DstBlock		    "compare and signal4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "|V|9"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "compare and signal5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "|V|10"
		  SrcPort		  1
		  DstBlock		  "Switch8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "compare and signal5"
		  SrcPort		  2
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch8"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch7"
		  SrcPort		  1
		  Points		  [0, -85; -130, 0]
		  DstBlock		  "Switch6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch6"
		  SrcPort		  1
		  Points		  [0, -85; -140, 0]
		  DstBlock		  "Switch5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch5"
		  SrcPort		  1
		  Points		  [0, -90; -140, 0]
		  DstBlock		  "Switch4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch4"
		  SrcPort		  1
		  Points		  [0, -75; -155, 0]
		  DstBlock		  "Switch3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "0"
		  Position		  [49, 53]
		}
		Annotation {
		  Name			  "1"
		  Position		  [121, 53]
		}
		Annotation {
		  Name			  "2"
		  Position		  [237, 56]
		}
	      }
	    }
	    Block {
	      BlockType		      LookupNDDirect
	      Name		      "vector table"
	      SID		      576
	      Ports		      [2, 1]
	      Position		      [995, 27, 1050, 83]
	      Table		      "[0 5 6 7 6 5 0; 0 1 6 7 6 1 0; 0 1 2 7 2 1 0; 0 3 2 7 2 3 0; 0 3 4 7 4 3 0; 0 5 4 7 4 5 0]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwm"
	      SID		      577
	      Position		      [1180, 48, 1210, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "vector selector_1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -150; 10, 0]
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -160]
	      DstBlock		      "vector table"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "vector selector_0"
	      SrcPort		      1
	      Points		      [80, 0; 0, 120]
	      DstBlock		      "Switch3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [10, 0]
	      Branch {
		Points			[0, 240]
		DstBlock		"vector selector_1"
		DstPort			3
	      }
	      Branch {
		Points			[45, 0; 0, -5]
		DstBlock		"vector selector_0"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [40, 0]
	      Branch {
		Points			[0, 245]
		DstBlock		"vector selector_1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"vector selector_0"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 250]
		DstBlock		"vector selector_1"
		DstPort			1
	      }
	      Branch {
		Points			[40, 0; 0, 5]
		DstBlock		"vector selector_0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Rounding\nFunction"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "1/2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Sum1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Rounding\nFunction"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold4"
	      SrcPort		      1
	      Points		      [50, 0; 0, -60]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sin1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold3"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cos2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Zero-Order\nHold3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "q"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Zero-Order\nHold"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dec to bin1"
	      SrcPort		      1
	      DstBlock		      "pwm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vector table"
	      SrcPort		      1
	      DstBlock		      "dec to bin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold2"
	      SrcPort		      1
	      Points		      [150, 0]
	      Branch {
		Points			[0, 125]
		DstBlock		"vector selector_1"
		DstPort			4
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"vector selector_0"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Clock1"
	      SrcPort		      1
	      DstBlock		      "Zero-Order\nHold2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Zero-Order\nHold"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "dq to alpha-beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "triangle finder"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 140]
		DstBlock		"1/2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"vector table"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Subsystem"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "180/pi"
	      SrcPort		      1
	      DstBlock		      "triangle finder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trigonometric\nFunction"
	      SrcPort		      1
	      DstBlock		      "180/pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      1
	      Points		      [0, 10; 35, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"Subsystem"
		DstPort			3
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"Trigonometric\nFunction"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dq to alpha-beta"
	      SrcPort		      2
	      Points		      [0, -10; 10, 0]
	      Branch {
		Points			[0, 10]
		DstBlock		"Subsystem"
		DstPort			2
	      }
	      Branch {
		Points			[20, 0; 0, -20]
		DstBlock		"Trigonometric\nFunction"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "row"
	      Position		      [968, 30]
	    }
	    Annotation {
	      Name		      "col"
	      Position		      [964, 61]
	    }
	    Annotation {
	      Name		      "output is in radians from -pi to +pi"
	      Position		      [338, 54]
	    }
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  578
	  Ports			  [2, 1]
	  Position		  [500, 185, 520, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  579
	  Ports			  [2, 1]
	  Position		  [205, 265, 225, 285]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum10"
	  SID			  580
	  Ports			  [2, 1]
	  Position		  [220, 500, 240, 520]
	  ShowName		  off
	  IconShape		  "round"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum11"
	  SID			  581
	  Ports			  [2, 1]
	  Position		  [765, 315, 785, 335]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum12"
	  SID			  582
	  Ports			  [2, 1]
	  Position		  [740, 370, 760, 390]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum13"
	  SID			  583
	  Ports			  [2, 1]
	  Position		  [715, 420, 735, 440]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum14"
	  SID			  584
	  Ports			  [2, 1]
	  Position		  [705, 470, 725, 490]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  SID			  585
	  Ports			  [2, 1]
	  Position		  [200, 455, 220, 475]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  SID			  586
	  Ports			  [2, 1]
	  Position		  [230, 360, 250, 380]
	  ShowName		  off
	  IconShape		  "round"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  SID			  587
	  Ports			  [2, 1]
	  Position		  [275, 420, 295, 440]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum5"
	  SID			  588
	  Ports			  [2, 1]
	  Position		  [395, 265, 415, 285]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum6"
	  SID			  589
	  Ports			  [2, 1]
	  Position		  [545, 270, 565, 290]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum8"
	  SID			  590
	  Ports			  [2, 1]
	  Position		  [595, 185, 615, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum9"
	  SID			  591
	  Ports			  [2, 1]
	  Position		  [725, 185, 745, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "abc to dq1"
	  SID			  592
	  Ports			  [3, 3]
	  Position		  [285, 170, 325, 230]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "abc to dq1"
	    Location		    [196, 206, 716, 422]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "A"
	      SID		      593
	      Position		      [55, 28, 85, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "B"
	      SID		      594
	      Position		      [55, 38, 85, 52]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "C"
	      SID		      595
	      Position		      [55, 48, 85, 62]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      596
	      Ports		      [1, 3]
	      Position		      [215, 46, 220, 84]
	      BackgroundColor	      "black"
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      597
	      Ports		      [3, 1]
	      Position		      [110, 26, 115, 64]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      598
	      Ports		      [2, 1]
	      Position		      [110, 136, 115, 174]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "Sine Wave"
	      SID		      599
	      Ports		      [0, 1]
	      Position		      [25, 115, 55, 145]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "0"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "Sine Wave1"
	      SID		      600
	      Ports		      [0, 1]
	      Position		      [25, 160, 55, 190]
	      Amplitude		      "1"
	      Bias		      "0"
	      Frequency		      "50*2*pi"
	      Phase		      "pi/2"
	      Samples		      "10"
	      Offset		      "0"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "abc_to_dq0\nTransformation"
	      SID		      601
	      Ports		      [2, 1]
	      Position		      [140, 34, 205, 96]
	      LibraryVersion	      "1.608"
	      DialogController	      "POWERSYS.PowerSysDialog"
	      SourceBlock	      "powerlib_extras/Measurements/abc_to_dq0\nTransformation"
	      SourceType	      "abc to dq0 Transformation"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "D"
	      SID		      602
	      Position		      [330, 13, 360, 27]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      603
	      Position		      [325, 48, 355, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "0"
	      SID		      604
	      Position		      [280, 128, 310, 142]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      DstBlock		      "0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "C"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "B"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "A"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "abc_to_dq0\nTransformation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sine Wave"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sine Wave1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "abc_to_dq0\nTransformation"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "abc_to_dq0\nTransformation"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -35]
	      DstBlock		      "D"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [85, 0]
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fuzzy controller2"
	  SID			  655
	  Ports			  [1, 1]
	  Position		  [285, 244, 320, 306]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "fuzzy controller2"
	    Location		    [-4, 50, 1346, 760]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      656
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Derivative
	      Name		      "Derivative"
	      SID		      657
	      Position		      [80, 60, 110, 90]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Fuzzy Logic \nController"
	      SID		      658
	      Ports		      [1, 1]
	      Position		      [235, 26, 295, 74]
	      AncestorBlock	      "fuzblock/Fuzzy Logic \nController"
	      LibraryVersion	      "*1.177"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "FIS"
	      MaskDescription	      "FIS"
	      MaskHelp		      "helpview([docroot '\\toolbox\\fuzzy\\fuzzylogiccontroller.html'])"
	      MaskPromptString	      "FIS file or structure:"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "fis=@1;"
	      MaskInitialization      "fis = fuzblockmask(gcb,fis);"
	      MaskDisplay	      "plot(0, -0.3, 6, -0.3, 0, 1.2, 6, 1.2, [0 6], [0 0], [1 2 3],[0 1 0],[2 3 4],[0 1 0],[3 4 5]"
	      ",[0 1 0])"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "NEWFLC1"
	      System {
		Name			"Fuzzy Logic \nController"
		Location		[2, 82, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	24
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  1
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  12
		  Ports			  [1, 2]
		  Position		  [110, 126, 115, 164]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "FIS S-function"
		  SID			  24
		  Ports			  [1, 1]
		  Position		  [135, 44, 205, 96]
		  FontName		  "Helvetica"
		  FunctionName		  "sffis"
		  Parameters		  "fis"
		  SFunctionModules	  "sfsup"
		  EnableBusSupport	  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "PI5"
		  SID			  13
		  Ports			  [1, 1]
		  Position		  [155, 142, 180, 198]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "PI5"
		    Location		    [592, 141, 952, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    14
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    15
		    Position		    [135, 29, 195, 61]
		    Gain		    "10"
		    ParameterDataTypeMode   "Inherit via internal rule"
		    ParameterDataType	    "sfix(16)"
		    ParameterScaling	    "2^0"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain3"
		    SID			    16
		    Position		    [110, 89, 170, 121]
		    Gain		    "500"
		    ParameterDataTypeMode   "Inherit via internal rule"
		    ParameterDataType	    "sfix(16)"
		    ParameterScaling	    "2^0"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Integrator
		    Name		    "Integrator"
		    SID			    17
		    Ports		    [1, 1]
		    Position		    [200, 90, 230, 120]
		    UpperSaturationLimit    "1"
		    LowerSaturationLimit    "-1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum7"
		    SID			    18
		    Ports		    [2, 1]
		    Position		    [260, 60, 280, 80]
		    ShowName		    off
		    IconShape		    "round"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    19
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Gain3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Integrator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    DstBlock		    "Sum7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Integrator"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Sum7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Gain3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum7"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  3
		  Position		  [270, 163, 300, 177]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "PI5"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 95]
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "PI5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      659
	      Ports		      [2, 1]
	      Position		      [170, 31, 175, 69]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      660
	      Position		      [320, 43, 350, 57]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Derivative"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Fuzzy Logic \nController"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Derivative"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Fuzzy Logic \nController"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fuzzy controller3"
	  SID			  668
	  Ports			  [1, 1]
	  Position		  [440, 264, 475, 326]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "fuzzy controller3"
	    Location		    [2, 82, 1348, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      669
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Derivative
	      Name		      "Derivative"
	      SID		      670
	      Position		      [80, 60, 110, 90]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Fuzzy Logic \nController"
	      SID		      671
	      Ports		      [1, 1]
	      Position		      [235, 26, 295, 74]
	      AncestorBlock	      "fuzblock/Fuzzy Logic \nController"
	      LibraryVersion	      "*1.177"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "FIS"
	      MaskDescription	      "FIS"
	      MaskHelp		      "helpview([docroot '\\toolbox\\fuzzy\\fuzzylogiccontroller.html'])"
	      MaskPromptString	      "FIS file or structure:"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "fis=@1;"
	      MaskInitialization      "fis = fuzblockmask(gcb,fis);"
	      MaskDisplay	      "plot(0, -0.3, 6, -0.3, 0, 1.2, 6, 1.2, [0 6], [0 0], [1 2 3],[0 1 0],[2 3 4],[0 1 0],[3 4 5]"
	      ",[0 1 0])"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "NEWFLC1"
	      System {
		Name			"Fuzzy Logic \nController"
		Location		[2, 82, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	12
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  1
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  12
		  Ports			  [1, 2]
		  Position		  [110, 126, 115, 164]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FIS Wizard"
		  SID			  4
		  Ports			  [1, 1]
		  Position		  [135, 44, 205, 96]
		  LibraryVersion	  "1.82"
		  SourceBlock		  "fuzwiz/FIS Wizard"
		  SourceType		  "FIS Wizard"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  fis			  "fis"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "PI2"
		  SID			  5
		  Ports			  [1, 1]
		  Position		  [160, 142, 185, 198]
		  ShowName		  off
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "PI2"
		    Location		    [592, 141, 952, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    6
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    7
		    Position		    [135, 29, 195, 61]
		    Gain		    "1490"
		    ParameterDataTypeMode   "Inherit via internal rule"
		    ParameterDataType	    "sfix(16)"
		    ParameterScaling	    "2^0"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain3"
		    SID			    8
		    Position		    [110, 89, 170, 121]
		    Gain		    "1000"
		    ParameterDataTypeMode   "Inherit via internal rule"
		    ParameterDataType	    "sfix(16)"
		    ParameterScaling	    "2^0"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Integrator
		    Name		    "Integrator"
		    SID			    9
		    Ports		    [1, 1]
		    Position		    [200, 90, 230, 120]
		    UpperSaturationLimit    "1"
		    LowerSaturationLimit    "-1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum7"
		    SID			    10
		    Ports		    [2, 1]
		    Position		    [260, 60, 280, 80]
		    ShowName		    off
		    IconShape		    "round"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    11
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Gain3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Integrator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    DstBlock		    "Sum7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Integrator"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Sum7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Gain3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum7"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  3
		  Position		  [270, 163, 300, 177]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 95]
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "PI2"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "PI2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      672
	      Ports		      [2, 1]
	      Position		      [170, 31, 175, 69]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      673
	      Position		      [320, 43, 350, 57]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Fuzzy Logic \nController"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Derivative"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fuzzy Logic \nController"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Derivative"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fuzzy controller4"
	  SID			  674
	  Ports			  [1, 1]
	  Position		  [360, 398, 390, 462]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "fuzzy controller4"
	    Location		    [2, 82, 1348, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      675
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Derivative
	      Name		      "Derivative"
	      SID		      676
	      Position		      [80, 60, 110, 90]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Fuzzy Logic \nController"
	      SID		      677
	      Ports		      [1, 1]
	      Position		      [235, 26, 295, 74]
	      AncestorBlock	      "fuzblock/Fuzzy Logic \nController"
	      LibraryVersion	      "*1.177"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "FIS"
	      MaskDescription	      "FIS"
	      MaskHelp		      "helpview([docroot '\\toolbox\\fuzzy\\fuzzylogiccontroller.html'])"
	      MaskPromptString	      "FIS file or structure:"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "fis=@1;"
	      MaskInitialization      "fis = fuzblockmask(gcb,fis);"
	      MaskDisplay	      "plot(0, -0.3, 6, -0.3, 0, 1.2, 6, 1.2, [0 6], [0 0], [1 2 3],[0 1 0],[2 3 4],[0 1 0],[3 4 5]"
	      ",[0 1 0])"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "NEWFLC1"
	      System {
		Name			"Fuzzy Logic \nController"
		Location		[2, 82, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	35
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  1
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  12
		  Ports			  [1, 2]
		  Position		  [110, 126, 115, 164]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FIS Wizard"
		  SID			  35
		  Ports			  [1, 1]
		  Position		  [135, 44, 205, 96]
		  LibraryVersion	  "1.82"
		  SourceBlock		  "fuzwiz/FIS Wizard"
		  SourceType		  "FIS Wizard"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  fis			  "fis"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "PI1"
		  SID			  20
		  Ports			  [1, 1]
		  Position		  [160, 142, 185, 198]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "PI1"
		    Location		    [592, 141, 952, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    21
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    22
		    Position		    [135, 29, 195, 61]
		    Gain		    "10"
		    ParameterDataTypeMode   "Inherit via internal rule"
		    ParameterDataType	    "sfix(16)"
		    ParameterScaling	    "2^0"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain3"
		    SID			    23
		    Position		    [110, 89, 170, 121]
		    Gain		    "1000"
		    ParameterDataTypeMode   "Inherit via internal rule"
		    ParameterDataType	    "sfix(16)"
		    ParameterScaling	    "2^0"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Integrator
		    Name		    "Integrator"
		    SID			    24
		    Ports		    [1, 1]
		    Position		    [200, 90, 230, 120]
		    LimitOutput		    on
		    UpperSaturationLimit    "1"
		    LowerSaturationLimit    "-1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum7"
		    SID			    25
		    Ports		    [2, 1]
		    Position		    [260, 60, 280, 80]
		    ShowName		    off
		    IconShape		    "round"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    26
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Sum7"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Gain3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Integrator"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Sum7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    DstBlock		    "Sum7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Integrator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  3
		  Position		  [270, 163, 300, 177]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "PI1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 95]
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "PI1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      678
	      Ports		      [2, 1]
	      Position		      [170, 31, 175, 69]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      679
	      Position		      [320, 43, 350, 57]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Fuzzy Logic \nController"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Derivative"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fuzzy Logic \nController"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Derivative"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fuzzy cotroller"
	  SID			  647
	  Ports			  [1, 1]
	  Position		  [540, 164, 575, 226]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "fuzzy cotroller"
	    Location		    [2, 82, 1348, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      648
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Derivative
	      Name		      "Derivative"
	      SID		      649
	      Position		      [80, 60, 110, 90]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Fuzzy Logic \nController"
	      SID		      650
	      Ports		      [1, 1]
	      Position		      [235, 26, 295, 74]
	      LibraryVersion	      "1.177"
	      SourceBlock	      "fuzblock/Fuzzy Logic \nController"
	      SourceType	      "FIS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      fis		      "NEWFLC1"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      651
	      Ports		      [2, 1]
	      Position		      [170, 31, 175, 69]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      652
	      Position		      [320, 43, 350, 57]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Fuzzy Logic \nController"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Derivative"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fuzzy Logic \nController"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Derivative"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "unit vector1"
	  SID			  605
	  Ports			  [2, 2]
	  Position		  [430, 345, 470, 405]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "unit vector1"
	    Location		    [2, 82, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "X"
	      SID		      606
	      Position		      [30, 28, 60, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Y"
	      SID		      607
	      Position		      [25, 108, 55, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      608
	      Ports		      [2, 1]
	      Position		      [200, 77, 230, 108]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      609
	      Ports		      [2, 1]
	      Position		      [405, 32, 435, 63]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide1"
	      SID		      610
	      Ports		      [2, 1]
	      Position		      [400, 127, 430, 158]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      611
	      Ports		      [1, 1]
	      Position		      [270, 80, 300, 110]
	      Operator		      "sqrt"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      612
	      Ports		      [2, 1]
	      Position		      [105, 27, 135, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      613
	      Ports		      [2, 1]
	      Position		      [105, 107, 135, 138]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Saturate
	      Name		      "Saturation"
	      SID		      614
	      Position		      [320, 80, 340, 110]
	      UpperLimit	      "inf"
	      LowerLimit	      "0.0001"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "x"
	      SID		      615
	      Position		      [560, 38, 590, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y"
	      SID		      616
	      Position		      [565, 133, 595, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Saturation"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Divide1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -40]
		DstBlock		"Divide"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Divide1"
	      SrcPort		      1
	      Points		      [55, 0; 0, -5]
	      DstBlock		      "y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      Points		      [50, 0; 0, -5]
	      DstBlock		      "x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Saturation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Y"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15; 5, 0]
		Branch {
		  Points		  [0, 5]
		  DstBlock		  "Divide1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Product1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Product1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 5]
		DstBlock		"Divide"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 15]
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Product"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [20, 0; 0, 40]
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "w"
	  SID			  617
	  Position		  [515, 237, 540, 273]
	  Gain			  "50*2*pi"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "w2"
	  SID			  618
	  Position		  [315, 412, 340, 448]
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "w3"
	  SID			  619
	  Position		  [575, 122, 600, 158]
	  Gain			  "50*2*pi"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "|V|'"
	  SID			  620
	  Position		  [665, 140, 695, 170]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  621
	  Position		  [950, 358, 980, 372]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  622
	  Position		  [940, 443, 970, 457]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [-30, 0; 0, -165]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "abc to dq1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      Points		      [20, 0]
	      Branch {
		DstBlock		" "
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, 180]
		DstBlock		"unit vector1"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "Sum5"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "w3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "abc to dq1"
	  SrcPort		  3
	  Points		  [45, 0]
	  DstBlock		  "  "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "1/125.5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "1/125.1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "1/125.2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "1/230"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0; 0, -155]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    DstBlock		    "1/230.0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, -325]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [30, 0]
	    DstBlock		    "Sum10"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -85; 15, 0]
	    Branch {
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 0; 370, 0]
	      Branch {
		Points			[0, 95]
		DstBlock		"Product5"
		DstPort			2
	      }
	      Branch {
		Points			[30, 0]
		DstBlock		"Product3"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [10, 0; 0, 25]
	  Branch {
	    Points		    [0, 5]
	    Branch {
	      Points		      [0, 0; 375, 0; 0, -50]
	      Branch {
		DstBlock		"Product6"
		DstPort			2
	      }
	      Branch {
		Points			[0, -100]
		DstBlock		"Product4"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 5]
	    DstBlock		    "Sum10"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "fuzzy cotroller"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [0, 50; 10, 0]
	  Branch {
	    DstBlock		    "Sum3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [45, 0]
	    DstBlock		    "Sum4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Sum3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [35, 0]
	    DstBlock		    "Sum4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "abc to dq1"
	  SrcPort		  2
	  Points		  [0, -5; 10, 0]
	  Branch {
	    Points		    [80, 0]
	    Branch {
	      Points		      [0, 60]
	      DstBlock		      "w"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [55, 0]
	      Branch {
		DstBlock		"Sum"
		DstPort			1
	      }
	      Branch {
		Points			[-20, 0; 0, -70]
		Branch {
		  DstBlock		  "Display1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -45]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
	      }
	    }
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, 195]
	    DstBlock		    "unit vector1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum5"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "fuzzy controller3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  DstBlock		  "w2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  Points		  [5, 0; 0, -95]
	  DstBlock		  "fuzzy controller2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Product4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, -55]
	    DstBlock		    "Product3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Product5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Product6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "|V|'"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "Sum9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum9"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Sum11"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [-25, 0]
	    DstBlock		    "Sum12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum11"
	  SrcPort		  1
	  DstBlock		  "Divide"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum12"
	  SrcPort		  1
	  DstBlock		  "Divide1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product5"
	  SrcPort		  1
	  DstBlock		  "6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum13"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Divide2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product6"
	  SrcPort		  1
	  DstBlock		  "1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum14"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Divide3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum6"
	  SrcPort		  1
	  DstBlock		  "L'/wb1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unit vector1"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unit vector1"
	  SrcPort		  2
	  Points		  [20, 0; 0, 35]
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  DstBlock		  "2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product4"
	  SrcPort		  1
	  DstBlock		  "3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fuzzy cotroller"
	  SrcPort		  1
	  DstBlock		  "Sum8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fuzzy controller3"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Sum6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "L'/wb"
	  SrcPort		  1
	  Points		  [20, 0; 0, 95]
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "Sum13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "Sum14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "L'/wb1"
	  SrcPort		  1
	  Points		  [95, 0]
	  DstBlock		  "Sum9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "Sum14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "6"
	  SrcPort		  1
	  DstBlock		  "Sum13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2"
	  SrcPort		  1
	  DstBlock		  "Sum11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "3"
	  SrcPort		  1
	  DstBlock		  "Sum12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum8"
	  SrcPort		  1
	  DstBlock		  "L'/wb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w2"
	  SrcPort		  1
	  DstBlock		  "fuzzy controller4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Subsystem2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -40]
	  DstBlock		  "Subsystem1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "Subsystem2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide3"
	  SrcPort		  1
	  Points		  [25, 0; 0, -115]
	  DstBlock		  "Subsystem1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1/230"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/230.0"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/125.5"
	  SrcPort		  1
	  DstBlock		  "abc to dq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/125.1"
	  SrcPort		  1
	  DstBlock		  "abc to dq1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1/125.2"
	  SrcPort		  1
	  DstBlock		  "abc to dq1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fuzzy controller2"
	  SrcPort		  1
	  DstBlock		  "Sum5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [-70, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w3"
	  SrcPort		  1
	  DstBlock		  "Sum8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w"
	  SrcPort		  1
	  DstBlock		  "Sum6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fuzzy controller4"
	  SrcPort		  1
	  Points		  [0, 5; 135, 0]
	  Branch {
	    DstBlock		    "Product1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum10"
	  SrcPort		  1
	  Points		  [530, 0; 0, -10]
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      Points		      [0, -35; 5, 0]
	      Branch {
		Points			[-5, 0; 0, -55]
		DstBlock		"Divide"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Divide1"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [5, 0]
	      DstBlock		      "Divide2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Divide3"
	    DstPort		    2
	  }
	}
	Annotation {
	  Name			  "x1"
	  Position		  [523, 347]
	}
	Annotation {
	  Name			  "x2"
	  Position		  [604, 182]
	}
	Annotation {
	  Name			  "delta(kd)"
	  Position		  [608, 362]
	}
	Annotation {
	  Name			  "delta(kq)"
	  Position		  [599, 409]
	}
	Annotation {
	  Name			  "kq2"
	  Position		  [840, 426]
	}
	Annotation {
	  Name			  "kd2"
	  Position		  [851, 323]
	}
	Annotation {
	  Name			  "kd1"
	  Position		  [839, 378]
	}
	Annotation {
	  Name			  "kq1"
	  Position		  [840, 487]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "current ia"
      SID		      645
      Ports		      [1]
      Position		      [515, 414, 535, 446]
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Vaa'"
      }
      TimeRange		      "0.5"
      YMin		      "52.5"
      YMax		      "105"
      SaveToWorkspace	      on
      SaveName		      "final_yhd_iaa"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      623
      Ports		      []
      Position		      [310, 200, 370, 224]
      LibraryVersion	      "1.1845"
      UserDataPersistent      on
      UserData		      "DataTag0"
      FontSize		      11
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimulationMode	      "Continuous"
      SampleTime	      "0"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      frequencyindice	      "50"
      echomessages	      off
      HookPort		      off
      DisplayEquations	      off
      FunctionMessages	      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      Frange		      "[0:2:500]"
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      structure		      "final_yhd_iaa"
      ZoomFFT		      off
      StartTime		      "0.2"
      cycles		      "1"
      DisplayStyle	      "1"
      fundamental	      "50"
      FreqAxis		      on
      MaxFrequency	      "2500"
      frequencyindicesteady   "1"
      RmsSteady		      "1"
      display		      off
      Ts		      "0"
      methode		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "transformer connected \nin shunt with T-line"
      SID		      624
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [565, 308, 675, 412]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"transformer connected \nin shunt with T-line"
	Location		[2, 74, 1347, 707]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  " \n1"
	  SID			  625
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [465, 196, 500, 224]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n2"
	  SID			  626
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [465, 256, 500, 284]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n3"
	  SID			  627
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [465, 141, 500, 169]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n4"
	  SID			  628
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [655, 151, 690, 179]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n5"
	  SID			  629
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [655, 201, 690, 229]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  " \n6"
	  SID			  630
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [680, 251, 715, 279]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "0.6"
	  Inductance		  "(2.5e-3)/2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "A"
	  SID			  631
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [253, 490, 277, 525]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/AC Voltage Source"
	  SourceType		  "AC Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Amplitude		  "400*1.414"
	  Phase			  "0"
	  Frequency		  "50"
	  SampleTime		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "B"
	  SID			  632
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [468, 530, 492, 565]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/AC Voltage Source"
	  SourceType		  "AC Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Amplitude		  "400*1.414"
	  Phase			  "-120"
	  Frequency		  "50"
	  SampleTime		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "C"
	  SID			  633
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [543, 575, 567, 610]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/AC Voltage Source"
	  SourceType		  "AC Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Amplitude		  "400*1.414"
	  Phase			  "-240"
	  Frequency		  "50"
	  SampleTime		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement"
	  SID			  634
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [330, 438, 355, 462]
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  "off"
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement1"
	  SID			  635
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [528, 320, 552, 345]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  "off"
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement3"
	  SID			  636
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [508, 445, 532, 470]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  "off"
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Current Measurement4"
	  SID			  637
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [543, 525, 567, 550]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  "off"
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  SID			  646
	  Ports			  [1]
	  Position		  [565, 70, 595, 130]
	  Floating		  off
	  Location		  [6, 52, 1030, 737]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "Vaa'"
	  }
	  TimeRange		  "0.5"
	  YMin			  "-100"
	  YMax			  "100"
	  SaveToWorkspace	  on
	  SaveName		  "i1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleInput		  on
	  SampleTime		  "1e-6"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn1"
	  SID			  638
	  Position		  [380, 148, 410, 162]
	  Port			  "1"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn2"
	  SID			  639
	  Position		  [760, 148, 790, 162]
	  BlockMirror		  on
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn3"
	  SID			  640
	  Position		  [375, 208, 405, 222]
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn4"
	  SID			  641
	  Position		  [765, 208, 795, 222]
	  BlockMirror		  on
	  Port			  "4"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn5"
	  SID			  642
	  Position		  [370, 268, 400, 282]
	  Port			  "5"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn6"
	  SID			  643
	  Position		  [785, 268, 815, 282]
	  BlockMirror		  on
	  Port			  "6"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn1"
	  SrcPort		  RConn1
	  Points		  [0, 0]
	  DstBlock		  " \n3"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n1"
	  SrcPort		  RConn1
	  Points		  [0, 5]
	  DstBlock		  "Conn3"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n5"
	  SrcPort		  LConn1
	  DstBlock		  "Conn4"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn5"
	  SrcPort		  RConn1
	  Points		  [35, 0]
	  DstBlock		  " \n2"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n6"
	  SrcPort		  LConn1
	  Points		  [5, 0; 0, 10]
	  DstBlock		  "Conn6"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement"
	  SrcPort		  RConn1
	  Points		  [0, -75; 170, 0]
	  DstBlock		  "Current Measurement1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n4"
	  SrcPort		  RConn1
	  Points		  [-65, 0; 0, 255; -125, 0; 0, 120]
	  DstBlock		  "A"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n3"
	  SrcPort		  LConn1
	  Points		  [30, 0]
	  DstBlock		  "Current Measurement1"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement4"
	  SrcPort		  RConn1
	  Points		  [0, -40; 85, 0; 0, -105; -130, 0]
	  DstBlock		  " \n2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement3"
	  SrcPort		  RConn1
	  Points		  [0, -220]
	  DstBlock		  " \n1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn2"
	  SrcPort		  RConn1
	  Points		  [-40, 0]
	  DstBlock		  " \n4"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement"
	  SrcPort		  LConn1
	  Points		  [-50, 0]
	  DstBlock		  "A"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "B"
	  SrcPort		  RConn1
	  Points		  [0, -15; 40, 0]
	  DstBlock		  "Current Measurement3"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n5"
	  SrcPort		  RConn1
	  Points		  [-10, 0; 0, 370; -150, 0]
	  DstBlock		  "B"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Current Measurement4"
	  SrcPort		  LConn1
	  DstBlock		  "C"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  " \n6"
	  SrcPort		  RConn1
	  Points		  [5, 0; 0, 15; 10, 0; 0, 370; -125, 0]
	  DstBlock		  "C"
	  DstPort		  LConn1
	}
	Line {
	  SrcBlock		  "Current Measurement1"
	  SrcPort		  1
	  Points		  [0, -215]
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "voltage\nea"
      SID		      654
      Ports		      [1]
      Position		      [546, 255, 574, 275]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      Floating		      off
      Location		      [6, 52, 1030, 737]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Vaa'"
      }
      TimeRange		      "0.5"
      YMin		      "-750"
      YMax		      "200"
      SaveToWorkspace	      on
      SaveName		      "final_thd_Vaa"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleInput	      on
      SampleTime	      "1e-6"
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Parallel \nRLC \nBranch"
      SrcPort		      LConn1
      Points		      [0, -5; -10, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[20, 0]
	DstBlock		"Inverter1"
	DstPort			RConn2
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[-10, 0]
	DstBlock		"Voltage \nMeasurement"
	DstPort			LConn2
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [785, 380; 50, 0; 0, -20]
      DstBlock		      "Voltage \nMeasurement1"
      DstPort		      LConn2
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Parallel \nRLC \nBranch1"
	SrcPort			LConn1
	Points			[-15, 0]
      }
      Branch {
	ConnectType		"SRC_SRC"
	Points			[-10, 0]
	DstBlock		"Inverter 2"
	DstPort			RConn2
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage\n Measurement2"
      SrcPort		      LConn2
      Points		      [65, 0; 0, 30; 5, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[5, 0]
	DstBlock		"Inverter 2"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"transformer connected \nin shunt with T-line"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "transformer connected \nin shunt with T-line"
      SrcPort		      LConn2
      DstBlock		      "Inverter 2"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Inverter 2"
      SrcPort		      LConn3
      Points		      [0, 15]
      DstBlock		      "transformer connected \nin shunt with T-line"
      DstPort		      LConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Parallel \nRLC \nBranch"
      SrcPort		      RConn1
      Points		      [-20, 0]
      Branch {
	ConnectType		"DEST_DEST"
	Labels			[2, 0]
	SrcBlock		"Inverter1"
	SrcPort			RConn1
	Points			[0, -15; -30, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Voltage \nMeasurement"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage \nMeasurement1"
      SrcPort		      LConn1
      Points		      [0, -35; -35, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[-25, 0]
	DstBlock		"Inverter 2"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Parallel \nRLC \nBranch1"
	SrcPort			RConn1
	Points			[0, 0]
      }
    }
    Line {
      SrcBlock		      "Voltage \nMeasurement1"
      SrcPort		      1
      Points		      [25, 0; 0, -55]
      Branch {
	Points			[0, -30]
	Branch {
	  DstBlock		  "Display1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -50; -420, 0]
	  DstBlock		  "controller"
	  DstPort		  5
	}
      }
      Branch {
	Points			[0, 160; -650, 0; 0, -35]
	DstBlock		"Scope2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Voltage \nMeasurement"
      SrcPort		      1
      Points		      [-20, 0]
      Branch {
	Points			[0, -85]
	Branch {
	  Points		  [0, 20]
	  DstBlock		  "Display"
	  DstPort		  1
	}
	Branch {
	  Points		  [230, 0]
	  DstBlock		  "controller"
	  DstPort		  4
	}
      }
      Branch {
	Points			[0, 50]
	DstBlock		"Scope2"
	DstPort			1
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [505, 330; 30, 0]
      DstBlock		      "Current Measurement1"
      DstPort		      LConn1
      Branch {
	ConnectType		"SRC_SRC"
	Points			[25, 0; 0, -35]
	DstBlock		"Voltage\n Measurement2"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"transformer connected \nin shunt with T-line"
	SrcPort			RConn1
	Points			[0, 5; -45, 0]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Inverter1"
      SrcPort		      LConn1
      Points		      [0, -20]
      DstBlock		      "Current Measurement1"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "transformer connected \nin shunt with T-line"
      SrcPort		      RConn2
      DstBlock		      "Current Measurement2"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Current Measurement2"
      SrcPort		      RConn1
      Points		      [-60, 0]
      DstBlock		      "Inverter1"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Current Measurement3"
      SrcPort		      LConn1
      Points		      [15, 0]
      DstBlock		      "transformer connected \nin shunt with T-line"
      DstPort		      RConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Current Measurement3"
      SrcPort		      RConn1
      DstBlock		      "Inverter1"
      DstPort		      LConn3
    }
    Line {
      SrcBlock		      "Current Measurement1"
      SrcPort		      1
      Points		      [-20, 0; 0, -25]
      Branch {
	Points			[15, 0]
	DstBlock		"controller"
	DstPort			1
      }
      Branch {
	Points			[5, 0]
	DstBlock		"Discrete \n2nd-Order\nFilter"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Current Measurement2"
      SrcPort		      1
      Points		      [-5, 0]
      DstBlock		      "controller"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Current Measurement3"
      SrcPort		      1
      Points		      [-5, 0]
      DstBlock		      "controller"
      DstPort		      3
    }
    Line {
      Labels		      [2, 0]
      SrcBlock		      "controller"
      SrcPort		      1
      Points		      [-5, 0]
      DstBlock		      "Inverter1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "controller"
      SrcPort		      2
      Points		      [-5, 0; 0, -85; 280, 0]
      DstBlock		      "Inverter 2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Voltage\n Measurement2"
      SrcPort		      1
      Points		      [0, -10]
      DstBlock		      "voltage\nea"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete \n2nd-Order\nFilter"
      SrcPort		      1
      Points		      [0, 100]
      DstBlock		      "current ia"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    , ,   8    (     @         %    \"     $    !     0         %  0 #     $   \"$    <&]W9"
    "7)G=6D     <W1E861Y<W1A=&4 :6YI='-T871E<P  ;&]A9&9L;W<     ;'1I=FEE=P      >FUE=&5R        9F9T=&]O;       <F5P;W)"
    "T        :'ES=&5R97-I<P  ;&EN97!A<F%M    5',                   X    P    !@    @    &          4    (             "
    "  !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8  "
    "  (    !@         %    \"                0         )          X    P    !@    @    &          4    (              "
    " !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8   "
    " (    !@         %    \"                0         )          X    X    !@    @    &          4    (     0    $    "
    "!          D    (         6 3YT .    ,     8    (    !@         %    \"                0         )          X    P"
    "    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @      "
    "         $         \"0         .    ,     8    (    !@         %    \"                0         )          "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.1 (R2009a) dated Jul 17 2009, 10:24:20
#
#


Stateflow {
  machine {
    id			    1
    name		    "final_fuzzy_modified"
    created		    "20-Aug-2008 13:36:29"
    isLibrary		    0
    firstTarget		    2
    sfVersion		    71014000.00001
  }
  target {
    id			    2
    name		    "sfun"
    codeFlags		    ""
    machine		    1
    linkNode		    [1 0 0]
  }
}
