---
title: intel x86 platform background
---
- References
	 - [[Mindshare x86]]
- Questions
- X86 performance CPUs
	 - ![](../assets/0MRaM2AKqM.png)
	 - backward compatible
	 - add instructions
- x86 CPU evolutions
	 - ![](../assets/weA8BK1NZp.png)
- Before the core architecture
	 - ![](../assets/-jRkyOIW9g.png)
		 - 80386 the first introduce 32-bit registers and instructions.
		 - 80486 internal l1 cache
		 - pentium CPU dual processor. split L1 cache (code and data cache). MMX instructions. MSRs.
		 - P6 CPUs. two level caches (L1/L2). 128 bit XMM register and SSE instructions.
	 - ![](../assets/uVw5A4Qt-Z.png)
		 - pentium 4. L1 trace cache.
		 - pentium M
- Core architecture processors
	 - ![](../assets/8ip2vLBkYR.png)
	 - core2. 2and 4 cpu cores
	 - Nehalem. L3 cache.
	 - Sandy bridge
		 - ![](../assets/sGgMpcQVwh.png)
			 - AVX and 256 bit YMM
	 - IVY bridge
	 - Haswell
	 - Broadwell
	 - Skylake
		 - 14nm
		 - AVX512 and ZMM
	 - Kaby lake
		 - 14 nm
		 - L4 cache
	 - cannon lake
		 - 10 nm