Running: G:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v06/ise/tb_delayer_isim_beh.exe -prj G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v06/ise/tb_delayer_beh.prj work.tb_delayer 
ISim P.28xd (signature 0x1048c146)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v06/ise/../hdl/misc/delayer.vhd" into library work
Parsing VHDL file "G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v06/ise/../hdl/misc/tb_delayer.vhd" into library work
Parsing VHDL file "G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v06/ise/../ipcore_dir/UART_clk/example_design/UART_clk_exdes.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 112588 KB
Fuse CPU Usage: 670 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling architecture behavioral of entity delayer [delayer_default]
Compiling architecture behavior of entity tb_delayer
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v06/ise/tb_delayer_isim_beh.exe
Fuse Memory Usage: 124732 KB
Fuse CPU Usage: 732 ms
