static unsigned long lp_gpio_reg(struct gpio_chip *chip, unsigned offset,\r\nint reg)\r\n{\r\nstruct lp_gpio *lg = gpiochip_get_data(chip);\r\nint reg_offset;\r\nif (reg == LP_CONFIG1 || reg == LP_CONFIG2)\r\nreg_offset = offset * 8;\r\nelse\r\nreg_offset = (offset / 32) * 4;\r\nreturn lg->reg_base + reg + reg_offset;\r\n}\r\nstatic int lp_gpio_request(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct lp_gpio *lg = gpiochip_get_data(chip);\r\nunsigned long reg = lp_gpio_reg(chip, offset, LP_CONFIG1);\r\nunsigned long conf2 = lp_gpio_reg(chip, offset, LP_CONFIG2);\r\nunsigned long acpi_use = lp_gpio_reg(chip, offset, LP_ACPI_OWNED);\r\npm_runtime_get(&lg->pdev->dev);\r\nif (!(inl(acpi_use) & BIT(offset % 32))) {\r\ndev_err(&lg->pdev->dev, "gpio %d reserved for ACPI\n", offset);\r\nreturn -EBUSY;\r\n}\r\nif (!(inl(reg) & USE_SEL_BIT))\r\nreturn -ENODEV;\r\noutl(inl(conf2) & ~GPINDIS_BIT, conf2);\r\nreturn 0;\r\n}\r\nstatic void lp_gpio_free(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct lp_gpio *lg = gpiochip_get_data(chip);\r\nunsigned long conf2 = lp_gpio_reg(chip, offset, LP_CONFIG2);\r\noutl(inl(conf2) | GPINDIS_BIT, conf2);\r\npm_runtime_put(&lg->pdev->dev);\r\n}\r\nstatic int lp_irq_type(struct irq_data *d, unsigned type)\r\n{\r\nstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\r\nstruct lp_gpio *lg = gpiochip_get_data(gc);\r\nu32 hwirq = irqd_to_hwirq(d);\r\nunsigned long flags;\r\nu32 value;\r\nunsigned long reg = lp_gpio_reg(&lg->chip, hwirq, LP_CONFIG1);\r\nif (hwirq >= lg->chip.ngpio)\r\nreturn -EINVAL;\r\nspin_lock_irqsave(&lg->lock, flags);\r\nvalue = inl(reg);\r\nif (type & IRQ_TYPE_EDGE_RISING)\r\nvalue &= ~(TRIG_SEL_BIT | INT_INV_BIT);\r\nif (type & IRQ_TYPE_EDGE_FALLING)\r\nvalue = (value | INT_INV_BIT) & ~TRIG_SEL_BIT;\r\nif (type & IRQ_TYPE_LEVEL_LOW)\r\nvalue = (value | TRIG_SEL_BIT) & ~INT_INV_BIT;\r\nif (type & IRQ_TYPE_LEVEL_HIGH)\r\nvalue |= TRIG_SEL_BIT | INT_INV_BIT;\r\noutl(value, reg);\r\nspin_unlock_irqrestore(&lg->lock, flags);\r\nreturn 0;\r\n}\r\nstatic int lp_gpio_get(struct gpio_chip *chip, unsigned offset)\r\n{\r\nunsigned long reg = lp_gpio_reg(chip, offset, LP_CONFIG1);\r\nreturn !!(inl(reg) & IN_LVL_BIT);\r\n}\r\nstatic void lp_gpio_set(struct gpio_chip *chip, unsigned offset, int value)\r\n{\r\nstruct lp_gpio *lg = gpiochip_get_data(chip);\r\nunsigned long reg = lp_gpio_reg(chip, offset, LP_CONFIG1);\r\nunsigned long flags;\r\nspin_lock_irqsave(&lg->lock, flags);\r\nif (value)\r\noutl(inl(reg) | OUT_LVL_BIT, reg);\r\nelse\r\noutl(inl(reg) & ~OUT_LVL_BIT, reg);\r\nspin_unlock_irqrestore(&lg->lock, flags);\r\n}\r\nstatic int lp_gpio_direction_input(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct lp_gpio *lg = gpiochip_get_data(chip);\r\nunsigned long reg = lp_gpio_reg(chip, offset, LP_CONFIG1);\r\nunsigned long flags;\r\nspin_lock_irqsave(&lg->lock, flags);\r\noutl(inl(reg) | DIR_BIT, reg);\r\nspin_unlock_irqrestore(&lg->lock, flags);\r\nreturn 0;\r\n}\r\nstatic int lp_gpio_direction_output(struct gpio_chip *chip,\r\nunsigned offset, int value)\r\n{\r\nstruct lp_gpio *lg = gpiochip_get_data(chip);\r\nunsigned long reg = lp_gpio_reg(chip, offset, LP_CONFIG1);\r\nunsigned long flags;\r\nlp_gpio_set(chip, offset, value);\r\nspin_lock_irqsave(&lg->lock, flags);\r\noutl(inl(reg) & ~DIR_BIT, reg);\r\nspin_unlock_irqrestore(&lg->lock, flags);\r\nreturn 0;\r\n}\r\nstatic void lp_gpio_irq_handler(struct irq_desc *desc)\r\n{\r\nstruct irq_data *data = irq_desc_get_irq_data(desc);\r\nstruct gpio_chip *gc = irq_desc_get_handler_data(desc);\r\nstruct lp_gpio *lg = gpiochip_get_data(gc);\r\nstruct irq_chip *chip = irq_data_get_irq_chip(data);\r\nu32 base, pin, mask;\r\nunsigned long reg, ena, pending;\r\nfor (base = 0; base < lg->chip.ngpio; base += 32) {\r\nreg = lp_gpio_reg(&lg->chip, base, LP_INT_STAT);\r\nena = lp_gpio_reg(&lg->chip, base, LP_INT_ENABLE);\r\nwhile ((pending = (inl(reg) & inl(ena)))) {\r\nunsigned irq;\r\npin = __ffs(pending);\r\nmask = BIT(pin);\r\noutl(mask, reg);\r\nirq = irq_find_mapping(lg->chip.irqdomain, base + pin);\r\ngeneric_handle_irq(irq);\r\n}\r\n}\r\nchip->irq_eoi(data);\r\n}\r\nstatic void lp_irq_unmask(struct irq_data *d)\r\n{\r\n}\r\nstatic void lp_irq_mask(struct irq_data *d)\r\n{\r\n}\r\nstatic void lp_irq_enable(struct irq_data *d)\r\n{\r\nstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\r\nstruct lp_gpio *lg = gpiochip_get_data(gc);\r\nu32 hwirq = irqd_to_hwirq(d);\r\nunsigned long reg = lp_gpio_reg(&lg->chip, hwirq, LP_INT_ENABLE);\r\nunsigned long flags;\r\nspin_lock_irqsave(&lg->lock, flags);\r\noutl(inl(reg) | BIT(hwirq % 32), reg);\r\nspin_unlock_irqrestore(&lg->lock, flags);\r\n}\r\nstatic void lp_irq_disable(struct irq_data *d)\r\n{\r\nstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\r\nstruct lp_gpio *lg = gpiochip_get_data(gc);\r\nu32 hwirq = irqd_to_hwirq(d);\r\nunsigned long reg = lp_gpio_reg(&lg->chip, hwirq, LP_INT_ENABLE);\r\nunsigned long flags;\r\nspin_lock_irqsave(&lg->lock, flags);\r\noutl(inl(reg) & ~BIT(hwirq % 32), reg);\r\nspin_unlock_irqrestore(&lg->lock, flags);\r\n}\r\nstatic void lp_gpio_irq_init_hw(struct lp_gpio *lg)\r\n{\r\nunsigned long reg;\r\nunsigned base;\r\nfor (base = 0; base < lg->chip.ngpio; base += 32) {\r\nreg = lp_gpio_reg(&lg->chip, base, LP_INT_ENABLE);\r\noutl(0, reg);\r\nreg = lp_gpio_reg(&lg->chip, base, LP_INT_STAT);\r\noutl(0xffffffff, reg);\r\n}\r\n}\r\nstatic int lp_gpio_probe(struct platform_device *pdev)\r\n{\r\nstruct lp_gpio *lg;\r\nstruct gpio_chip *gc;\r\nstruct resource *io_rc, *irq_rc;\r\nstruct device *dev = &pdev->dev;\r\nunsigned long reg_len;\r\nint ret = -ENODEV;\r\nlg = devm_kzalloc(dev, sizeof(struct lp_gpio), GFP_KERNEL);\r\nif (!lg)\r\nreturn -ENOMEM;\r\nlg->pdev = pdev;\r\nplatform_set_drvdata(pdev, lg);\r\nio_rc = platform_get_resource(pdev, IORESOURCE_IO, 0);\r\nirq_rc = platform_get_resource(pdev, IORESOURCE_IRQ, 0);\r\nif (!io_rc) {\r\ndev_err(dev, "missing IO resources\n");\r\nreturn -EINVAL;\r\n}\r\nlg->reg_base = io_rc->start;\r\nreg_len = resource_size(io_rc);\r\nif (!devm_request_region(dev, lg->reg_base, reg_len, "lp-gpio")) {\r\ndev_err(dev, "failed requesting IO region 0x%x\n",\r\n(unsigned int)lg->reg_base);\r\nreturn -EBUSY;\r\n}\r\nspin_lock_init(&lg->lock);\r\ngc = &lg->chip;\r\ngc->label = dev_name(dev);\r\ngc->owner = THIS_MODULE;\r\ngc->request = lp_gpio_request;\r\ngc->free = lp_gpio_free;\r\ngc->direction_input = lp_gpio_direction_input;\r\ngc->direction_output = lp_gpio_direction_output;\r\ngc->get = lp_gpio_get;\r\ngc->set = lp_gpio_set;\r\ngc->base = -1;\r\ngc->ngpio = LP_NUM_GPIO;\r\ngc->can_sleep = false;\r\ngc->parent = dev;\r\nret = devm_gpiochip_add_data(dev, gc, lg);\r\nif (ret) {\r\ndev_err(dev, "failed adding lp-gpio chip\n");\r\nreturn ret;\r\n}\r\nif (irq_rc && irq_rc->start) {\r\nlp_gpio_irq_init_hw(lg);\r\nret = gpiochip_irqchip_add(gc, &lp_irqchip, 0,\r\nhandle_simple_irq, IRQ_TYPE_NONE);\r\nif (ret) {\r\ndev_err(dev, "failed to add irqchip\n");\r\ngpiochip_remove(gc);\r\nreturn ret;\r\n}\r\ngpiochip_set_chained_irqchip(gc, &lp_irqchip,\r\n(unsigned)irq_rc->start,\r\nlp_gpio_irq_handler);\r\n}\r\npm_runtime_enable(dev);\r\nreturn 0;\r\n}\r\nstatic int lp_gpio_runtime_suspend(struct device *dev)\r\n{\r\nreturn 0;\r\n}\r\nstatic int lp_gpio_runtime_resume(struct device *dev)\r\n{\r\nreturn 0;\r\n}\r\nstatic int lp_gpio_resume(struct device *dev)\r\n{\r\nstruct platform_device *pdev = to_platform_device(dev);\r\nstruct lp_gpio *lg = platform_get_drvdata(pdev);\r\nunsigned long reg;\r\nint i;\r\nfor (i = 0; i < lg->chip.ngpio; i++) {\r\nif (gpiochip_is_requested(&lg->chip, i) != NULL) {\r\nreg = lp_gpio_reg(&lg->chip, i, LP_CONFIG2);\r\noutl(inl(reg) & ~GPINDIS_BIT, reg);\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int lp_gpio_remove(struct platform_device *pdev)\r\n{\r\npm_runtime_disable(&pdev->dev);\r\nreturn 0;\r\n}\r\nstatic int __init lp_gpio_init(void)\r\n{\r\nreturn platform_driver_register(&lp_gpio_driver);\r\n}\r\nstatic void __exit lp_gpio_exit(void)\r\n{\r\nplatform_driver_unregister(&lp_gpio_driver);\r\n}
