{
  "name": "ostd::arch::timer::apic::init_deadline_mode",
  "span": "ostd/src/arch/x86/timer/apic.rs:76:1: 76:60",
  "src": "fn init_deadline_mode(apic: &dyn Apic, timer_irq: &IrqLine) {\n    // Enable TSC deadline mode\n    apic.set_lvt_timer(timer_irq.num() as u64 | (1 << 18));\n\n    timer_callback();\n}"
}