VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/systemcaes_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: systemcaes_dup

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.40 seconds (max_rss 47.2 MiB, delta_rss +31.7 MiB)

Timing analysis: ON
Circuit netlist file: systemcaes_dup.net
Circuit placement file: systemcaes_dup.place
Circuit routing file: systemcaes_dup.route
Circuit SDC file: systemcaes_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.78 seconds (max_rss 336.2 MiB, delta_rss +288.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/systemcaes_dup.blif
# Load circuit
Found constant-zero generator 'new_n2429'
Found constant-zero generator 'new_n2430'
Found constant-zero generator 'new_n2432'
Found constant-zero generator 'new_n2434'
Found constant-zero generator 'new_n2437'
Found constant-zero generator 'new_n2443'
Found constant-zero generator 'new_n2448'
Found constant-zero generator 'new_n2477'
Found constant-zero generator 'new_n2493'
Found constant-zero generator 'new_n2496'
Found constant-zero generator 'new_n2504'
Found constant-zero generator 'new_n2581'
Found constant-zero generator 'new_n2615'
Found constant-zero generator 'new_n2807'
Found constant-zero generator 'new_n2810'
Found constant-zero generator 'new_n2858'
Found constant-zero generator 'new_n2863'
Found constant-zero generator 'new_n2868'
Found constant-one generator 'new_n2869'
Found constant-zero generator 'new_n2874'
Found constant-zero generator 'new_n2879'
Found constant-zero generator 'new_n2885'
Found constant-zero generator 'new_n2898'
Found constant-zero generator 'new_n2906'
Found constant-zero generator 'new_n3012'
Found constant-zero generator 'new_n3014'
Found constant-zero generator 'new_n3186'
Found constant-zero generator 'new_n3199'
Found constant-zero generator 'new_n3225'
Found constant-zero generator 'new_n3370'
Found constant-zero generator 'new_n3861'
Found constant-zero generator 'new_n3894'
Found constant-zero generator 'new_n3912'
Found constant-zero generator 'new_n3919'
Found constant-zero generator 'new_n3937'
Found constant-zero generator 'new_n3944'
Found constant-zero generator 'new_n3953'
Found constant-zero generator 'new_n3955'
Found constant-zero generator 'new_n3964'
Found constant-zero generator 'new_n3971'
Found constant-zero generator 'new_n4299'
Found constant-zero generator 'new_n4322'
Found constant-one generator 'po130'
# Load circuit took 0.05 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 147 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 670
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 670
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 3995
    .input :     930
    .output:     819
    0-LUT  :      43
    6-LUT  :    2203
  Nets  : 3176
    Avg Fanout:     3.5
    Max Fanout:   379.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 14437
  Timing Graph Edges: 21703
  Timing Graph Levels: 20
# Build Timing Graph took 0.02 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'systemcaes_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/systemcaes_dup.blif'.

After removing unused inputs...
	total blocks: 3995, total nets: 3176, total inputs: 930, total outputs: 819
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   159/3995      3%                           16     9 x 7     
   318/3995      7%                           32    11 x 8     
   477/3995     11%                           48    12 x 9     
   636/3995     15%                           64    13 x 10    
   795/3995     19%                           80    15 x 11    
   954/3995     23%                           96    16 x 12    
  1113/3995     27%                          112    17 x 13    
  1272/3995     31%                          128    18 x 13    
  1431/3995     35%                          143    19 x 14    
  1590/3995     39%                          159    19 x 14    
  1749/3995     43%                          175    20 x 15    
  1908/3995     47%                          191    21 x 16    
  2067/3995     51%                          207    21 x 16    
  2226/3995     55%                          229    23 x 17    
  2385/3995     59%                          383    88 x 65    
  2544/3995     63%                          542   160 x 119   
  2703/3995     67%                          701   252 x 187   
  2862/3995     71%                          860   341 x 253   
  3021/3995     75%                         1019   433 x 321   
  3180/3995     79%                         1178   525 x 389   
  3339/3995     83%                         1337   598 x 443   
  3498/3995     87%                         1496   690 x 511   
  3657/3995     91%                         1655   781 x 579   
  3816/3995     95%                         1814   873 x 647   
