<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/include/nuttx/net/mii.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_8459dfa8afd28acb23f4f79680995707.html">include</a></li><li class="navelem"><a class="el" href="dir_2904a487090c42bd6432886ccd18e5d1.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_c24cc4f6b1120356041a0cea6707b123.html">net</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mii.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * include/nuttx/net/mii.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2008-2010, 2012-2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __INCLUDE_NUTTX_NET_MII_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __INCLUDE_NUTTX_NET_MII_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* MII register offsets *****************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Common MII management registers. The IEEE 802.3 standard specifies a</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * register set for controlling and gathering status from the PHY layer. The</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * registers are collectively known as the MII Management registers and are</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * detailed in Section 22.2.4 of the IEEE 802.3 specification.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define MII_MCR                      0x00      </span><span class="comment">/* MII management control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR                      0x01      </span><span class="comment">/* MII management status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID1                   0x02      </span><span class="comment">/* PHY ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2                   0x03      </span><span class="comment">/* PHY ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE                0x04      </span><span class="comment">/* Auto-negotiation advertisement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA                      0x05      </span><span class="comment">/* Auto-negotiation link partner base page ability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_EXPANSION                0x06      </span><span class="comment">/* Auto-negotiation expansion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_NEXTPAGE                 0x07      </span><span class="comment">/* Auto-negotiation next page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPANEXTPAGE              0x08      </span><span class="comment">/* Auto-negotiation link partner received next page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSCONTROL                0x09      </span><span class="comment">/* Master/slave control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSSTATUS                 0x0a      </span><span class="comment">/* Master/slave status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PSECONTROL               0x0b      </span><span class="comment">/* PSE control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PSESTATUS                0x0c      </span><span class="comment">/* PSE status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MMDCONTROL               0x0d      </span><span class="comment">/* MMD access control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ESTATUS                  0x0f      </span><span class="comment">/* Extended status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Extended Registers: Registers 16-31 may be used for vendor specific abilities */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* National Semiconductor DP83840: 0x07-0x11, 0x14, 0x1a, 0x1d-0x1f reserved */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define MII_DP83840_COUNTER          0x12      </span><span class="comment">/* Disconnect counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_FCSCOUNTER       0x13      </span><span class="comment">/* False carrier sense counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_NWAYTEST         0x14      </span><span class="comment">/* N-way auto-neg test reg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_RERRCOUNTER      0x15      </span><span class="comment">/* Receive error counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_SREVISION        0x16      </span><span class="comment">/* Silicon revision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_LBRERROR         0x18      </span><span class="comment">/* Loopback, bypass and receiver error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_PHYADDR          0x19      </span><span class="comment">/* PHY address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_10BTSR           0x1b      </span><span class="comment">/* 10BASE-T status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83840_10BTCR           0x1c      </span><span class="comment">/* 10BASE-T configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Am79c874: 0x08-0x0f, 0x14, 0x16, 0x19-0x1f reserved */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define MII_AM79C874_NPADVERTISE     0x07      </span><span class="comment">/* Auto-negotiation next page advertisement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_MISCFEATURES    0x10      </span><span class="comment">/* Miscellaneous features reg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_INTCS           0x11      </span><span class="comment">/* Interrupt control/status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_DIAGNOSTIC      0x12      </span><span class="comment">/* Diagnostic */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_LOOPBACK        0x13      </span><span class="comment">/* Power management/loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_MODEC           0x15      </span><span class="comment">/* Mode control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_DISCONNECT      0x17      </span><span class="comment">/* Disconnect counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C874_RCVERROR        0x18      </span><span class="comment">/* Receive error counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Luminary LM3S6918 built-in PHY: 0x07-0x0f, 0x14-0x16, 0x19-0x1f reserved */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define MII_LM_VSPECIFIC             0x10      </span><span class="comment">/* Vendor-Specific */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LM_INTCS                 0x11      </span><span class="comment">/* Interrupt control/status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LM_DIAGNOSTIC            0x12      </span><span class="comment">/* Diagnostic */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LM_XCVRCONTROL           0x13      </span><span class="comment">/* Transceiver Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LM_LEDCONFIG             0x17      </span><span class="comment">/* LED Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LM_MDICONTROL            0x18      </span><span class="comment">/* Ethernet PHY Management MDI/MDIX Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Micrel KS8721: 0x15, 0x1b, and 0x1f */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define MII_KS8721_RXERCOUNTER       0x15      </span><span class="comment">/* RXER counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KS8721_INTCS             0x1b      </span><span class="comment">/* Interrupt control/status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KS8721_10BTCR            0x1f      </span><span class="comment">/* 10BASE-TX PHY control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Micrel KSZ8041:  0x15, 0x1b, 0x1e-0x1f */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define MII_KSZ8041_RXERR            0x15      </span><span class="comment">/* RXERR Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8041_INT              0x1b      </span><span class="comment">/* Interrupt Control/Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8041_PHYCTRL1         0x1e      </span><span class="comment">/* PHY Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8041_PHYCTRL2         0x1f      </span><span class="comment">/* PHY Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Micrel KSZ8051:  0x11, 0x15-0x18, 0x1b, 0x1d-0x1f */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define MII_KSZ8051_AFEC1            0x11      </span><span class="comment">/* AFE Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_RXERR            0x15      </span><span class="comment">/* RXERR Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_OMSO             0x16      </span><span class="comment">/* Operation Mode Strap Override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_OMSS             0x17      </span><span class="comment">/* Operation Mode Strap Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_XCTRL            0x18      </span><span class="comment">/* Expanded Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_INT              0x1b      </span><span class="comment">/* Interrupt Control/Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_LINKMD           0x1d      </span><span class="comment">/* LinkMD(c) Control/Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_PHYCTRL1         0x1e      </span><span class="comment">/* PHY Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8051_PHYCTRL2         0x1f      </span><span class="comment">/* PHY Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Micrel KSZ8081:  0x10-0x11, 0x15-0x18, 0x1b, 0x1d-0x1f */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define MII_KSZ8081_DRCTRL           0x10      </span><span class="comment">/* Digital Reserve Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_AFEC1            0x11      </span><span class="comment">/* AFE Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_RXERR            0x15      </span><span class="comment">/* RXERR Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_OMSO             0x16      </span><span class="comment">/* Operation Mode Strap Override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_OMSS             0x17      </span><span class="comment">/* Operation Mode Strap Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_XCTRL            0x18      </span><span class="comment">/* Expanded Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_INT              0x1b      </span><span class="comment">/* Interrupt Control/Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_LINKMD           0x1d      </span><span class="comment">/* LinkMD(c) Control/Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_PHYCTRL1         0x1e      </span><span class="comment">/* PHY Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ8081_PHYCTRL2         0x1f      </span><span class="comment">/* PHY Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* National Semiconductor DP83848C PHY Extended Registers. 0x8-0x15, 0x13, 0x1c reserved */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define MII_DP83848C_STS             0x10      </span><span class="comment">/* RO PHY Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_MICR            0x11      </span><span class="comment">/* RW MII Interrupt Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_MISR            0x12      </span><span class="comment">/* RO MII Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_FCSCR           0x14      </span><span class="comment">/* RO False Carrier Sense Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_RECR            0x15      </span><span class="comment">/* RO Receive Error Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_PCSR            0x16      </span><span class="comment">/* RW PCS Sub-Layer Configuration and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_RBR             0x17      </span><span class="comment">/* RW RMII and Bypass Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_LEDCR           0x18      </span><span class="comment">/* RW LED Direct Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_PHYCR           0x19      </span><span class="comment">/* RW PHY Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_10BTSCR         0x1a      </span><span class="comment">/* RW 10Base-T Status/Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_CDCTRL1         0x1b      </span><span class="comment">/* RW CD Test Control Register and BIST Extensions Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_DP83848C_EDCR            0x1e      </span><span class="comment">/* RW Energy Detect Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* SMSC LAN8720 PHY Extended Registers */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define MII_LAN8720_REV              0x10      </span><span class="comment">/* Silicon Revision Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_MCSR             0x11      </span><span class="comment">/* Mode Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_MODES            0x12      </span><span class="comment">/* Special modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_SECR             0x1a      </span><span class="comment">/* Symbol Error Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_CSIR             0x1b      </span><span class="comment">/* Control / Status Indicator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_SITC             0x1c      </span><span class="comment">/* Special Internal Testability Controls */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_ISR              0x1d      </span><span class="comment">/* Interrupt Source Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_IMR              0x1e      </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8720_SCSR             0x1f      </span><span class="comment">/* PHY Special Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* SMSC LAN8740/LAN8742A PHY Extended Registers */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define MII_LAN8740_CONFIG           0x10      </span><span class="comment">/* EDPD NDL/Crossover Timer/EEE Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_MCSR             0x11      </span><span class="comment">/* Mode Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_MODES            0x12      </span><span class="comment">/* Special modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_TDRPAT           0x18      </span><span class="comment">/* TDR Patterns/Delay Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_TDRCTL           0x19      </span><span class="comment">/* TDR Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_SECR             0x1a      </span><span class="comment">/* Symbol Error Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_CSIR             0x1b      </span><span class="comment">/* Control/Status Indicator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_CBLEN            0x1c      </span><span class="comment">/* Cable Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_ISR              0x1d      </span><span class="comment">/* Interrupt Source Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_IMR              0x1e      </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8740_SCSR             0x1f      </span><span class="comment">/* PHY Special Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* MII register bit settings ************************************************/</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* MII Control register bit definitions */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define MII_MCR_UNIDIR               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Unidirectional enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_SPEED1000            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  MSB of Speed (1000 reserved on 10/100) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_CTST                 (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Enable collision test  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_FULLDPLX             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_ANRESTART            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Restart auto negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_ISOLATE              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Electronically isolate PHY from MII */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_PDOWN                (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Powerdown the PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_ANENABLE             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Enable auto negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_SPEED100             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Select 100Mbps */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_LOOPBACK             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Enable loopback mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MCR_RESET                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: PHY reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* MII Status register bit definitions */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define MII_MSR_EXTCAP               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Extended register capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_JABBERDETECT         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Jabber detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_LINKSTATUS           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Link status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_ANEGABLE             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Auto-negotiation able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_RFAULT               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Remote fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_ANEGCOMPLETE         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Auto-negotiation complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_MFRAMESUPPRESS       (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Management frame suppression */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_UNIDIR               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Unidirectional ability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_ESTATEN              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Extended Status in R15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_100BASET2FULL        (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  100BASE-T2 half duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_100BASET2HALF        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: 100BASE-T2 full duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_10BASETXHALF         (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: 10BASE-TX half duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_10BASETXFULL         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: 10BASE-TX full duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_100BASETXHALF        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: 100BASE-TX half duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_100BASETXFULL        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: 100BASE-TX full duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MSR_100BASET4            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: 100BASE-T4 able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* MII ID1 register bits: Bits 3-18 of the Organizationally Unique identifier (OUI) */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* MII ID2 register bits */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define MII_PHYID2_REV_SHIFT         (0)    </span><span class="comment">/* Bits 0-3: Revision number mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_REV_MASK          (15 &lt;&lt;  MII_PHYID2_REV_SHIFT)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYID2_REV(n)          ((uint16_t)(n) &lt;&lt;  MII_PHYID2_REV_SHIFT)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_MODEL_SHIFT       (4)       </span><span class="comment">/* Bits 4-9: Model number mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_MODEL_MASK        (0x3f &lt;&lt;  MII_PHYID2_MODEL_SHIFT)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYID2_MODEL(n)        ((uint16_t)(n) &lt;&lt;  MII_PHYID2_MODEL_SHIFT)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_OUI_SHIFT         (10)      </span><span class="comment">/* Bits 10-15: OUI mask [24:19] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_OUI_MASK          (0x3f &lt;&lt;  MII_PHYID2_OUI_SHIFT)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYID2_OUI(n)          ((uint16_t)(n) &lt;&lt;  MII_PHYID2_OUI_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* Advertisement control register bit definitions */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define MII_ADVERTISE_SELECT         0x001f    </span><span class="comment">/* Bits 0-4: Selector field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_CSMA           (1 &lt;&lt; 0)  </span><span class="comment">/*         CSMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_8023           (1 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 802.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_8029           (2 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 802.9 ISLAN-16T */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_8025           (3 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 802.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_1394           (4 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 1394 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_10BASETXHALF   (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Try 10BASE-TX half duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_1000XFULL      (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Try 1000BASE-X full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_10BASETXFULL   (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Try 10BASE-TX full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_1000XHALF      (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Try 1000BASE-X half duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_100BASETXHALF  (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Try 100BASE-TX half duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_1000XPAUSE     (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Try 1000BASE-X pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_100BASETXFULL  (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Try 100BASE-TX full duplex*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_1000XASYMPAU   (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Try 1000BASE-X asym pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_100BASET4      (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Try 100BASE-T4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_FDXPAUSE       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Try full duplex flow control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_ASYMPAUSE      (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Try asymetric pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_RFAULT         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Remote fault supported */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_LPACK          (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Ack link partners response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ADVERTISE_NXTPAGE        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Next page enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* Link partner ability register bit definitions */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define MII_LPA_SELECT               0x001f    </span><span class="comment">/* Bits 0-4: Link partner selector field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_CSMA                 (1 &lt;&lt; 0)  </span><span class="comment">/*         CSMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_8023                 (1 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 802.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_8029                 (2 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 802.9 ISLAN-16T */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_8025                 (3 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 802.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_1394                 (4 &lt;&lt; 0)  </span><span class="comment">/*         IEEE Std 1394 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_10BASETXHALF         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  10BASE-TX half duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_1000XFULL            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  1000BASE-X full-duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_10BASETXFULL         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  10BASE-TX full duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_1000XHALF            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  1000BASE-X half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_100BASETXHALF        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  100BASE-TX half duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_1000XPAUSE           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  1000BASE-X pause able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_100BASETXFULL        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  100BASE-TX full duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_1000XASYMPAU         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  1000BASE-X asym pause able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_100BASET4            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  100BASE-T4 able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_FDXPAUSE             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Full duplex flow control able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_ASYMPAUSE            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Asynchronous pause able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_RFAULT               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Link partner remote fault request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_LPACK                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Link partner acknowledgement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPA_NXTPAGE              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Next page requested */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* Link partner ability in next page format */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define MII_LPANP_MESSAGE            0x07ff    </span><span class="comment">/* Bits 0-10: Link partner&#39;s message code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPANP_TOGGLE             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Link partner toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPANP_LACK2              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Link partner can comply ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPANP_MSGPAGE            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Link partner message page request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPANP_LPACK              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Link partner acknowledgement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_LPANP_NXTPAGE            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Next page requested */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* MII Auto-negotiation expansion register bit definitions */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define MII_EXPANSION_ANEGABLE       (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Link partner is auto-negotion able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_EXPANSION_PAGERECVD      (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: New link code word in LPA ability reg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_EXPANSION_ENABLENPAGE    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: This enables npage words */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_EXPANSION_NXTPAGEABLE    (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Link partner supports next page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_EXPANSION_PARFAULTS      (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Fault detected by parallel logic */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* Auto-negotiation next page advertisement */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define MII_NPADVERTISE_CODE         0x07ff    </span><span class="comment">/* Bits 0-10: message/un-formated code field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_NPADVERTISE_TOGGLE       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_NPADVERTISE_ACK2         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Acknowledgement 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_NPADVERTISE_MSGPAGE      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Message page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_NPADVERTISE_NXTPAGE      (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Next page indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* MMD access control register */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define MII_MMDCONTROL_DEVAD_SHIFT   (0)      </span><span class="comment">/* Bits 0-4: Device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MMDCONTROL_DEVAD_MASK    (31 &lt;&lt; MII_MMDCONTROL_DEVAD_SHIFT)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_MMDCONTROL_DEVAD(n)    ((uint16_t)(n) &lt;&lt; MII_MMDCONTROL_DEVAD_SHIFT)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">/* Bits 5-13: Reserved */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define MII_MMDCONTROL_FUNC_SHIFT    (14)      </span><span class="comment">/* Bits 14-15: Function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_MMDCONTROL_FUNC_MASK     (3 &lt;&lt; MII_MMDCONTROL_FUNC_SHIFT)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_MMDCONTROL_FUNC_ADDR   (0 &lt;&lt; MII_MMDCONTROL_FUNC_SHIFT) </span><span class="comment">/* Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_MMDCONTROL_FUNC_NOINCR (1 &lt;&lt; MII_MMDCONTROL_FUNC_SHIFT) </span><span class="comment">/* Data, no post increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_MMDCONTROL_FUNC_RWINCR (2 &lt;&lt; MII_MMDCONTROL_FUNC_SHIFT) </span><span class="comment">/* Data, post incr on reads &amp; writes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_MMDCONTROL_FUNC_WINCR  (3 &lt;&lt; MII_MMDCONTROL_FUNC_SHIFT) </span><span class="comment">/* Data, post incr on writes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* Extended status register */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                               <span class="comment">/* Bits 0-11: Reserved */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define MII_ESTATUS_1000BASETHALF    (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: 1000BASE-T Half Duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ESTATUS_1000BASETFULL    (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: 1000BASE-T Full Duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ESTATUS_1000BASEXHALF    (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: 1000BASE-X Half Duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_ESTATUS_1000BASEXFULL    (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: 1000BASE-X Full Duplex able */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* MII PHYADDR register bit definitions */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DP83840_PHYADDR_DUPLEX       (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DP83840_PHYADDR_SPEED        (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* National Semiconductor DP83848C ******************************************/</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* DP83848C MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define MII_PHYID1_DP83848C          0x2000    </span><span class="comment">/* ID1 value for DP83848C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_DP83848C          0x5c90    </span><span class="comment">/* ID2 value for DP83848C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* RMII and Bypass Register (0x17) */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define MII_RBR_ELAST_MASK           0x0003    </span><span class="comment">/* Bits 0-1: Receive elasticity buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_RBR_ELAST_14           0x0000    </span><span class="comment">/*   14 bit tolerance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_RBR_ELAST_2            0x0001    </span><span class="comment">/*   2 bit tolerance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_RBR_ELAST_6            0x0002    </span><span class="comment">/*   6 bit tolerance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_RBR_ELAST_10           0x0003    </span><span class="comment">/*   10 bit tolerance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_RBR_RXUNFSTS             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: RX FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_RBR_RXOVFSTS             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: RX FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_RBR_RMIIREV10            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: 0=RMIIv1.2 1-RMIIv1.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_RBR_RMIIMODE             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: 0=MII mode 1=RMII mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* SMSC LAN8720 *************************************************************/</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* SMSC LAN8720 MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define MII_PHYID1_LAN8720           0x0007    </span><span class="comment">/* ID1 value for LAN8720 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_LAN8720           0xc0f1    </span><span class="comment">/* ID2 value for LAN8720 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* SMSC LAN8740 MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define MII_PHYID1_LAN8740           0x0007    </span><span class="comment">/* ID1 value for LAN8740 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_LAN8740           0xc110    </span><span class="comment">/* ID2 value for LAN8740 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* SMSC LAN8740A MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define MII_PHYID1_LAN8740A          0x0007    </span><span class="comment">/* ID1 value for LAN8740A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_LAN8740A          0xc111    </span><span class="comment">/* ID2 value for LAN8740A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* SMSC LAN8742A MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define MII_PHYID1_LAN8742A          0x0007    </span><span class="comment">/* ID1 value for LAN8742A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_LAN8742A          0xc130    </span><span class="comment">/* ID2 value for LAN8742A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* Am79c874-specific register bit settings **********************************/</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* Am79c874 MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define MII_PHYID1_AM79C874          0x0022    </span><span class="comment">/* ID1 value for Am79c874 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_AM79C874          0x561b    </span><span class="comment">/* ID2 value for Am79c874 Rev B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* Am79c874 diagnostics register */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define AM79C874_DIAG_RXLOCK         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  1=Rcv PLL locked on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AM79C874_DIAG_RXPASS         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  1=Operating in 100Base-X mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AM79C874_DIAG_100MBPS        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: 1=ANEG result is 100Mbps */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AM79C874_DIAG_FULLDPLX       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: 1=ANEG result is full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* LM3S6918-specific register bit settings **********************************/</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* LM3S6918 Vendor-Specific, address 0x10 */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define LM_VSPECIFIC_RXCC            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Receive Clock Control*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_PCSBP           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  PCS Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_RVSPOL          (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Receive Data Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_APOL            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Auto-Polarity Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_NL10            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Natural Loopback Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_SQEI            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: SQE Inhibit Testing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_TXHIM           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Transmit High Impedance Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_INPOL           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Interrupt Polarity Value*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_VSPECIFIC_RPTR            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Repeater mode*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* LM3S6918 Interrupt Control/Status, address 0x11 */</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define LM_INTCS_ANEGCOMPINT         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Auto-Negotiation Complete Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_RFAULTINT           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Remote Fault Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_LSCHGINT            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Link Status Change Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_LPACKINT            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  LP Acknowledge Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_PDFINT              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Parallel Detection Fault Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_PRXINT              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Page Receive Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_RXERINT             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Receive Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_JABBERINT           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Jabber Event Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_ANEGCOMPIE          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Auto-Negotiation Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_RFAULTIE            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Remote Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_LSCHGIE             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Link Status Change Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_LPACKIE             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: LP Acknowledge Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_PDFIE               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Parallel Detection Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_PRXIE               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Page Received Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_RXERIE              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Receive Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_INTCS_JABBERIE            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Jabber Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* LM3S6918 Diagnostic, address 0x12 */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define LM_DIAGNOSTIC_RX_LOCK        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Receive PLL Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_DIAGNOSTIC_RXSD           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Receive Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_DIAGNOSTIC_RATE           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_DIAGNOSTIC_DPLX           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Duplex Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_DIAGNOSTIC_ANEGF          (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Auto-Negotiation Failure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* LM3S6918 Transceiver Control, address 0x13 */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define LM_XCVRCONTROL_TXO_SHIFT     14        </span><span class="comment">/* Bits 15-14: Transmit Amplitude Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_XCVRCONTROL_TXO_MASK      (3 &lt;&lt; LM_XCVRCONTROL_TXO_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_XCVRCONTROL_TXO_00DB      (0 &lt;&lt; LM_XCVRCONTROL_TXO_SHIFT) </span><span class="comment">/* Gain 0.0dB of insertion loss */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_XCVRCONTROL_TXO_04DB      (1 &lt;&lt; LM_XCVRCONTROL_TXO_SHIFT) </span><span class="comment">/* Gain 0.4dB of insertion loss */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_XCVRCONTROL_TXO_08DB      (2 &lt;&lt; LM_XCVRCONTROL_TXO_SHIFT) </span><span class="comment">/* Gain 0.8dB of insertion loss */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_XCVRCONTROL_TXO_12DB      (3 &lt;&lt; LM_XCVRCONTROL_TXO_SHIFT) </span><span class="comment">/* Gain 1.2dB of insertion loss */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* LM3S6918 LED Configuration, address 0x17 */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define LM_LEDCONFIG_LED0_SHIFT      (0)       </span><span class="comment">/* Bits 3-0: LED0 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_MASK       (0x0f &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_LINKOK     (0 &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)  </span><span class="comment">/* Link OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_RXTX       (1 &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)  </span><span class="comment">/* RX or TX activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_100BASET   (5 &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)  </span><span class="comment">/* 100BASE-TX mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_10BASET    (6 &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)  </span><span class="comment">/* 10BASE-T mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_FDUPLEX    (7 &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)  </span><span class="comment">/* Full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED0_OKRXTX     (8 &lt;&lt; LM_LEDCONFIG_LED0_SHIFT)  </span><span class="comment">/* Full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_SHIFT      (4)        </span><span class="comment">/* Bits 7-4: LED1 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_MASK       (0x0f &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_LINKOK     (0 &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)  </span><span class="comment">/* Link OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_RXTX       (1 &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)  </span><span class="comment">/* RX or TX activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_100BASET   (5 &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)  </span><span class="comment">/* 100BASE-TX mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_10BASET    (6 &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)  </span><span class="comment">/* 10BASE-T mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_FDUPLEX    (7 &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)  </span><span class="comment">/* Full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_LEDCONFIG_LED1_OKRXTX     (8 &lt;&lt; LM_LEDCONFIG_LED1_SHIFT)  </span><span class="comment">/* Full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* LM3S6918 MDI/MDIX Control, address 0x18 */</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LM_MDICONTROL_MDIXSD_SHIFT   (0)        </span><span class="comment">/* Bits 3-0: Auto-Switching Seed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_MDICONTROL_MDIXSD_MASK    (0x0f &lt;&lt; LM_MDICONTROL_MDIXSD_SHIFT)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_MDICONTROL_MDIXCM         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Auto-Switching Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_MDICONTROL_MDIX           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Auto-Switching Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_MDICONTROL_AUTOSW         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Auto-Switching Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LM_MDICONTROL_PDMODE         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Parallel Detection Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* KS8921-specific register bit settings ************************************/</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* KS8921 MII Control register bit definitions (not in 802.3) */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define KS8721_MCR_DISABXMT          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Disable Transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* KS8921 MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define MII_PHYID1_KS8721            0x0022    </span><span class="comment">/* ID1 value for Micrel KS8721 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_KS8721            0x1619    </span><span class="comment">/* ID2 value for Micrel KS8721 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* KS8921 RXER Counter -- 16-bit counter */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* KS8921 Interrupt Control/Status Register */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define KS8721_INTCS_LINKUP          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Link up occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_REMFAULT        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Remote fault occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_LINKDOWN        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Link down occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_LPACK           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Link partner acknowlege occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_PDFAULT         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Parallel detect fault occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_PGRCVD          (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Page received occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_RXERR           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Receive error occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_JABBER          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Jabber interrupt occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_LINKUPE         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Enable link up interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_REMFAULTE       (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Enable remote fault interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_LINKDOWNE       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Enable link down interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_LPACKE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Enable link partner acknowldgement interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_PDFAULTE        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Enable parallel detect fault interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_PGRCVDE         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Enable page received interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_RXERRE          (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Enable receive error interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_INTCS_JABBERE         (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Enable Jabber Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* KS8921 10BASE-TX PHY control register */</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define KS8721_10BTCR_BIT0           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_BIT1           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_MODE_SHIFT     (2)       </span><span class="comment">/* Bits 2-4:  Operation Mode Indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_MODE_MASK      (7 &lt;&lt; KS8721_10BTCR_MODE_SHIFT)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_ANEG    (0 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* Still in auto-negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_10BTHD  (1 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* 10BASE-T half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_100BTHD (2 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* 100BASE_t half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_DEFAULT (3 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* Default */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_10BTFD  (5 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* 10BASE-T full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_100BTFD (6 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* 100BASE-T full duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define KS8721_10BTCR_MODE_ISOLATE (7 &lt;&lt; KS8721_10BTCR_MODE_SHIFT) </span><span class="comment">/* PHY/MII isolate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_ISOLATE        (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  PHY isolate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_PAUSE          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Enable pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_ANEGCOMP       (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Auto-negotiation complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_JABBERE        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Enable Jabber */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_INTLVL         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Interrupt level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_POWER          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Power saving */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_FORCE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Force link */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_ENERGY         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Energy detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KS8721_10BTCR_PAIRSWAPD      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Pairswap disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* KSZ8051/81-specific register bit settings ********************************/</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* KSZ8041/51/81 MII ID1/2 register bits */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define MII_PHYID1_KSZ8041           0x0022    </span><span class="comment">/* ID1 value for Micrel KSZ8041 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_KSZ8041           0x1510    </span><span class="comment">/* ID2 value for Micrel KSZ8041 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define MII_PHYID1_KSZ8051           0x0022    </span><span class="comment">/* ID1 value for Micrel KSZ8051 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_KSZ8051           0x1550    </span><span class="comment">/* ID2 value for Micrel KSZ8051 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define MII_PHYID1_KSZ8081           0x0022    </span><span class="comment">/* ID1 value for Micrel KSZ8081 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYID2_KSZ8081           0x1560    </span><span class="comment">/* ID2 value for Micrel KSZ8081 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* KSZ8081 Digital Reserve Control */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                               <span class="comment">/* Bits 5-15: Reserved */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define KSZ8081_DRCTRL_PLLOFF        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Turn PLL off in EDPD mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">/* Bits 0-3: Reserved */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* KSZ8041/51/81 Register 0x1b: Interrupt control/status */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define MII_KSZ80x1_INT_JEN          (1 &lt;&lt; 15) </span><span class="comment">/* Jabber interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_REEN         (1 &lt;&lt; 14) </span><span class="comment">/* Receive error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_PREN         (1 &lt;&lt; 13) </span><span class="comment">/* Page received interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_PDFEN        (1 &lt;&lt; 12) </span><span class="comment">/* Parallel detect fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_LPAEN        (1 &lt;&lt; 11) </span><span class="comment">/* Link partner acknowledge interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_LDEN         (1 &lt;&lt; 10) </span><span class="comment">/* Link down fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_RFEN         (1 &lt;&lt; 9)  </span><span class="comment">/* Remote fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_LUEN         (1 &lt;&lt; 8)  </span><span class="comment">/* Link up interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define MII_KSZ80x1_INT_J            (1 &lt;&lt; 7)  </span><span class="comment">/* Jabber interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_RE           (1 &lt;&lt; 6)  </span><span class="comment">/* Receive error interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_PR           (1 &lt;&lt; 5)  </span><span class="comment">/* Page received interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_PDF          (1 &lt;&lt; 4)  </span><span class="comment">/* Parallel detect fault interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_LPA          (1 &lt;&lt; 3)  </span><span class="comment">/* Link partner acknowledge interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_LD           (1 &lt;&lt; 2)  </span><span class="comment">/* Link down fault interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_RF           (1 &lt;&lt; 1)  </span><span class="comment">/* Remote fault interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_KSZ80x1_INT_LU           (1 &lt;&lt; 0)  </span><span class="comment">/* Link up interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* KSZ8041 Register 0x1e: PHY Control 1 -- To be provided */</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/* KSZ8041 Register 0x1f: PHY Control 2 */</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define MII_PHYCTRL2_MDIX            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Micrel/HP MDI/MDI-X state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_MDIX_SEL        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: MDI/MDI-X select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_PSDIS           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Pair swap disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_ENERGYDET       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Energy detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_FORCE           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Force link */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_PWRSAVE         (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Power saving */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_INTLVL          (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Interrupt level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_ENJABBER        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Enable jabber */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_ANEGCOMP        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Auto-negotiation complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_ENPAUSE         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Enable pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_ISOLATE         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  PHY isolate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_MODE_SHIFT      (2)       </span><span class="comment">/* Bits 2-4: Operation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_MODE_MASK       (7 &lt;&lt; MII_PHYCTRL2_MODE_SHIFT)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL2_MODE_BUSY     (0 &lt;&lt; MII_PHYCTRL2_MODE_SHIFT) </span><span class="comment">/* Still in autonegotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL2_MODE_10HDX    (1 &lt;&lt; MII_PHYCTRL2_MODE_SHIFT) </span><span class="comment">/* 10Base-T half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL2_MODE_100HDX   (2 &lt;&lt; MII_PHYCTRL2_MODE_SHIFT) </span><span class="comment">/* 100Base-T half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL2_MODE_10FDX    (5 &lt;&lt; MII_PHYCTRL2_MODE_SHIFT) </span><span class="comment">/* 10Base-T full-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL2_MODE_100FDX   (6 &lt;&lt; MII_PHYCTRL2_MODE_SHIFT) </span><span class="comment">/* 100Base-T full-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_SEQTEST         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Enable SQE test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL2_DISDS           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 1:  Disable data scrambling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* KSZ8051/81 Register 0x1e: PHY Control 1 */</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                               <span class="comment">/* Bits 10-15: Reserved */</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define MII_PHYCTRL1_ENPAUSE         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Enable pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL1_LINKSTATUS      (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Link status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL1_POLARITY        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Polarity status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">/* Bit 6:  Reserved */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define MII_PHYCTRL1_MDIX            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  MDI/MDI-X state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL1_ENERGYDET       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Energy detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL1_ISOLATE         (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  PHY isolate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL1_MODE_SHIFT      (0)       </span><span class="comment">/* Bits 0-2: Operation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MII_PHYCTRL1_MODE_MASK       (7 &lt;&lt; MII_PHYCTRL1_MODE_SHIFT)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL1_MODE_BUSY     (0 &lt;&lt; MII_PHYCTRL1_MODE_SHIFT) </span><span class="comment">/* Still in autonegotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL1_MODE_10HDX    (1 &lt;&lt; MII_PHYCTRL1_MODE_SHIFT) </span><span class="comment">/* 10Base-T half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL1_MODE_100HDX   (2 &lt;&lt; MII_PHYCTRL1_MODE_SHIFT) </span><span class="comment">/* 100Base-T half-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL1_MODE_10FDX    (5 &lt;&lt; MII_PHYCTRL1_MODE_SHIFT) </span><span class="comment">/* 10Base-T full-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MII_PHYCTRL1_MODE_100FDX   (6 &lt;&lt; MII_PHYCTRL1_MODE_SHIFT) </span><span class="comment">/* 100Base-T full-duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * Type Definitions</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * Public Function Prototypes</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern &quot;C&quot;</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;{</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#undef EXTERN</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __INCLUDE_NUTTX_NET_MII_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
