INFO-FLOW: Workspace /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1 opened at Thu Oct 20 03:40:00 EEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/msi/SSD/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.35 sec.
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.51 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./softmax_10_bp/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
Execute     set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling softmax_10_bp/src/softmax_10_bp.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang softmax_10_bp/src/softmax_10_bp.cpp -foptimization-record-file=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -hls-platform-db-name=/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.cpp.clang.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top accel -name=accel 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -hls-platform-db-name=/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/clang.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.95 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/.systemc_flag -fix-errors /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.21 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/all.directive.json -fix-errors /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.52 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.99 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 5.22 sec.
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.65 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.77 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.bc -hls-platform-db-name=/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.clang.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.98 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.47 seconds. CPU system time: 1.28 seconds. Elapsed time: 24.59 seconds; current allocated memory: 224.996 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.g.bc"  
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_10_bp.g.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accel -reflow-float-conversion -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.93 sec.
Execute       run_link_or_opt -out /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accel 
Execute         ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=accel -mllvm -hls-db-dir -mllvm /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.36 sec.
INFO: [HLS 214-291] Loop 'kernel' is marked as complete unroll implied by the pipeline pragma (softmax_10_bp/src/softmax_10_bp.cpp:43:11)
INFO: [HLS 214-186] Unrolling loop 'kernel' (softmax_10_bp/src/softmax_10_bp.cpp:43:11) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10 (softmax_10_bp/src/softmax_10_bp.cpp:33:0)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:58:8)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.hpp:40:17)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/../../../kernel.xml -> /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.04 seconds; current allocated memory: 225.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.605 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.0.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.1.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:5: in function 'save_variables_locally<10, 128>': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.828 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.g.1.bc to /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.1.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'output_error' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_input' (softmax_10_bp/src/softmax_10_bp.cpp:12) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:52), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'write_mem<float, 128u>'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:9)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.965 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.2.bc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'save_weights' (softmax_10_bp/src/softmax_10_bp.cpp:9:35) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:23)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 347.078 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.35 sec.
Command     elaborate done; 28.98 sec.
Execute     ap_eval exec zip -j /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
Execute       ap_set_top_model accel 
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_save_weights_L' to 'save_variables_locally_10u_128u_Pipeline_save_weights_L'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_stream_input' to 'save_variables_locally_10u_128u_Pipeline_stream_input'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_output_error' to 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_store_output_error' to 'softmax_error_propagation_10u_128u_Pipeline_store_output_error'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_input' to 'softmax_error_propagation_10u_128u_Pipeline_input'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem<float, 128u>_Pipeline_write_out_mem' to 'write_mem_float_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem<float, 128u>' to 'write_mem_float_128u_s'.
Execute       get_model_list accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model accel 
Execute       preproc_iomode -model write_mem<float, 128u> 
Execute       preproc_iomode -model write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       preproc_iomode -model softmax_error_propagation<10u, 128u> 
Execute       preproc_iomode -model softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       preproc_iomode -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       preproc_iomode -model sparce_categorical_cross_entropy<10u> 
Execute       preproc_iomode -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       preproc_iomode -model save_variables_locally<10u, 128u> 
Execute       preproc_iomode -model save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       preproc_iomode -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {save_variables_locally<10u, 128u>_Pipeline_save_weights_L} {save_variables_locally<10u, 128u>_Pipeline_stream_input} {save_variables_locally<10u, 128u>} sparce_categorical_cross_entropy<10u>_Pipeline_output_error sparce_categorical_cross_entropy<10u> {softmax_error_propagation<10u, 128u>_Pipeline_store_output_error} {softmax_error_propagation<10u, 128u>_Pipeline_input} {softmax_error_propagation<10u, 128u>} {write_mem<float, 128u>_Pipeline_write_out_mem} {write_mem<float, 128u>} accel
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : save_variables_locally<10u, 128u>_Pipeline_save_weights_L ...
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       apply_spec_resource_limit save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
INFO-FLOW: Configuring Module : save_variables_locally<10u, 128u>_Pipeline_stream_input ...
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       apply_spec_resource_limit save_variables_locally<10u, 128u>_Pipeline_stream_input 
INFO-FLOW: Configuring Module : save_variables_locally<10u, 128u> ...
Execute       set_default_model save_variables_locally<10u, 128u> 
Execute       apply_spec_resource_limit save_variables_locally<10u, 128u> 
INFO-FLOW: Configuring Module : sparce_categorical_cross_entropy<10u>_Pipeline_output_error ...
Execute       set_default_model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       apply_spec_resource_limit sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
INFO-FLOW: Configuring Module : sparce_categorical_cross_entropy<10u> ...
Execute       set_default_model sparce_categorical_cross_entropy<10u> 
Execute       apply_spec_resource_limit sparce_categorical_cross_entropy<10u> 
INFO-FLOW: Configuring Module : softmax_error_propagation<10u, 128u>_Pipeline_store_output_error ...
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       apply_spec_resource_limit softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
INFO-FLOW: Configuring Module : softmax_error_propagation<10u, 128u>_Pipeline_input ...
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       apply_spec_resource_limit softmax_error_propagation<10u, 128u>_Pipeline_input 
INFO-FLOW: Configuring Module : softmax_error_propagation<10u, 128u> ...
Execute       set_default_model softmax_error_propagation<10u, 128u> 
Execute       apply_spec_resource_limit softmax_error_propagation<10u, 128u> 
INFO-FLOW: Configuring Module : write_mem<float, 128u>_Pipeline_write_out_mem ...
Execute       set_default_model write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       apply_spec_resource_limit write_mem<float, 128u>_Pipeline_write_out_mem 
INFO-FLOW: Configuring Module : write_mem<float, 128u> ...
Execute       set_default_model write_mem<float, 128u> 
Execute       apply_spec_resource_limit write_mem<float, 128u> 
INFO-FLOW: Configuring Module : accel ...
Execute       set_default_model accel 
Execute       apply_spec_resource_limit accel 
INFO-FLOW: Model list for preprocess: entry_proc {save_variables_locally<10u, 128u>_Pipeline_save_weights_L} {save_variables_locally<10u, 128u>_Pipeline_stream_input} {save_variables_locally<10u, 128u>} sparce_categorical_cross_entropy<10u>_Pipeline_output_error sparce_categorical_cross_entropy<10u> {softmax_error_propagation<10u, 128u>_Pipeline_store_output_error} {softmax_error_propagation<10u, 128u>_Pipeline_input} {softmax_error_propagation<10u, 128u>} {write_mem<float, 128u>_Pipeline_write_out_mem} {write_mem<float, 128u>} accel
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: save_variables_locally<10u, 128u>_Pipeline_save_weights_L ...
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       cdfg_preprocess -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       rtl_gen_preprocess save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
INFO-FLOW: Preprocessing Module: save_variables_locally<10u, 128u>_Pipeline_stream_input ...
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       cdfg_preprocess -model save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       rtl_gen_preprocess save_variables_locally<10u, 128u>_Pipeline_stream_input 
INFO-FLOW: Preprocessing Module: save_variables_locally<10u, 128u> ...
Execute       set_default_model save_variables_locally<10u, 128u> 
Execute       cdfg_preprocess -model save_variables_locally<10u, 128u> 
Execute       rtl_gen_preprocess save_variables_locally<10u, 128u> 
INFO-FLOW: Preprocessing Module: sparce_categorical_cross_entropy<10u>_Pipeline_output_error ...
Execute       set_default_model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       cdfg_preprocess -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       rtl_gen_preprocess sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
INFO-FLOW: Preprocessing Module: sparce_categorical_cross_entropy<10u> ...
Execute       set_default_model sparce_categorical_cross_entropy<10u> 
Execute       cdfg_preprocess -model sparce_categorical_cross_entropy<10u> 
Execute       rtl_gen_preprocess sparce_categorical_cross_entropy<10u> 
INFO-FLOW: Preprocessing Module: softmax_error_propagation<10u, 128u>_Pipeline_store_output_error ...
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       cdfg_preprocess -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       rtl_gen_preprocess softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
INFO-FLOW: Preprocessing Module: softmax_error_propagation<10u, 128u>_Pipeline_input ...
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       cdfg_preprocess -model softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       rtl_gen_preprocess softmax_error_propagation<10u, 128u>_Pipeline_input 
INFO-FLOW: Preprocessing Module: softmax_error_propagation<10u, 128u> ...
Execute       set_default_model softmax_error_propagation<10u, 128u> 
Execute       cdfg_preprocess -model softmax_error_propagation<10u, 128u> 
Execute       rtl_gen_preprocess softmax_error_propagation<10u, 128u> 
INFO-FLOW: Preprocessing Module: write_mem<float, 128u>_Pipeline_write_out_mem ...
Execute       set_default_model write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       cdfg_preprocess -model write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       rtl_gen_preprocess write_mem<float, 128u>_Pipeline_write_out_mem 
INFO-FLOW: Preprocessing Module: write_mem<float, 128u> ...
Execute       set_default_model write_mem<float, 128u> 
Execute       cdfg_preprocess -model write_mem<float, 128u> 
Execute       rtl_gen_preprocess write_mem<float, 128u> 
INFO-FLOW: Preprocessing Module: accel ...
Execute       set_default_model accel 
Execute       cdfg_preprocess -model accel 
Execute       rtl_gen_preprocess accel 
INFO-FLOW: Model list for synthesis: entry_proc {save_variables_locally<10u, 128u>_Pipeline_save_weights_L} {save_variables_locally<10u, 128u>_Pipeline_stream_input} {save_variables_locally<10u, 128u>} sparce_categorical_cross_entropy<10u>_Pipeline_output_error sparce_categorical_cross_entropy<10u> {softmax_error_propagation<10u, 128u>_Pipeline_store_output_error} {softmax_error_propagation<10u, 128u>_Pipeline_input} {softmax_error_propagation<10u, 128u>} {write_mem<float, 128u>_Pipeline_write_out_mem} {write_mem<float, 128u>} accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.582 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.629 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       schedule -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'save_weights_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'save_weights_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 349.238 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.sched.adb -f 
INFO-FLOW: Finish scheduling save_variables_locally<10u, 128u>_Pipeline_save_weights_L.
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       bind -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 349.238 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.bind.adb -f 
INFO-FLOW: Finish binding save_variables_locally<10u, 128u>_Pipeline_save_weights_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_stream_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       schedule -model save_variables_locally<10u, 128u>_Pipeline_stream_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'stream_input'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 349.941 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.sched.adb -f 
INFO-FLOW: Finish scheduling save_variables_locally<10u, 128u>_Pipeline_stream_input.
Execute       set_default_model save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       bind -model save_variables_locally<10u, 128u>_Pipeline_stream_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 349.941 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.bind.adb -f 
INFO-FLOW: Finish binding save_variables_locally<10u, 128u>_Pipeline_stream_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model save_variables_locally<10u, 128u> 
Execute       schedule -model save_variables_locally<10u, 128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.520 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling save_variables_locally<10u, 128u>.
Execute       set_default_model save_variables_locally<10u, 128u> 
Execute       bind -model save_variables_locally<10u, 128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.520 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.bind.adb -f 
INFO-FLOW: Finish binding save_variables_locally<10u, 128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       schedule -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_error'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'output_error'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.883 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.sched.adb -f 
INFO-FLOW: Finish scheduling sparce_categorical_cross_entropy<10u>_Pipeline_output_error.
Execute       set_default_model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       bind -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.883 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.bind.adb -f 
INFO-FLOW: Finish binding sparce_categorical_cross_entropy<10u>_Pipeline_output_error.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sparce_categorical_cross_entropy<10u> 
Execute       schedule -model sparce_categorical_cross_entropy<10u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.105 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.sched.adb -f 
INFO-FLOW: Finish scheduling sparce_categorical_cross_entropy<10u>.
Execute       set_default_model sparce_categorical_cross_entropy<10u> 
Execute       bind -model sparce_categorical_cross_entropy<10u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.105 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.bind.adb -f 
INFO-FLOW: Finish binding sparce_categorical_cross_entropy<10u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       schedule -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_error'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'store_output_error'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.289 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_error_propagation<10u, 128u>_Pipeline_store_output_error.
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       bind -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 351.289 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.bind.adb -f 
INFO-FLOW: Finish binding softmax_error_propagation<10u, 128u>_Pipeline_store_output_error.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       schedule -model softmax_error_propagation<10u, 128u>_Pipeline_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'input'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 351.824 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_error_propagation<10u, 128u>_Pipeline_input.
Execute       set_default_model softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       bind -model softmax_error_propagation<10u, 128u>_Pipeline_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 351.824 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.bind.adb -f 
INFO-FLOW: Finish binding softmax_error_propagation<10u, 128u>_Pipeline_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_error_propagation<10u, 128u> 
Execute       schedule -model softmax_error_propagation<10u, 128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 352.398 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_error_propagation<10u, 128u>.
Execute       set_default_model softmax_error_propagation<10u, 128u> 
Execute       bind -model softmax_error_propagation<10u, 128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.398 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_error_propagation<10u, 128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_float_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       schedule -model write_mem<float, 128u>_Pipeline_write_out_mem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 352.898 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.sched.adb -f 
INFO-FLOW: Finish scheduling write_mem<float, 128u>_Pipeline_write_out_mem.
Execute       set_default_model write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       bind -model write_mem<float, 128u>_Pipeline_write_out_mem 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.898 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.bind.adb -f 
INFO-FLOW: Finish binding write_mem<float, 128u>_Pipeline_write_out_mem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_float_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_mem<float, 128u> 
Execute       schedule -model write_mem<float, 128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 353.168 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling write_mem<float, 128u>.
Execute       set_default_model write_mem<float, 128u> 
Execute       bind -model write_mem<float, 128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 353.168 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.bind.adb -f 
INFO-FLOW: Finish binding write_mem<float, 128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accel 
Execute       schedule -model accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 353.168 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.sched.adb -f 
INFO-FLOW: Finish scheduling accel.
Execute       set_default_model accel 
Execute       bind -model accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 353.184 MB.
Execute       syn_report -verbosereport -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.bind.adb -f 
INFO-FLOW: Finish binding accel.
Execute       get_model_list accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess save_variables_locally<10u, 128u>_Pipeline_save_weights_L 
Execute       rtl_gen_preprocess save_variables_locally<10u, 128u>_Pipeline_stream_input 
Execute       rtl_gen_preprocess save_variables_locally<10u, 128u> 
Execute       rtl_gen_preprocess sparce_categorical_cross_entropy<10u>_Pipeline_output_error 
Execute       rtl_gen_preprocess sparce_categorical_cross_entropy<10u> 
Execute       rtl_gen_preprocess softmax_error_propagation<10u, 128u>_Pipeline_store_output_error 
Execute       rtl_gen_preprocess softmax_error_propagation<10u, 128u>_Pipeline_input 
Execute       rtl_gen_preprocess softmax_error_propagation<10u, 128u> 
Execute       rtl_gen_preprocess write_mem<float, 128u>_Pipeline_write_out_mem 
Execute       rtl_gen_preprocess write_mem<float, 128u> 
Execute       rtl_gen_preprocess accel 
INFO-FLOW: Model list for RTL generation: entry_proc {save_variables_locally<10u, 128u>_Pipeline_save_weights_L} {save_variables_locally<10u, 128u>_Pipeline_stream_input} {save_variables_locally<10u, 128u>} sparce_categorical_cross_entropy<10u>_Pipeline_output_error sparce_categorical_cross_entropy<10u> {softmax_error_propagation<10u, 128u>_Pipeline_store_output_error} {softmax_error_propagation<10u, 128u>_Pipeline_input} {softmax_error_propagation<10u, 128u>} {write_mem<float, 128u>_Pipeline_write_out_mem} {write_mem<float, 128u>} accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 353.430 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model save_variables_locally<10u, 128u>_Pipeline_save_weights_L -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' pipeline 'save_weights_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_save_weights_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 356.227 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl save_variables_locally<10u, 128u>_Pipeline_save_weights_L -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_save_variables_locally_10u_128u_Pipeline_save_weights_L 
Execute       gen_rtl save_variables_locally<10u, 128u>_Pipeline_save_weights_L -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_save_variables_locally_10u_128u_Pipeline_save_weights_L 
Execute       syn_report -csynth -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/save_variables_locally_10u_128u_Pipeline_save_weights_L_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/save_variables_locally_10u_128u_Pipeline_save_weights_L_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.adb 
Execute       db_write -model save_variables_locally<10u, 128u>_Pipeline_save_weights_L -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info save_variables_locally<10u, 128u>_Pipeline_save_weights_L -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_stream_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model save_variables_locally<10u, 128u>_Pipeline_stream_input -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_stream_input' pipeline 'stream_input' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_stream_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 359.863 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl save_variables_locally<10u, 128u>_Pipeline_stream_input -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_save_variables_locally_10u_128u_Pipeline_stream_input 
Execute       gen_rtl save_variables_locally<10u, 128u>_Pipeline_stream_input -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_save_variables_locally_10u_128u_Pipeline_stream_input 
Execute       syn_report -csynth -model save_variables_locally<10u, 128u>_Pipeline_stream_input -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/save_variables_locally_10u_128u_Pipeline_stream_input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model save_variables_locally<10u, 128u>_Pipeline_stream_input -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/save_variables_locally_10u_128u_Pipeline_stream_input_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model save_variables_locally<10u, 128u>_Pipeline_stream_input -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model save_variables_locally<10u, 128u>_Pipeline_stream_input -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.adb 
Execute       db_write -model save_variables_locally<10u, 128u>_Pipeline_stream_input -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info save_variables_locally<10u, 128u>_Pipeline_stream_input -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model save_variables_locally<10u, 128u> -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 362.020 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl save_variables_locally<10u, 128u> -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_save_variables_locally_10u_128u_s 
Execute       gen_rtl save_variables_locally<10u, 128u> -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_save_variables_locally_10u_128u_s 
Execute       syn_report -csynth -model save_variables_locally<10u, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/save_variables_locally_10u_128u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model save_variables_locally<10u, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/save_variables_locally_10u_128u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model save_variables_locally<10u, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model save_variables_locally<10u, 128u> -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.adb 
Execute       db_write -model save_variables_locally<10u, 128u> -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info save_variables_locally<10u, 128u> -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sparce_categorical_cross_entropy<10u>_Pipeline_output_error -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' pipeline 'output_error' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 362.906 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sparce_categorical_cross_entropy<10u>_Pipeline_output_error -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_sparce_categorical_cross_entropy_10u_Pipeline_output_error 
Execute       gen_rtl sparce_categorical_cross_entropy<10u>_Pipeline_output_error -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_sparce_categorical_cross_entropy_10u_Pipeline_output_error 
Execute       syn_report -csynth -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/sparce_categorical_cross_entropy_10u_Pipeline_output_error_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/sparce_categorical_cross_entropy_10u_Pipeline_output_error_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.adb 
Execute       db_write -model sparce_categorical_cross_entropy<10u>_Pipeline_output_error -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sparce_categorical_cross_entropy<10u>_Pipeline_output_error -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sparce_categorical_cross_entropy<10u> -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 363.816 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sparce_categorical_cross_entropy<10u> -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_sparce_categorical_cross_entropy_10u_s 
Execute       gen_rtl sparce_categorical_cross_entropy<10u> -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_sparce_categorical_cross_entropy_10u_s 
Execute       syn_report -csynth -model sparce_categorical_cross_entropy<10u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/sparce_categorical_cross_entropy_10u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sparce_categorical_cross_entropy<10u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/sparce_categorical_cross_entropy_10u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sparce_categorical_cross_entropy<10u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sparce_categorical_cross_entropy<10u> -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.adb 
Execute       db_write -model sparce_categorical_cross_entropy<10u> -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sparce_categorical_cross_entropy<10u> -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' pipeline 'store_output_error' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_store_output_error'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 364.426 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_softmax_error_propagation_10u_128u_Pipeline_store_output_error 
Execute       gen_rtl softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_softmax_error_propagation_10u_128u_Pipeline_store_output_error 
Execute       syn_report -csynth -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/softmax_error_propagation_10u_128u_Pipeline_store_output_error_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/softmax_error_propagation_10u_128u_Pipeline_store_output_error_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.adb 
Execute       db_write -model softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_error_propagation<10u, 128u>_Pipeline_store_output_error -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_error_propagation<10u, 128u>_Pipeline_input -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_input' pipeline 'input' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 366.305 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_error_propagation<10u, 128u>_Pipeline_input -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_softmax_error_propagation_10u_128u_Pipeline_input 
Execute       gen_rtl softmax_error_propagation<10u, 128u>_Pipeline_input -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_softmax_error_propagation_10u_128u_Pipeline_input 
Execute       syn_report -csynth -model softmax_error_propagation<10u, 128u>_Pipeline_input -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/softmax_error_propagation_10u_128u_Pipeline_input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model softmax_error_propagation<10u, 128u>_Pipeline_input -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/softmax_error_propagation_10u_128u_Pipeline_input_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model softmax_error_propagation<10u, 128u>_Pipeline_input -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model softmax_error_propagation<10u, 128u>_Pipeline_input -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.adb 
Execute       db_write -model softmax_error_propagation<10u, 128u>_Pipeline_input -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_error_propagation<10u, 128u>_Pipeline_input -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_error_propagation<10u, 128u> -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 368.391 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_error_propagation<10u, 128u> -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_softmax_error_propagation_10u_128u_s 
Execute       gen_rtl softmax_error_propagation<10u, 128u> -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_softmax_error_propagation_10u_128u_s 
Execute       syn_report -csynth -model softmax_error_propagation<10u, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/softmax_error_propagation_10u_128u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model softmax_error_propagation<10u, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/softmax_error_propagation_10u_128u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model softmax_error_propagation<10u, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model softmax_error_propagation<10u, 128u> -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.adb 
Execute       db_write -model softmax_error_propagation<10u, 128u> -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_error_propagation<10u, 128u> -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_float_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_mem<float, 128u>_Pipeline_write_out_mem -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_float_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_float_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_float_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 369.625 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_mem<float, 128u>_Pipeline_write_out_mem -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_write_mem_float_128u_Pipeline_write_out_mem 
Execute       gen_rtl write_mem<float, 128u>_Pipeline_write_out_mem -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_write_mem_float_128u_Pipeline_write_out_mem 
Execute       syn_report -csynth -model write_mem<float, 128u>_Pipeline_write_out_mem -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/write_mem_float_128u_Pipeline_write_out_mem_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_mem<float, 128u>_Pipeline_write_out_mem -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/write_mem_float_128u_Pipeline_write_out_mem_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_mem<float, 128u>_Pipeline_write_out_mem -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_mem<float, 128u>_Pipeline_write_out_mem -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.adb 
Execute       db_write -model write_mem<float, 128u>_Pipeline_write_out_mem -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_mem<float, 128u>_Pipeline_write_out_mem -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_float_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_mem<float, 128u> -top_prefix accel_ -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_float_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 371.609 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_mem<float, 128u> -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel_write_mem_float_128u_s 
Execute       gen_rtl write_mem<float, 128u> -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel_write_mem_float_128u_s 
Execute       syn_report -csynth -model write_mem<float, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/write_mem_float_128u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_mem<float, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/write_mem_float_128u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_mem<float, 128u> -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_mem<float, 128u> -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.adb 
Execute       db_write -model write_mem<float, 128u> -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_mem<float, 128u> -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model accel -top_prefix  -sub_prefix accel_ -mg_file /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/layer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_error' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_softmax_weights', 'layer_output', 'label_r', 'input_error' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'softmax_weights_i_we0'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'softmax_weights_t_we0'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 373.652 MB.
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl accel -istop -style xilinx -f -lang vhdl -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/vhdl/accel 
Execute       gen_rtl accel -istop -style xilinx -f -lang vlog -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/verilog/accel 
Execute       syn_report -csynth -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/accel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/accel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -model accel -f -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.adb 
Execute       db_write -model accel -bindview -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accel -p /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel 
Execute       export_constraint_db -f -tool general -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.constraint.tcl 
Execute       syn_report -designview -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.design.xml 
Command       syn_report done; 0.26 sec.
Execute       syn_report -csynthDesign -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model accel -o /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks accel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain accel 
INFO-FLOW: Model list for RTL component generation: entry_proc {save_variables_locally<10u, 128u>_Pipeline_save_weights_L} {save_variables_locally<10u, 128u>_Pipeline_stream_input} {save_variables_locally<10u, 128u>} sparce_categorical_cross_entropy<10u>_Pipeline_output_error sparce_categorical_cross_entropy<10u> {softmax_error_propagation<10u, 128u>_Pipeline_store_output_error} {softmax_error_propagation<10u, 128u>_Pipeline_input} {softmax_error_propagation<10u, 128u>} {write_mem<float, 128u>_Pipeline_write_out_mem} {write_mem<float, 128u>} accel
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [save_variables_locally_10u_128u_Pipeline_save_weights_L] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.compgen.tcl 
INFO-FLOW: Found component accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [save_variables_locally_10u_128u_Pipeline_stream_input] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.compgen.tcl 
INFO-FLOW: Found component accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [save_variables_locally_10u_128u_s] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.compgen.tcl 
INFO-FLOW: Handling components in module [sparce_categorical_cross_entropy_10u_Pipeline_output_error] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.compgen.tcl 
INFO-FLOW: Found component accel_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model accel_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component accel_uitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model accel_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparce_categorical_cross_entropy_10u_s] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_error_propagation_10u_128u_Pipeline_store_output_error] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.compgen.tcl 
INFO-FLOW: Found component accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_error_propagation_10u_128u_Pipeline_input] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.compgen.tcl 
INFO-FLOW: Found component accel_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model accel_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component accel_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model accel_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_error_propagation_10u_128u_s] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.compgen.tcl 
INFO-FLOW: Found component accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W.
INFO-FLOW: Append model accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [write_mem_float_128u_Pipeline_write_out_mem] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.compgen.tcl 
INFO-FLOW: Found component accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_mem_float_128u_s] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.compgen.tcl 
INFO-FLOW: Handling components in module [accel] ... 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.compgen.tcl 
INFO-FLOW: Found component accel_softmax_weights_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model accel_softmax_weights_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component accel_softmax_weights_RAM_AUTO_1R1W.
INFO-FLOW: Append model accel_softmax_weights_RAM_AUTO_1R1W
INFO-FLOW: Found component accel_fifo_w32_d3_S.
INFO-FLOW: Append model accel_fifo_w32_d3_S
INFO-FLOW: Found component accel_fifo_w64_d5_S.
INFO-FLOW: Append model accel_fifo_w64_d5_S
INFO-FLOW: Found component accel_fifo_w32_d2_S.
INFO-FLOW: Append model accel_fifo_w32_d2_S
INFO-FLOW: Found component accel_fifo_w32_d6_S.
INFO-FLOW: Append model accel_fifo_w32_d6_S
INFO-FLOW: Found component accel_fifo_w32_d2_S.
INFO-FLOW: Append model accel_fifo_w32_d2_S
INFO-FLOW: Found component accel_start_for_sparce_categorical_cross_entropy_10u_U0.
INFO-FLOW: Append model accel_start_for_sparce_categorical_cross_entropy_10u_U0
INFO-FLOW: Found component accel_start_for_write_mem_float_128u_U0.
INFO-FLOW: Append model accel_start_for_write_mem_float_128u_U0
INFO-FLOW: Found component accel_gmem_m_axi.
INFO-FLOW: Append model accel_gmem_m_axi
INFO-FLOW: Found component accel_control_s_axi.
INFO-FLOW: Append model accel_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model save_variables_locally_10u_128u_Pipeline_save_weights_L
INFO-FLOW: Append model save_variables_locally_10u_128u_Pipeline_stream_input
INFO-FLOW: Append model save_variables_locally_10u_128u_s
INFO-FLOW: Append model sparce_categorical_cross_entropy_10u_Pipeline_output_error
INFO-FLOW: Append model sparce_categorical_cross_entropy_10u_s
INFO-FLOW: Append model softmax_error_propagation_10u_128u_Pipeline_store_output_error
INFO-FLOW: Append model softmax_error_propagation_10u_128u_Pipeline_input
INFO-FLOW: Append model softmax_error_propagation_10u_128u_s
INFO-FLOW: Append model write_mem_float_128u_Pipeline_write_out_mem
INFO-FLOW: Append model write_mem_float_128u_s
INFO-FLOW: Append model accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: accel_flow_control_loop_pipe_sequential_init accel_flow_control_loop_pipe_sequential_init accel_fsub_32ns_32ns_32_4_full_dsp_1 accel_uitofp_32ns_32_4_no_dsp_1 accel_flow_control_loop_pipe_sequential_init accel_flow_control_loop_pipe_sequential_init accel_fadd_32ns_32ns_32_4_full_dsp_1 accel_fmul_32ns_32ns_32_3_max_dsp_1 accel_flow_control_loop_pipe_sequential_init accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W accel_flow_control_loop_pipe_sequential_init accel_softmax_weights_RAM_AUTO_1R1W_memcore accel_softmax_weights_RAM_AUTO_1R1W accel_fifo_w32_d3_S accel_fifo_w64_d5_S accel_fifo_w32_d2_S accel_fifo_w32_d6_S accel_fifo_w32_d2_S accel_start_for_sparce_categorical_cross_entropy_10u_U0 accel_start_for_write_mem_float_128u_U0 accel_gmem_m_axi accel_control_s_axi entry_proc save_variables_locally_10u_128u_Pipeline_save_weights_L save_variables_locally_10u_128u_Pipeline_stream_input save_variables_locally_10u_128u_s sparce_categorical_cross_entropy_10u_Pipeline_output_error sparce_categorical_cross_entropy_10u_s softmax_error_propagation_10u_128u_Pipeline_store_output_error softmax_error_propagation_10u_128u_Pipeline_input softmax_error_propagation_10u_128u_s write_mem_float_128u_Pipeline_write_out_mem write_mem_float_128u_s accel
INFO-FLOW: Generating /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accel_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model accel_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accel_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model accel_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accel_softmax_weights_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model accel_softmax_weights_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accel_fifo_w32_d3_S
INFO-FLOW: To file: write model accel_fifo_w64_d5_S
INFO-FLOW: To file: write model accel_fifo_w32_d2_S
INFO-FLOW: To file: write model accel_fifo_w32_d6_S
INFO-FLOW: To file: write model accel_fifo_w32_d2_S
INFO-FLOW: To file: write model accel_start_for_sparce_categorical_cross_entropy_10u_U0
INFO-FLOW: To file: write model accel_start_for_write_mem_float_128u_U0
INFO-FLOW: To file: write model accel_gmem_m_axi
INFO-FLOW: To file: write model accel_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model save_variables_locally_10u_128u_Pipeline_save_weights_L
INFO-FLOW: To file: write model save_variables_locally_10u_128u_Pipeline_stream_input
INFO-FLOW: To file: write model save_variables_locally_10u_128u_s
INFO-FLOW: To file: write model sparce_categorical_cross_entropy_10u_Pipeline_output_error
INFO-FLOW: To file: write model sparce_categorical_cross_entropy_10u_s
INFO-FLOW: To file: write model softmax_error_propagation_10u_128u_Pipeline_store_output_error
INFO-FLOW: To file: write model softmax_error_propagation_10u_128u_Pipeline_input
INFO-FLOW: To file: write model softmax_error_propagation_10u_128u_s
INFO-FLOW: To file: write model write_mem_float_128u_Pipeline_write_out_mem
INFO-FLOW: To file: write model write_mem_float_128u_s
INFO-FLOW: To file: write model accel
INFO-FLOW: Generating /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/vhdl' dstVlogDir='/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/vlog' tclDir='/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db' modelList='accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_fsub_32ns_32ns_32_4_full_dsp_1
accel_uitofp_32ns_32_4_no_dsp_1
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_fadd_32ns_32ns_32_4_full_dsp_1
accel_fmul_32ns_32ns_32_3_max_dsp_1
accel_flow_control_loop_pipe_sequential_init
accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W
accel_flow_control_loop_pipe_sequential_init
accel_softmax_weights_RAM_AUTO_1R1W_memcore
accel_softmax_weights_RAM_AUTO_1R1W
accel_fifo_w32_d3_S
accel_fifo_w64_d5_S
accel_fifo_w32_d2_S
accel_fifo_w32_d6_S
accel_fifo_w32_d2_S
accel_start_for_sparce_categorical_cross_entropy_10u_U0
accel_start_for_write_mem_float_128u_U0
accel_gmem_m_axi
accel_control_s_axi
entry_proc
save_variables_locally_10u_128u_Pipeline_save_weights_L
save_variables_locally_10u_128u_Pipeline_stream_input
save_variables_locally_10u_128u_s
sparce_categorical_cross_entropy_10u_Pipeline_output_error
sparce_categorical_cross_entropy_10u_s
softmax_error_propagation_10u_128u_Pipeline_store_output_error
softmax_error_propagation_10u_128u_Pipeline_input
softmax_error_propagation_10u_128u_s
write_mem_float_128u_Pipeline_write_out_mem
write_mem_float_128u_s
accel
' expOnly='0'
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.compgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s accel_softmax_weights_RAM_AUTO_1R1W_memcore 
INFO: [HLS 200-741] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'label_r_c_U(accel_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_error_c_U(accel_fifo_w64_d5_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'softmax_f_map_stream_U(accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'softmax_output_error_stream_U(accel_fifo_w32_d6_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'softmax_input_error_stream_U(accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sparce_categorical_cross_entropy_10u_U0_U(accel_start_for_sparce_categorical_cross_entropy_10u_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_mem_float_128u_U0_U(accel_start_for_write_mem_float_128u_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.24 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 378.484 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name save_variables_locally_10u_128u_s
INFO-FLOW: No bind nodes found for module_name sparce_categorical_cross_entropy_10u_s
INFO-FLOW: No bind nodes found for module_name write_mem_float_128u_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_fsub_32ns_32ns_32_4_full_dsp_1
accel_uitofp_32ns_32_4_no_dsp_1
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_fadd_32ns_32ns_32_4_full_dsp_1
accel_fmul_32ns_32ns_32_3_max_dsp_1
accel_flow_control_loop_pipe_sequential_init
accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W
accel_flow_control_loop_pipe_sequential_init
accel_softmax_weights_RAM_AUTO_1R1W_memcore
accel_softmax_weights_RAM_AUTO_1R1W
accel_fifo_w32_d3_S
accel_fifo_w64_d5_S
accel_fifo_w32_d2_S
accel_fifo_w32_d6_S
accel_fifo_w32_d2_S
accel_start_for_sparce_categorical_cross_entropy_10u_U0
accel_start_for_write_mem_float_128u_U0
accel_gmem_m_axi
accel_control_s_axi
entry_proc
save_variables_locally_10u_128u_Pipeline_save_weights_L
save_variables_locally_10u_128u_Pipeline_stream_input
save_variables_locally_10u_128u_s
sparce_categorical_cross_entropy_10u_Pipeline_output_error
sparce_categorical_cross_entropy_10u_s
softmax_error_propagation_10u_128u_Pipeline_store_output_error
softmax_error_propagation_10u_128u_Pipeline_input
softmax_error_propagation_10u_128u_s
write_mem_float_128u_Pipeline_write_out_mem
write_mem_float_128u_s
accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.compgen.dataonly.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_save_weights_L.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_Pipeline_stream_input.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/save_variables_locally_10u_128u_s.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_Pipeline_output_error.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/sparce_categorical_cross_entropy_10u_s.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_store_output_error.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_Pipeline_input.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/softmax_error_propagation_10u_128u_s.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_Pipeline_write_out_mem.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/write_mem_float_128u_s.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.constraint.tcl 
Execute       sc_get_clocks accel 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/impl/misc/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/impl/misc/accel_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/impl/misc/accel_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/impl/misc/accel_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE accel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE accel LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST accel MODULE2INSTS {accel accel save_variables_locally_10u_128u_s save_variables_locally_10u_128u_U0 save_variables_locally_10u_128u_Pipeline_save_weights_L grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52 save_variables_locally_10u_128u_Pipeline_stream_input grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63 entry_proc entry_proc_U0 sparce_categorical_cross_entropy_10u_s sparce_categorical_cross_entropy_10u_U0 sparce_categorical_cross_entropy_10u_Pipeline_output_error grp_sparce_categorical_cross_entropy_10u_Pipeline_output_error_fu_38 softmax_error_propagation_10u_128u_s softmax_error_propagation_10u_128u_U0 softmax_error_propagation_10u_128u_Pipeline_store_output_error grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137 softmax_error_propagation_10u_128u_Pipeline_input grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145 write_mem_float_128u_s write_mem_float_128u_U0 write_mem_float_128u_Pipeline_write_out_mem grp_write_mem_float_128u_Pipeline_write_out_mem_fu_66} INST2MODULE {accel accel save_variables_locally_10u_128u_U0 save_variables_locally_10u_128u_s grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52 save_variables_locally_10u_128u_Pipeline_save_weights_L grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63 save_variables_locally_10u_128u_Pipeline_stream_input entry_proc_U0 entry_proc sparce_categorical_cross_entropy_10u_U0 sparce_categorical_cross_entropy_10u_s grp_sparce_categorical_cross_entropy_10u_Pipeline_output_error_fu_38 sparce_categorical_cross_entropy_10u_Pipeline_output_error softmax_error_propagation_10u_128u_U0 softmax_error_propagation_10u_128u_s grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137 softmax_error_propagation_10u_128u_Pipeline_store_output_error grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145 softmax_error_propagation_10u_128u_Pipeline_input write_mem_float_128u_U0 write_mem_float_128u_s grp_write_mem_float_128u_Pipeline_write_out_mem_fu_66 write_mem_float_128u_Pipeline_write_out_mem} INSTDATA {accel {DEPTH 1 CHILDREN {save_variables_locally_10u_128u_U0 entry_proc_U0 sparce_categorical_cross_entropy_10u_U0 softmax_error_propagation_10u_128u_U0 write_mem_float_128u_U0}} save_variables_locally_10u_128u_U0 {DEPTH 2 CHILDREN {grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52 grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63}} grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52 {DEPTH 3 CHILDREN {}} grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63 {DEPTH 3 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} sparce_categorical_cross_entropy_10u_U0 {DEPTH 2 CHILDREN grp_sparce_categorical_cross_entropy_10u_Pipeline_output_error_fu_38} grp_sparce_categorical_cross_entropy_10u_Pipeline_output_error_fu_38 {DEPTH 3 CHILDREN {}} softmax_error_propagation_10u_128u_U0 {DEPTH 2 CHILDREN {grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137 grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145}} grp_softmax_error_propagation_10u_128u_Pipeline_store_output_error_fu_137 {DEPTH 3 CHILDREN {}} grp_softmax_error_propagation_10u_128u_Pipeline_input_fu_145 {DEPTH 3 CHILDREN {}} write_mem_float_128u_U0 {DEPTH 2 CHILDREN grp_write_mem_float_128u_Pipeline_write_out_mem_fu_66} grp_write_mem_float_128u_Pipeline_write_out_mem_fu_66 {DEPTH 3 CHILDREN {}}} MODULEDATA {save_variables_locally_10u_128u_Pipeline_save_weights_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_198_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE add_ln9 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_1_fu_224_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE add_ln9_1 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_272_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE tmp1 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_282_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE empty_50 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_320_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE empty_51 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_393_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE empty_52 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_336_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:9 VARIABLE empty_47 LOOP save_weights_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} save_variables_locally_10u_128u_Pipeline_stream_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_145_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:12 VARIABLE add_ln12 LOOP stream_input BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_177_p2 SOURCE /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174 VARIABLE add_ln174 LOOP stream_input BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_193_p2 SOURCE /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174 VARIABLE add_ln174_1 LOOP stream_input BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparce_categorical_cross_entropy_10u_Pipeline_output_error {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kernel_2_fu_86_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:21 VARIABLE kernel_2 LOOP output_error BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U18 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:24 VARIABLE temp_output_error LOOP output_error BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}}} AREA {DSP 2 BRAM 0 URAM 0}} softmax_error_propagation_10u_128u_Pipeline_store_output_error {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_73_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:35 VARIABLE add_ln35 LOOP store_output_error BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_error_propagation_10u_128u_Pipeline_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_272_p2 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:39 VARIABLE add_ln39 LOOP input BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U39 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE sum LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U40 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_1 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U41 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_2 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U42 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_3 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U43 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_4 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U44 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_5 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U45 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_6 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U46 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_7 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U47 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_8 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U48 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE mul_9 LOOP input BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U30 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp2 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U31 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp4 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U34 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp3 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp1 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U32 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp6 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U33 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp8 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp7 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE tmp5 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE softmax_10_bp/src/softmax_10_bp.cpp:45 VARIABLE sum_1 LOOP input BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 48 BRAM 0 URAM 0}} softmax_error_propagation_10u_128u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_error_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:34 VARIABLE output_error LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 48 BRAM 0 URAM 0}} write_mem_float_128u_Pipeline_write_out_mem {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_117_p2 SOURCE softmax_10_bp/src/softmax_10_bp.hpp:40 VARIABLE add_ln40 LOOP write_out_mem BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} accel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_error_c_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:57 VARIABLE input_error_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME label_r_c_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:57 VARIABLE label_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME softmax_f_map_stream_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:63 VARIABLE softmax_f_map_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME softmax_output_error_stream_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:64 VARIABLE softmax_output_error_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME softmax_input_error_stream_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:65 VARIABLE softmax_input_error_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME softmax_weights_U SOURCE softmax_10_bp/src/softmax_10_bp.cpp:58 VARIABLE softmax_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 50 BRAM 9 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} save_variables_locally_10u_128u_s {AREA {DSP 0 BRAM 0 URAM 0}} sparce_categorical_cross_entropy_10u_s {AREA {DSP 2 BRAM 0 URAM 0}} write_mem_float_128u_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 389.469 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accel.
INFO: [VLOG 209-307] Generating Verilog RTL for accel.
Execute       syn_report -model accel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 7.97 sec.
Command   csynth_design done; 37 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36.11 seconds. CPU system time: 2.03 seconds. Elapsed time: 37 seconds; current allocated memory: -865.117 MB.
Command ap_source done; 38.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1 opened at Thu Oct 20 03:40:46 EEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/msi/SSD/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.39 sec.
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.51 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command   open_solution done; 1.53 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute   source ./softmax_10_bp/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
Execute     set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
Execute   cosim_design -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: /home/msi/ES-FL/code/HLS/softmax_10_bp/src/testbench.cpp /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 6.37 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: /home/msi/ES-FL/code/HLS/softmax_10_bp/src/softmax_10_bp.cpp /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/softmax_10_bp.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/softmax_10_bp.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/softmax_10_bp.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 5.21 sec.
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.rtl_wrap.cfg.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     source /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/.autopilot/db/accel.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.11 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 71.58 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 111.74 seconds. CPU system time: 5.54 seconds. Elapsed time: 71.58 seconds; current allocated memory: -1021.988 MB.
Command ap_source done; 73.27 sec.
Execute cleanup_all 
