#include "i2c.h"
#include "i2c_slave_init.h"

#include "FreeRTOS.h"
#include "semphr.h"
#include "task.h"

#include "common_macros.h"
#include "lpc40xx.h"
#include "lpc_peripherals.h"

/// Set to non-zero to enable debugging, and then you can use I2C__DEBUG_PRINTF()
#define I2C__ENABLE_DEBUGGING 1

#if I2C__ENABLE_DEBUGGING
#include <stdio.h>
#define I2C__DEBUG_PRINTF(f_, ...)                                                                                     \
  do {                                                                                                                 \
    fprintf(stderr, "I2C:");                                                                                           \
    fprintf(stderr, (f_), ##__VA_ARGS__);                                                                              \
    fprintf(stderr, "\n");                                                                                             \
  } while (0)
#else
#define I2C__DEBUG_PRINTF(f_, ...) /* NOOP */
#endif

/**
 * Data structure for each I2C peripheral
 */
typedef struct {
  LPC_I2C_TypeDef *const registers; ///< LPC memory mapped registers for the I2C bus
  const char *rtos_isr_trace_name;

  // Transfer complete signal informs us when I2C state machine driven by ISR has finished
  SemaphoreHandle_t transfer_complete_signal;

  // Mutex to ensure only one transaction is performed at a time
  SemaphoreHandle_t mutex;

  // These are the parameters we save before a transaction is started
  uint8_t error_code;
  uint8_t slave_address;
  uint8_t starting_slave_memory_address;

  uint8_t *input_byte_pointer;        ///< Used for reading I2C slave device
  const uint8_t *output_byte_pointer; ///< Used for writing data to the I2C slave device
  size_t number_of_bytes_to_transfer;

  // for slave mode
  uint8_t slave_recieves_count;
  uint8_t slave_starting_reg_addr;
  uint8_t slave_reg_addr;
  uint8_t slave_data_buffer;
} i2c_s;

/// Instances of structs for each I2C peripheral
static i2c_s i2c_structs[] = {
    {LPC_I2C0, "i2c0"},
    {LPC_I2C1, "i2c1"},
    {LPC_I2C2, "i2c2"},
};

static bool i2c__transfer(i2c_s *i2c, uint8_t slave_address, uint8_t starting_slave_memory_address,
                          uint8_t *input_byte_pointer, const uint8_t *output_byte_pointer,
                          uint32_t number_of_bytes_to_transfer);
static bool i2c__transfer_unprotected(i2c_s *i2c, uint8_t slave_address, uint8_t starting_slave_memory_address,
                                      uint8_t *input_byte_pointer, const uint8_t *output_byte_pointer,
                                      uint32_t number_of_bytes_to_transfer);
static void i2c__kick_off_transfer(i2c_s *i2c, uint8_t slave_address, uint8_t starting_slave_memory_address,
                                   uint8_t *input_byte_pointer, const uint8_t *output_byte_pointer,
                                   uint32_t number_of_bytes_to_transfer);
static bool i2c__handle_state_machine(i2c_s *i2c);
static bool i2c__set_stop(LPC_I2C_TypeDef *i2c);
static void i2c__handle_interrupt(i2c_s *i2c);

/**
 * Instead of using a dedicated variable for read vs. write, we just use the LSB of
 * the user address to indicate read or write mode.
 */
static void i2c__flag_read_mode(uint8_t *slave_address) { *slave_address |= 0x01; }
static void i2c__flag_write_mode(uint8_t *slave_address) { *slave_address &= ~0x01; }
static uint8_t i2c__read_address(uint8_t slave_address) { return (slave_address | 0x01); }
static uint8_t i2c__write_address(uint8_t slave_address) { return (slave_address & 0xFE); }
static bool i2c__is_read_address(uint8_t slave_address) { return 0 != (slave_address & 0x01); }

/**
 * CONSET and CONCLR register bits
 * 0x04 AA
 * 0x08 SI
 * 0x10 STOP
 * 0x20 START
 * 0x40 ENABLE
 */
static void i2c__clear_si_flag_for_hw_to_take_next_action(LPC_I2C_TypeDef *i2c) { i2c->CONCLR = 0x08; }
static void i2c__set_start_flag(LPC_I2C_TypeDef *i2c) { i2c->CONSET = 0x20; }
static void i2c__clear_start_flag(LPC_I2C_TypeDef *i2c) { i2c->CONCLR = 0x20; }
static void i2c__set_ack_flag(LPC_I2C_TypeDef *i2c) { i2c->CONSET = 0x04; }
static void i2c__set_nack_flag(LPC_I2C_TypeDef *i2c) { i2c->CONCLR = 0x04; }

static void i2c0_isr(void) { i2c__handle_interrupt(&i2c_structs[I2C__0]); }
static void i2c1_isr(void) { i2c__handle_interrupt(&i2c_structs[I2C__1]); }
static void i2c2_isr(void) { i2c__handle_interrupt(&i2c_structs[I2C__2]); }

/*******************************************************************************
 *
 *                      P U B L I C    F U N C T I O N S
 *
 ******************************************************************************/

void i2c__initialize(i2c_e i2c_number, uint32_t desired_i2c_bus_speed_in_hz, uint32_t peripheral_clock_hz) {
  const function__void_f isrs[] = {i2c0_isr, i2c1_isr, i2c2_isr};
  const lpc_peripheral_e peripheral_ids[] = {LPC_PERIPHERAL__I2C0, LPC_PERIPHERAL__I2C1, LPC_PERIPHERAL__I2C2};

  // Make sure our i2c structs size matches our map of ISRs and I2C peripheral IDs
  COMPILE_TIME_ASSERT(ARRAY_SIZE(i2c_structs) == ARRAY_SIZE(isrs));
  COMPILE_TIME_ASSERT(ARRAY_SIZE(i2c_structs) == ARRAY_SIZE(peripheral_ids));

  i2c_s *i2c = &i2c_structs[i2c_number];
  LPC_I2C_TypeDef *lpc_i2c = i2c->registers;
  const lpc_peripheral_e peripheral_id = peripheral_ids[i2c_number];

  // Create binary semaphore and mutex. We deliberately use non static memory
  // allocation because we do not want to statically define memory for all I2C buses
  i2c->transfer_complete_signal = xSemaphoreCreateBinary();
  i2c->mutex = xSemaphoreCreateMutex();
  vTraceSetMutexName(i2c->mutex, "i2c_mutex");

  // Optional: Provide names of the FreeRTOS objects for the Trace Facility
  // vTraceSetMutexName(mI2CMutex, "I2C Mutex");
  // vTraceSetSemaphoreName(mTransferCompleteSignal, "I2C Finish Sem");

  lpc_peripheral__turn_on_power_to(peripheral_id);
  lpc_i2c->CONCLR = 0x6C; // Clear ALL I2C Flags

  /**
   * Per I2C high speed mode:
   * HS mode master devices generate a serial clock signal with a HIGH to LOW ratio of 1 to 2.
   * So to be able to optimize speed, we use different duty cycle for high/low
   *
   * Compute the I2C clock dividers.
   * The LOW period can be longer than the HIGH period because the rise time
   * of SDA/SCL is an RC curve, whereas the fall time is a sharper curve.
   */
  const uint32_t percent_high = 40;
  const uint32_t percent_low = (100 - percent_high);
  const uint32_t max_speed_hz = UINT32_C(1) * 1000 * 1000;
  const uint32_t ideal_speed_hz = UINT32_C(100) * 1000;
  const uint32_t freq_hz = (desired_i2c_bus_speed_in_hz > max_speed_hz) ? ideal_speed_hz : desired_i2c_bus_speed_in_hz;
  const uint32_t half_clock_divider = (peripheral_clock_hz / freq_hz) / 2;

  // Each clock phase contributes to 50%
  lpc_i2c->SCLH = ((half_clock_divider * percent_high) / 100) / 2;
  lpc_i2c->SCLL = ((half_clock_divider * percent_low) / 100) / 2;

  // Set I2C slave address to zeroes and enable I2C
  lpc_i2c->ADR0 = lpc_i2c->ADR1 = lpc_i2c->ADR2 = lpc_i2c->ADR3 = 0;

  // Enable I2C and the interrupt for it
  lpc_i2c->CONSET = 0x40;
  lpc_peripheral__enable_interrupt(peripheral_id, isrs[i2c_number], i2c_structs[i2c_number].rtos_isr_trace_name);
}

bool i2c__detect(i2c_e i2c_number, uint8_t slave_address) {
  // The I2C State machine will not continue after 1st state when length is set to 0
  const size_t zero_bytes = 0;
  const uint8_t dummy_register = 0;
  uint8_t unused = 0;

  return i2c__write_slave_data(i2c_number, slave_address, dummy_register, &unused, zero_bytes);
}

uint8_t i2c__read_single(i2c_e i2c_number, uint8_t slave_address, uint8_t slave_memory_address) {
  uint8_t byte = 0;
  i2c__read_slave_data(i2c_number, slave_address, slave_memory_address, &byte, 1);
  return byte;
}

bool i2c__read_slave_data(i2c_e i2c_number, uint8_t slave_address, uint8_t starting_slave_memory_address,
                          uint8_t *bytes_to_read, uint32_t number_of_bytes_to_transfer) {
  const uint8_t *no_output_byte_pointer = NULL;
  i2c__flag_read_mode(&slave_address);
  return i2c__transfer(&i2c_structs[i2c_number], slave_address, starting_slave_memory_address, bytes_to_read,
                       no_output_byte_pointer, number_of_bytes_to_transfer);
}

bool i2c__write_single(i2c_e i2c_number, uint8_t slave_address, uint8_t slave_memory_address, uint8_t value) {
  return i2c__write_slave_data(i2c_number, slave_address, slave_memory_address, &value, 1);
}

bool i2c__write_slave_data(i2c_e i2c_number, uint8_t slave_address, uint8_t starting_slave_memory_address,
                           const uint8_t *bytes_to_write, uint32_t number_of_bytes_to_transfer) {
  uint8_t *no_input_byte_pointer = NULL;
  i2c__flag_write_mode(&slave_address);
  return i2c__transfer(&i2c_structs[i2c_number], slave_address, starting_slave_memory_address, no_input_byte_pointer,
                       bytes_to_write, number_of_bytes_to_transfer);
}

/*******************************************************************************
 *
 *                     P R I V A T E    F U N C T I O N S
 *
 ******************************************************************************/

static bool i2c__transfer(i2c_s *i2c, uint8_t slave_address, uint8_t starting_slave_memory_address,
                          uint8_t *input_byte_pointer, const uint8_t *output_byte_pointer,
                          uint32_t number_of_bytes_to_transfer) {
  bool status = false;

  // Either the input or the output data needs to be non NULL (XOR)
  if ((NULL != input_byte_pointer) ^ (NULL != output_byte_pointer)) {
    if (xSemaphoreTake(i2c->mutex, portMAX_DELAY)) {
      status = i2c__transfer_unprotected(i2c, slave_address, starting_slave_memory_address, input_byte_pointer,
                                         output_byte_pointer, number_of_bytes_to_transfer);
      xSemaphoreGive(i2c->mutex);
    }
  }

  I2C__DEBUG_PRINTF("  Finished with state: 0x%02X", (int)i2c->error_code);
  return status;
}

static bool i2c__transfer_unprotected(i2c_s *i2c, uint8_t slave_address, uint8_t starting_slave_memory_address,
                                      uint8_t *input_byte_pointer, const uint8_t *output_byte_pointer,
                                      uint32_t number_of_bytes_to_transfer) {
  bool status = false;
  const uint32_t timeout_ms = 3000;
  const bool rtos_is_running = (taskSCHEDULER_RUNNING == xTaskGetSchedulerState());

  xSemaphoreTake(i2c->transfer_complete_signal, 0); // Clear potential stale transfer complete signal
  i2c__kick_off_transfer(i2c, slave_address, starting_slave_memory_address, input_byte_pointer, output_byte_pointer,
                         number_of_bytes_to_transfer);

  // Wait for transfer to finish; the signal will be sent by the ISR once the transaction finishes
  if (rtos_is_running) {
    // If the RTOS is running, we can block (sleep) on this signal
    if (xSemaphoreTake(i2c->transfer_complete_signal, timeout_ms)) {
      status = (0 == i2c->error_code);
    }
  } else {
    // We cannot block on the semaphore if the RTOS is not running, so eat the CPU until transaction is done
    while (!xSemaphoreTake(i2c->transfer_complete_signal, 0)) {
    }
    status = (0 == i2c->error_code);
  }

  return status;
}

static void i2c__kick_off_transfer(i2c_s *i2c, uint8_t slave_address, uint8_t starting_slave_memory_address,
                                   uint8_t *input_byte_pointer, const uint8_t *output_byte_pointer,
                                   uint32_t number_of_bytes_to_transfer) {
  i2c->error_code = 0;
  i2c->slave_address = slave_address;
  i2c->starting_slave_memory_address = starting_slave_memory_address;

  i2c->input_byte_pointer = input_byte_pointer;
  i2c->output_byte_pointer = output_byte_pointer;
  i2c->number_of_bytes_to_transfer = number_of_bytes_to_transfer;

  // Send START, I2C State Machine will finish the rest through interrupts; @see i2c__handle_state_machine()
  I2C__DEBUG_PRINTF("Starting transfer with device address: 0x%02X", (unsigned)slave_address);
  i2c__set_start_flag(i2c->registers);
}

static bool recieved_first_byte = false;

static bool i2c__handle_state_machine(i2c_s *i2c) {
  enum {
    // General states :
    I2C__STATE_BUS_ERROR = 0x00,
    I2C__STATE_START = 0x08,
    I2C__STATE_REPEAT_START = 0x10,
    I2C__STATE_ARBRITRATION_LOST = 0x38,

    // Master Transmitter States (MT):
    I2C__STATE_MT_SLAVE_ADDR_ACK = 0x18,
    I2C__STATE_MT_SLAVE_ADDR_NACK = 0x20,
    I2C__STATE_MT_SLAVE_DATA_ACK = 0x28,
    I2C__STATE_MT_SLAVE_DATA_NACK = 0x30,

    // Master Receiver States (MR):
    I2C__STATE_MR_SLAVE_READ_ACK = 0x40,
    I2C__STATE_MR_SLAVE_READ_NACK = 0x48,
    I2C__STATE_MR_SLAVE_ACK_SENT = 0x50,
    I2C__STATE_MR_SLAVE_NACK_SENT = 0x58,

    // Slave Receiver States (SR):
    I2C__STATE_SR_MASTER_ADDR_ACK = 0x60,
    I2C__STATE_SR_MASTER_DATA_ACK = 0x80,
    I2C__STATE_SR_MASTER_DATA_NACK = 0x88,
    I2C__STATE_SR_MASTER_DATA_STOP = 0xA0,

    // Slave Transmitter Statas (ST):
    I2C__STATE_ST_MASTER_ADDR_ACK = 0xA8,
    I2C__STATE_ST_MASTER_DATA_ACK = 0xB8,
    I2C__STATE_ST_MASTER_DATA_NACK = 0xC0,

  };

  bool stop_sent = false;

  /*
   ***********************************************************************************************************
   * Write-mode state transition :
   * I2C__STATE_START --> I2C__STATE_MT_SLAVE_ADDR_ACK --> I2C__STATE_MT_SLAVE_DATA_ACK -->
   *                                                  ... (I2C__STATE_MT_SLAVE_DATA_ACK) --> (stop)
   *
   * Read-mode state transition :
   * I2C__STATE_START --> I2C__STATE_MT_SLAVE_ADDR_ACK --> dataAcked --> I2C__STATE_REPEAT_START -->
   * I2C__STATE_MR_SLAVE_READ_ACK For 2+ bytes:  I2C__STATE_MR_SLAVE_ACK_SENT --> ... (I2C__STATE_MR_SLAVE_ACK_SENT) -->
   * I2C__STATE_MR_SLAVE_NACK_SENT --> (stop) For 1  byte :  I2C__STATE_MR_SLAVE_NACK_SENT --> (stop)
   ***********************************************************************************************************
   */

  LPC_I2C_TypeDef *lpc_i2c = i2c->registers;
  const unsigned i2c_state = lpc_i2c->STAT;
  I2C__DEBUG_PRINTF("  HW State: 0x%02X", i2c_state);

  switch (i2c_state) {
  // Start condition sent, so send the device address
  case I2C__STATE_START: // 0x08
    lpc_i2c->DAT = i2c__write_address(i2c->slave_address);
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_REPEAT_START:
    lpc_i2c->DAT = i2c__read_address(i2c->slave_address);
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  // Slave acknowledged its address, so send the first register
  case I2C__STATE_MT_SLAVE_ADDR_ACK: // 0x18
    i2c__clear_start_flag(lpc_i2c);

    // No data to transfer, this is used just to test if the slave responds
    if (0 == i2c->number_of_bytes_to_transfer) {
      stop_sent = i2c__set_stop(lpc_i2c);
    } else {
      lpc_i2c->DAT = i2c->starting_slave_memory_address;
      i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    }
    break;

  // Slave acknowledged the data byte we sent, so send more bytes or finish the transaction by sending STOP
  case I2C__STATE_MT_SLAVE_DATA_ACK: // 0x28
    // We were flagged as a READ transaction, so send repeat start
    if (i2c__is_read_address(i2c->slave_address)) { // if the slave address end with 1, repeat start
      i2c__set_start_flag(lpc_i2c);
      I2C__DEBUG_PRINTF("repeat start");
      i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);

    } else {
      if (0 == i2c->number_of_bytes_to_transfer) {
        stop_sent = i2c__set_stop(lpc_i2c);
        I2C__DEBUG_PRINTF("all bytes have been transfered");
      } else {
        lpc_i2c->DAT = *(i2c->output_byte_pointer);
        ++(i2c->output_byte_pointer);
        --(i2c->number_of_bytes_to_transfer);
        I2C__DEBUG_PRINTF("transfer next byte");
        i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
      }
    }
    break;

  /* In this state, we are about to initiate the transfer of data from slave to us
   * so we are just setting the ACK or NACK that we'll do AFTER the byte is received.
   */
  case I2C__STATE_MR_SLAVE_READ_ACK: // 0x40
    i2c__clear_start_flag(lpc_i2c);

    // 1+ bytes: Send ACK to receive a byte and transition to I2C__STATE_MR_SLAVE_ACK_SENT
    if (i2c->number_of_bytes_to_transfer > 1) {
      i2c__set_ack_flag(lpc_i2c);
    }
    // 1 byte : NACK next byte to go to I2C__STATE_MR_SLAVE_NACK_SENT for 1-byte read
    else {
      i2c__set_nack_flag(lpc_i2c);
    }

    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_MR_SLAVE_ACK_SENT:
    *(i2c->input_byte_pointer) = lpc_i2c->DAT;
    ++(i2c->input_byte_pointer);
    --(i2c->number_of_bytes_to_transfer);

    if (1 == i2c->number_of_bytes_to_transfer) { // Only 1 more byte remaining
      i2c__set_nack_flag(lpc_i2c);               // NACK next byte --> Next state: I2C__STATE_MR_SLAVE_NACK_SENT
    } else {
      i2c__set_ack_flag(lpc_i2c); // ACK next byte --> Next state: I2C__STATE_MR_SLAVE_ACK_SENT(back to this state)
    }

    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_MR_SLAVE_NACK_SENT: // Read last-byte from Slave 0x58
    *(i2c->input_byte_pointer) = lpc_i2c->DAT;
    i2c->number_of_bytes_to_transfer = 0;
    stop_sent = i2c__set_stop(lpc_i2c);
    break;

  case I2C__STATE_ARBRITRATION_LOST:
    // We should not issue stop() in this condition, but we still need to end our  transaction.
    stop_sent = true;
    i2c->error_code = lpc_i2c->STAT;
    break;

  // Slave mode:
  // slave receiver states (SR)
  case I2C__STATE_SR_MASTER_ADDR_ACK: // 0x60
    // i2c__clear_start_flag(lpc_i2c);   //?
    i2c__set_ack_flag(lpc_i2c);
    i2c->slave_recieves_count = 0; // reset the total slave recieved bytes count when getting a new slave address
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_SR_MASTER_DATA_ACK: // 0x80
    I2C__DEBUG_PRINTF("counter value is： %d", i2c->slave_recieves_count);
    if (i2c->slave_recieves_count == 0) {
      i2c->slave_reg_addr =
          lpc_i2c->DAT; // consider the first data byte that master send is usually a "slave register address"
      i2c->slave_starting_reg_addr = lpc_i2c->DAT;
      i2c->slave_recieves_count++; // increment the counter
      i2c__set_ack_flag(lpc_i2c);
      I2C__DEBUG_PRINTF(" HW State: 0x%02X: slave register address located", i2c_state);
    } else {
      const int value = lpc_i2c->DAT;
      if (i2c_slave_callback__write_memory(i2c->slave_reg_addr++, value)) {
        // set the address to next avaliable location for more data receiving
        I2C__DEBUG_PRINTF(" HW State: 0x%02X: i2c write succeed", i2c_state);
        i2c__set_ack_flag(lpc_i2c);
      } else {
        I2C__DEBUG_PRINTF(" HW State: 0x%02X: failed to write", i2c_state);
        i2c__set_nack_flag(lpc_i2c);
      }
    }
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_SR_MASTER_DATA_NACK: // 0x88
    I2C__DEBUG_PRINTF(" HW State: 0x%02X: this state has no specification", i2c_state);
    break;

  case I2C__STATE_SR_MASTER_DATA_STOP: // 0xA0
    i2c__set_ack_flag(lpc_i2c);
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  // slave transmitter states (ST)
  case I2C__STATE_ST_MASTER_ADDR_ACK:                   // 0xA8
    i2c->slave_reg_addr = i2c->slave_starting_reg_addr; // reset the slave_regster_address to the first value because we
                                                        // want to load from the address that master requires
    uint8_t slave_buffer = 0;
    if (i2c_slave_callback__read_memory(i2c->slave_reg_addr++, &slave_buffer)) {
      lpc_i2c->DAT = slave_buffer;
      I2C__DEBUG_PRINTF(" HW State: 0x%02X: i2c read succeed", i2c_state);
      i2c__set_ack_flag(lpc_i2c);
    } else {
      I2C__DEBUG_PRINTF(" HW State: 0x%02X: failed to read", i2c_state);
      lpc_i2c->DAT = 0;
      i2c__set_nack_flag(lpc_i2c);
    }
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_ST_MASTER_DATA_ACK: // 0xB8
    if (i2c_slave_callback__read_memory(i2c->slave_reg_addr++, &i2c->slave_data_buffer)) {
      // i2c->slave_reg_addr++;
      lpc_i2c->DAT = i2c->slave_data_buffer;
      I2C__DEBUG_PRINTF(" HW State: 0x%02X: i2c read succeed", i2c_state);
      i2c__set_ack_flag(lpc_i2c);
    } else {
      I2C__DEBUG_PRINTF(" HW State: 0x%02X: failed to read", i2c_state);
      lpc_i2c->DAT = 0;
      i2c__set_nack_flag(lpc_i2c);
    }
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_ST_MASTER_DATA_NACK: // 0xC0
    i2c__set_ack_flag(lpc_i2c);
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    break;

  case I2C__STATE_MT_SLAVE_ADDR_NACK: // no break
  case I2C__STATE_MT_SLAVE_DATA_NACK: // no break
  case I2C__STATE_MR_SLAVE_READ_NACK: // no break
  case I2C__STATE_BUS_ERROR:          // no break
  default:
    i2c->error_code = lpc_i2c->STAT;
    stop_sent = i2c__set_stop(lpc_i2c);
    break;
  }

  return stop_sent;
}

static bool i2c__set_stop(LPC_I2C_TypeDef *i2c) {
  const uint32_t stop_bit = (1 << 4);
  i2c__clear_start_flag(i2c);
  i2c->CONSET = stop_bit;
  i2c__clear_si_flag_for_hw_to_take_next_action(i2c);

  while (i2c->CONSET & stop_bit) {
  }

  return true;
}

static void i2c__handle_interrupt(i2c_s *i2c) {
  const bool stop_sent = i2c__handle_state_machine(i2c);

  if (stop_sent) {
    long higher_priority_task_woke = 0;
    xSemaphoreGiveFromISR(i2c->transfer_complete_signal, &higher_priority_task_woke);
    portEND_SWITCHING_ISR(higher_priority_task_woke);
  }
}
