$comment
	File created using the following command:
		vcd file Excesso3TOBCD.msim.vcd -direction
$end
$date
	Wed May 17 15:52:41 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Excesso3TOBCD_vlg_vec_tst $end
$var reg 4 ! entradas [3:0] $end
$var wire 1 " bcd [3] $end
$var wire 1 # bcd [2] $end
$var wire 1 $ bcd [1] $end
$var wire 1 % bcd [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Mux3~0_combout $end
$var wire 1 . Mux2~0_combout $end
$var wire 1 / Mux1~0_combout $end
$var wire 1 0 Mux0~0_combout $end
$var wire 1 1 entradas~combout [3] $end
$var wire 1 2 entradas~combout [2] $end
$var wire 1 3 entradas~combout [1] $end
$var wire 1 4 entradas~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1%
1$
1#
1"
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
04
03
02
01
$end
#5000
b1 !
14
0&
#10000
b11 !
b10 !
04
13
1&
#15000
b11 !
14
0&
10
1/
1.
1-
0"
0#
0$
0%
#20000
b111 !
b101 !
b100 !
04
03
12
1&
0-
1%
#25000
b101 !
14
0&
0.
1-
1$
0%
#30000
b111 !
b110 !
04
13
1&
0-
1%
#35000
b111 !
14
0&
0/
1.
1-
1#
0$
0%
#40000
b1111 !
b1011 !
b1001 !
b1000 !
04
03
02
11
1&
0-
1%
#45000
b1001 !
14
0&
0.
1-
1$
0%
#50000
b1011 !
b1010 !
04
13
1&
0-
1%
#55000
b1011 !
14
0&
00
1/
1.
1-
1"
0#
0$
0%
#60000
b1111 !
b1101 !
b1100 !
04
03
12
1&
0-
1%
#65000
b1101 !
14
0&
0/
0.
1#
1$
#70000
b1111 !
b1110 !
04
13
1&
#75000
b1111 !
14
0&
#80000
b111 !
b11 !
b1 !
b0 !
04
03
02
01
1&
#85000
b1 !
14
0&
#90000
b11 !
b10 !
04
13
1&
#95000
b11 !
14
0&
10
1/
1.
1-
0"
0#
0$
0%
#100000
