#ifndef __K7NETFPGA_H_
#define __K7NETFPGA_H_

#define XILINX_RAM_START             0x80000000
#define XILINX_RAM_SIZE              0x03000000 /* 64Mbyte */

#define CONFIG_SYS_TEXT_BASE         0x90000000

#define XILINX_DCACHE_BYTE_SIZE      32768

/* DEBUG UART */
#define XILINX_UARTLITE_BASEADDR     0x41400000

#define XILINX_INTC_BASEADDR         0x41200000
#define XILINX_INTC_NUM_INTR_INPUTS  7

#define XILINX_TIMER_BASEADDR        0x41C00000
#define XILINX_TIMER_IRQ             0
#define XILINX_CLOCK_FREQ            100000000

#define XILINX_FLASH_START           0x48000000
#define XILINX_FLASH_SIZE            0x04000000

#define XILINX_EMACLITE_BASEADDR     0x40e00000
#define CONFIG_XILINX_EMACLITE_TX_PING_PONG 
#define CONFIG_XILINX_EMACLITE_RX_PING_PONG
#define CONFIG_XILINX_EMACLITE_MDC

//#define DEBUG

#endif
