// Seed: 1195124968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11, id_12;
  wire id_13;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd80
) (
    output wor   id_0,
    input  tri1  id_1,
    output logic id_2,
    output logic id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  tri0  _id_7,
    output logic id_8,
    input  uwire id_9,
    output logic id_10,
    input  tri1  id_11,
    input  tri0  id_12
);
  always @(posedge (1'b0)) begin : LABEL_0
    id_8 <= id_5;
    if (-1)
      @(posedge id_7) begin : LABEL_1
        id_2 = 1 - id_6;
        id_3 = "" ? id_4 : 1;
        id_10 <= id_4;
      end
    else begin : LABEL_2
      $signed(44);
      ;
    end
  end
  parameter [id_7 : 1] id_14 = 1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
