Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Aug 25 04:44:40 2021
| Host         : madorsky-d2.phys.ufl.edu running 64-bit CentOS Linux release 8.2.2004 (Core)
| Command      : report_utilization -file ps_block_wrapper_utilization_placed.rpt -pb ps_block_wrapper_utilization_placed.pb
| Design       : ps_block_wrapper
| Device       : xczu4cgsfvc784-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3389 |     0 |     87840 |  3.86 |
|   LUT as Logic             | 3186 |     0 |     87840 |  3.63 |
|   LUT as Memory            |  203 |     0 |     57600 |  0.35 |
|     LUT as Distributed RAM |   88 |     0 |           |       |
|     LUT as Shift Register  |  115 |     0 |           |       |
| CLB Registers              | 4996 |     0 |    175680 |  2.84 |
|   Register as Flip Flop    | 4996 |     0 |    175680 |  2.84 |
|   Register as Latch        |    0 |     0 |    175680 |  0.00 |
| CARRY8                     |   31 |     0 |     14640 |  0.21 |
| F7 Muxes                   |  202 |     0 |     58560 |  0.34 |
| F8 Muxes                   |   96 |     0 |     29280 |  0.33 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 75    |          Yes |           - |          Set |
| 245   |          Yes |           - |        Reset |
| 61    |          Yes |         Set |            - |
| 4615  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  836 |     0 |     14640 |  5.71 |
|   CLBL                                     |  323 |     0 |           |       |
|   CLBM                                     |  513 |     0 |           |       |
| LUT as Logic                               | 3186 |     0 |     87840 |  3.63 |
|   using O5 output only                     |   95 |       |           |       |
|   using O6 output only                     | 2490 |       |           |       |
|   using O5 and O6                          |  601 |       |           |       |
| LUT as Memory                              |  203 |     0 |     57600 |  0.35 |
|   LUT as Distributed RAM                   |   88 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   88 |       |           |       |
|   LUT as Shift Register                    |  115 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  107 |       |           |       |
|     using O5 and O6                        |    8 |       |           |       |
| CLB Registers                              | 4996 |     0 |    175680 |  2.84 |
|   Register driven from within the CLB      | 2029 |       |           |       |
|   Register driven from outside the CLB     | 2967 |       |           |       |
|     LUT in front of the register is unused | 2041 |       |           |       |
|     LUT in front of the register is used   |  926 |       |           |       |
| Unique Control Sets                        |  348 |       |     29280 |  1.19 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       128 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       128 |  0.00 |
|   RAMB18       |    0 |     0 |       256 |  0.00 |
| URAM           |    0 |     0 |        48 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    2 |     2 |       252 |  0.79 |
| HPIOB_M          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       352 |  1.70 |
|   BUFGCE             |    3 |     0 |       112 |  2.68 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    2 |     0 |        96 |  2.08 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+--------------+------+---------------------+
|   Ref Name   | Used | Functional Category |
+--------------+------+---------------------+
| FDRE         | 4615 |            Register |
| LUT6         | 1435 |                 CLB |
| LUT3         |  924 |                 CLB |
| LUT5         |  613 |                 CLB |
| LUT4         |  459 |                 CLB |
| LUT2         |  274 |                 CLB |
| FDCE         |  245 |            Register |
| MUXF7        |  202 |                 CLB |
| RAMD32       |  154 |                 CLB |
| MUXF8        |   96 |                 CLB |
| SRLC32E      |   86 |                 CLB |
| LUT1         |   82 |                 CLB |
| FDPE         |   75 |            Register |
| FDSE         |   61 |            Register |
| SRL16E       |   37 |                 CLB |
| CARRY8       |   31 |                 CLB |
| RAMS32       |   22 |                 CLB |
| BUFGCE       |    3 |               Clock |
| IBUFDS_GTE4  |    2 |                 I/O |
| BUFG_GT_SYNC |    2 |               Clock |
| BUFG_GT      |    2 |               Clock |
| PS8          |    1 |            Advanced |
| IBUFCTRL     |    1 |              Others |
| DIFFINBUF    |    1 |                 I/O |
| BUFG_PS      |    1 |               Clock |
+--------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| xsdbm    |    1 |
+----------+------+


