JDF B
// Created by Version 2.0 
PROJECT Untitled
DESIGN untitled Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure VHDL
MODULE topregistro0.vhd
MODSTYLE topregistro0 Normal
MODULE packageregistro0.vhd
MODSTYLE packageregistro0 Normal
MODULE registro0.vhd
MODSTYLE registro0 Normal
MODULE osc00.vhd
MODSTYLE osc00 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE topregistro0
