Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar  3 15:48:36 2025
| Host         : Boston_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ff0/temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.898        0.000                      0                   53        0.251        0.000                      0                   53        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.898        0.000                      0                   53        0.251        0.000                      0                   53        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.478%)  route 2.910ns (80.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          1.180     8.937    ff0/clear
    SLICE_X0Y88          FDRE                                         r  ff0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.602    15.025    ff0/CLK100MHZ
    SLICE_X0Y88          FDRE                                         r  ff0/count_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    ff0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.478%)  route 2.910ns (80.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          1.180     8.937    ff0/clear
    SLICE_X0Y88          FDRE                                         r  ff0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.602    15.025    ff0/CLK100MHZ
    SLICE_X0Y88          FDRE                                         r  ff0/count_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    ff0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.704ns (20.254%)  route 2.772ns (79.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          1.041     8.799    ff0/clear
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    ff0/CLK100MHZ
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[20]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.704ns (20.254%)  route 2.772ns (79.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          1.041     8.799    ff0/clear
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    ff0/CLK100MHZ
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[21]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.704ns (20.254%)  route 2.772ns (79.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          1.041     8.799    ff0/clear
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    ff0/CLK100MHZ
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[22]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.704ns (20.254%)  route 2.772ns (79.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          1.041     8.799    ff0/clear
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    ff0/CLK100MHZ
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[23]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    ff0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          0.893     8.650    ff0/clear
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          0.893     8.650    ff0/clear
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          0.893     8.650    ff0/clear
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ff0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.720     5.323    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  ff0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.592    ff0/count_reg[15]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.716 r  ff0/count[0]_i_5/O
                         net (fo=2, routed)           0.917     7.633    ff0/count[0]_i_5_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.757 r  ff0/count[0]_i_1__0/O
                         net (fo=26, routed)          0.893     8.650    ff0/clear
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ff0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    ff0/CLK100MHZ
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  ff0/count_reg[5]/Q
                         net (fo=2, routed)           0.062     1.721    ff0/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  ff0/count[0]_i_3/O
                         net (fo=2, routed)           0.063     1.829    ff0/count[0]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  ff0/temp_i_1/O
                         net (fo=1, routed)           0.000     1.874    ff0/temp_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  ff0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     2.035    ff0/CLK100MHZ
    SLICE_X1Y83          FDRE                                         r  ff0/temp_reg/C
                         clock pessimism             -0.503     1.531    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091     1.622    ff0/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    ff0/CLK100MHZ
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.792    ff0/count_reg[6]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  ff0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    ff0/count_reg[4]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     2.035    ff0/CLK100MHZ
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[6]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ff0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.793    ff0/count_reg[18]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  ff0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    ff0/count_reg[16]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X0Y84          FDRE                                         r  ff0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.793    ff0/count_reg[10]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  ff0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    ff0/count_reg[8]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  ff0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.871     2.036    ff0/CLK100MHZ
    SLICE_X0Y84          FDRE                                         r  ff0/count_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.520    ff0/CLK100MHZ
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff0/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.794    ff0/count_reg[22]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  ff0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    ff0/count_reg[20]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    ff0/CLK100MHZ
    SLICE_X0Y87          FDRE                                         r  ff0/count_reg[22]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    ff0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ff0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.794    ff0/count_reg[14]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  ff0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    ff0/count_reg[12]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X0Y85          FDRE                                         r  ff0/count_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ff0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.517    ff0/CLK100MHZ
    SLICE_X0Y82          FDRE                                         r  ff0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff0/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.792    ff0/count_reg[2]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  ff0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.903    ff0/count_reg[0]_i_2_n_5
    SLICE_X0Y82          FDRE                                         r  ff0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.869     2.034    ff0/CLK100MHZ
    SLICE_X0Y82          FDRE                                         r  ff0/count_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ff0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ff0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    ff0/CLK100MHZ
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.792    ff0/count_reg[6]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  ff0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    ff0/count_reg[4]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     2.035    ff0/CLK100MHZ
    SLICE_X0Y83          FDRE                                         r  ff0/count_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ff0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ff0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.793    ff0/count_reg[18]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.937 r  ff0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    ff0/count_reg[16]_i_1_n_4
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ff0/CLK100MHZ
    SLICE_X0Y86          FDRE                                         r  ff0/count_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ff0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ff0/CLK100MHZ
    SLICE_X0Y84          FDRE                                         r  ff0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff0/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.793    ff0/count_reg[10]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.937 r  ff0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    ff0/count_reg[8]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  ff0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.871     2.036    ff0/CLK100MHZ
    SLICE_X0Y84          FDRE                                         r  ff0/count_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ff0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     ff0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     ff0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     ff0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     ff0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     ff0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     ff0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     ff0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     ff0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     ff0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     ff0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     ff0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     ff0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     ff0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ff0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     ff0/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.106ns  (logic 4.506ns (55.583%)  route 3.601ns (44.417%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.868     1.287    ff2/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.327     1.614 r  ff2/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.733     4.347    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760     8.106 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.106    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 4.503ns (55.606%)  route 3.595ns (44.394%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    ff2/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.327     1.621 r  ff2/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.720     4.341    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757     8.098 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.098    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.369ns (55.153%)  route 3.553ns (44.847%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.835     1.291    ff2/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.150     1.441 r  ff2/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.718     4.159    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.763     7.922 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.922    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.477ns  (logic 4.333ns (57.960%)  route 3.143ns (42.040%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.840     1.296    ff2/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.154     1.450 r  ff2/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.303     3.753    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.723     7.477 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.477    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.133ns (55.565%)  route 3.305ns (44.435%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.835     1.291    ff2/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.415 r  ff2/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.470     3.885    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.437 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.437    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.269ns (60.351%)  route 2.804ns (39.649%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    ff2/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.299     1.593 r  ff2/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.929     3.522    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.073 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.073    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 4.270ns (60.734%)  route 2.760ns (39.266%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.868     1.287    ff2/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.299     1.586 r  ff2/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.893     3.478    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.030 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.030    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.968ns  (logic 4.115ns (59.058%)  route 2.853ns (40.942%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.840     1.296    ff2/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     1.420 r  ff2/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.012     3.433    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.968 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.968    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.300ns  (logic 0.608ns (46.767%)  route 0.692ns (53.233%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[0]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff1/count_reg[0]/Q
                         net (fo=11, routed)          0.692     1.148    ff1/Q[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.152     1.300 r  ff1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.300    ff1/plusOp[2]
    SLICE_X0Y94          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[0]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff1/count_reg[0]/Q
                         net (fo=11, routed)          0.695     1.151    ff1/Q[0]
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     1.275 r  ff1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.275    ff1/ff2/DEC_OUT20_in
    SLICE_X0Y94          FDRE                                         r  ff1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    ff1/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.042     0.380 r  ff1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    ff1/plusOp[2]
    SLICE_X0Y94          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    ff1/Q[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  ff1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    ff1/plusOp[1]
    SLICE_X0Y94          FDRE                                         r  ff1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[0]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ff1/count_reg[0]/Q
                         net (fo=11, routed)          0.259     0.400    ff1/Q[0]
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  ff1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    ff1/ff2/DEC_OUT20_in
    SLICE_X0Y94          FDRE                                         r  ff1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.438ns (68.036%)  route 0.676ns (31.964%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.248     0.389    ff2/Q[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     0.434 r  ff2/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.862    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.114 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.114    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.463ns (69.095%)  route 0.654ns (30.905%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.177     0.305    ff2/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.099     0.404 r  ff2/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.477     0.881    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.118 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.118    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.437ns (67.361%)  route 0.696ns (32.639%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.259     0.400    ff2/Q[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.445 r  ff2/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.437     0.882    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.134 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.134    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.513ns (65.911%)  route 0.783ns (34.089%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.177     0.305    ff2/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.099     0.404 r  ff2/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.606     1.010    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.286     2.296 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.296    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.480ns (63.706%)  route 0.843ns (36.294%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.171     0.299    ff2/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.099     0.398 r  ff2/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.673     1.070    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.324 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.324    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.549ns (61.778%)  route 0.958ns (38.222%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff1/count_reg[2]/Q
                         net (fo=9, routed)           0.171     0.299    ff2/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.098     0.397 r  ff2/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.788     1.184    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.323     2.507 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.507    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.501ns (58.671%)  route 1.057ns (41.329%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff1/count_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff1/count_reg[1]/Q
                         net (fo=10, routed)          0.259     0.400    ff2/Q[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.042     0.442 r  ff2/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.798     1.240    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     2.558 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.558    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





