#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-600-g9369d6db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55eac2af8de0 .scope module, "bancopruebas" "bancopruebas" 2 6;
 .timescale -9 -10;
v0x55eac2b44200_0 .net "clk_8f", 0 0, v0x55eac2b43a70_0;  1 drivers
v0x55eac2b442c0_0 .net "data_in_0", 7 0, v0x55eac2b43b10_0;  1 drivers
v0x55eac2b44380_0 .net "data_in_1", 7 0, v0x55eac2b43bb0_0;  1 drivers
v0x55eac2b44470_0 .net "enable", 0 0, v0x55eac2b43c50_0;  1 drivers
v0x55eac2b44510_0 .net "reset_L", 0 0, v0x55eac2b43d40_0;  1 drivers
v0x55eac2b44600_0 .net "tx_out_0", 0 0, v0x55eac2b42df0_0;  1 drivers
v0x55eac2b446f0_0 .net "tx_out_1", 0 0, v0x55eac2b42e90_0;  1 drivers
v0x55eac2b447e0_0 .net "valid_data_0", 0 0, v0x55eac2b43fe0_0;  1 drivers
v0x55eac2b448d0_0 .net "valid_data_1", 0 0, v0x55eac2b440b0_0;  1 drivers
S_0x55eac2af8f70 .scope module, "phy_cond" "phy_tx" 2 20, 3 5 0, S_0x55eac2af8de0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "reset_L";
    .port_info 1 /INPUT 1 "clk_8f";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "valid_data_0";
    .port_info 4 /INPUT 1 "valid_data_1";
    .port_info 5 /INPUT 8 "data_in_0";
    .port_info 6 /INPUT 8 "data_in_1";
    .port_info 7 /OUTPUT 1 "tx_out_0";
    .port_info 8 /OUTPUT 1 "tx_out_1";
v0x55eac2b42250_0 .net "clk_2f", 0 0, v0x55eac2b3f960_0;  1 drivers
v0x55eac2b42310_0 .net "clk_8f", 0 0, v0x55eac2b43a70_0;  alias, 1 drivers
v0x55eac2b423d0_0 .net "clk_f", 0 0, v0x55eac2b3fac0_0;  1 drivers
v0x55eac2b424a0_0 .net "data_in_0", 7 0, v0x55eac2b43b10_0;  alias, 1 drivers
v0x55eac2b42540_0 .net "data_in_1", 7 0, v0x55eac2b43bb0_0;  alias, 1 drivers
v0x55eac2b42600_0 .net "data_mux", 7 0, v0x55eac2b417b0_0;  1 drivers
v0x55eac2b42710_0 .var "data_reg_0", 7 0;
v0x55eac2b427d0_0 .var "data_reg_1", 7 0;
v0x55eac2b42870_0 .net "data_stripe_0", 7 0, v0x55eac2b19fc0_0;  1 drivers
v0x55eac2b429a0_0 .net "data_stripe_1", 7 0, v0x55eac2b1a780_0;  1 drivers
v0x55eac2b42ab0_0 .net "enable", 0 0, v0x55eac2b43c50_0;  alias, 1 drivers
v0x55eac2b42b50_0 .net "out_0", 0 0, v0x55eac2b405c0_0;  1 drivers
v0x55eac2b42bf0_0 .net "out_1", 0 0, v0x55eac2b40fc0_0;  1 drivers
v0x55eac2b42cc0_0 .net "reset_L", 0 0, v0x55eac2b43d40_0;  alias, 1 drivers
v0x55eac2b42df0_0 .var "tx_out_0", 0 0;
v0x55eac2b42e90_0 .var "tx_out_1", 0 0;
v0x55eac2b42f30_0 .net "valid_data_0", 0 0, v0x55eac2b43fe0_0;  alias, 1 drivers
v0x55eac2b42fd0_0 .net "valid_data_1", 0 0, v0x55eac2b440b0_0;  alias, 1 drivers
v0x55eac2b43090_0 .net "valid_mux", 0 0, v0x55eac2b41e90_0;  1 drivers
v0x55eac2b43130_0 .var "valid_reg_0", 0 0;
v0x55eac2b431d0_0 .var "valid_reg_1", 0 0;
v0x55eac2b432a0_0 .net "valid_stripe_0", 0 0, v0x55eac2b3f450_0;  1 drivers
v0x55eac2b43390_0 .net "valid_stripe_1", 0 0, v0x55eac2b3f510_0;  1 drivers
S_0x55eac2aebfb0 .scope module, "byte" "bs" 3 81, 4 1 0, S_0x55eac2af8f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_mux";
    .port_info 1 /INPUT 1 "valid_mux";
    .port_info 2 /INPUT 1 "reset_L";
    .port_info 3 /INPUT 1 "clk_2f";
    .port_info 4 /OUTPUT 8 "data_stripe_0";
    .port_info 5 /OUTPUT 1 "valid_stripe_0";
    .port_info 6 /OUTPUT 8 "data_stripe_1";
    .port_info 7 /OUTPUT 1 "valid_stripe_1";
v0x55eac2b20010_0 .net "clk_2f", 0 0, v0x55eac2b3f960_0;  alias, 1 drivers
v0x55eac2b21820_0 .net "data_mux", 7 0, v0x55eac2b417b0_0;  alias, 1 drivers
v0x55eac2b19fc0_0 .var "data_stripe_0", 7 0;
v0x55eac2b1a780_0 .var "data_stripe_1", 7 0;
v0x55eac2ae1970_0 .var "flag", 0 0;
v0x55eac2b191c0_0 .var "l0", 7 0;
v0x55eac2b168a0_0 .var "l1", 7 0;
v0x55eac2b3f210_0 .net "reset_L", 0 0, v0x55eac2b43d40_0;  alias, 1 drivers
v0x55eac2b3f2d0_0 .var "selector", 0 0;
v0x55eac2b3f390_0 .net "valid_mux", 0 0, v0x55eac2b41e90_0;  alias, 1 drivers
v0x55eac2b3f450_0 .var "valid_stripe_0", 0 0;
v0x55eac2b3f510_0 .var "valid_stripe_1", 0 0;
v0x55eac2b3f5d0_0 .var "validflop", 0 0;
E_0x55eac2b10e00 .event posedge, v0x55eac2b20010_0;
E_0x55eac2b10f70/0 .event edge, v0x55eac2b3f210_0, v0x55eac2b3f390_0, v0x55eac2b3f2d0_0, v0x55eac2b21820_0;
E_0x55eac2b10f70/1 .event edge, v0x55eac2b168a0_0, v0x55eac2b3f5d0_0, v0x55eac2b191c0_0;
E_0x55eac2b10f70 .event/or E_0x55eac2b10f70/0, E_0x55eac2b10f70/1;
S_0x55eac2b3f790 .scope module, "clocks" "gen_clk" 3 62, 5 1 0, S_0x55eac2af8f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_8f";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "clk_2f";
    .port_info 3 /OUTPUT 1 "clk_f";
v0x55eac2b3f960_0 .var "clk_2f", 0 0;
v0x55eac2b3fa20_0 .net "clk_8f", 0 0, v0x55eac2b43a70_0;  alias, 1 drivers
v0x55eac2b3fac0_0 .var "clk_f", 0 0;
v0x55eac2b3fb60_0 .var "counter", 1 0;
v0x55eac2b3fc40_0 .net "enable", 0 0, v0x55eac2b43c50_0;  alias, 1 drivers
v0x55eac2b3fd50_0 .var "f2", 0 0;
E_0x55eac2ae4460 .event posedge, v0x55eac2b3fa20_0;
S_0x55eac2b3fe90 .scope module, "line0" "partoserial" 3 93, 6 1 0, S_0x55eac2af8f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_stripe";
    .port_info 1 /INPUT 1 "valid_stripe";
    .port_info 2 /INPUT 1 "reset_L";
    .port_info 3 /INPUT 1 "clk_8f";
    .port_info 4 /OUTPUT 1 "out";
v0x55eac2b40090_0 .net "clk_8f", 0 0, v0x55eac2b43a70_0;  alias, 1 drivers
v0x55eac2b40150_0 .var "contador", 3 0;
v0x55eac2b40210_0 .var "data2send", 7 0;
v0x55eac2b40300_0 .net "data_stripe", 7 0, v0x55eac2b19fc0_0;  alias, 1 drivers
v0x55eac2b403f0_0 .var "data_temp", 7 0;
v0x55eac2b40500_0 .var "flag", 0 0;
v0x55eac2b405c0_0 .var "out", 0 0;
v0x55eac2b40680_0 .net "reset_L", 0 0, v0x55eac2b43d40_0;  alias, 1 drivers
v0x55eac2b40720_0 .net "valid_stripe", 0 0, v0x55eac2b3f450_0;  alias, 1 drivers
E_0x55eac2ae3b70 .event edge, v0x55eac2b3f210_0, v0x55eac2b3f450_0, v0x55eac2b19fc0_0;
S_0x55eac2b40880 .scope module, "line1" "partoserial" 3 102, 6 1 0, S_0x55eac2af8f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_stripe";
    .port_info 1 /INPUT 1 "valid_stripe";
    .port_info 2 /INPUT 1 "reset_L";
    .port_info 3 /INPUT 1 "clk_8f";
    .port_info 4 /OUTPUT 1 "out";
v0x55eac2b40a50_0 .net "clk_8f", 0 0, v0x55eac2b43a70_0;  alias, 1 drivers
v0x55eac2b40b60_0 .var "contador", 3 0;
v0x55eac2b40c40_0 .var "data2send", 7 0;
v0x55eac2b40d00_0 .net "data_stripe", 7 0, v0x55eac2b1a780_0;  alias, 1 drivers
v0x55eac2b40df0_0 .var "data_temp", 7 0;
v0x55eac2b40f00_0 .var "flag", 0 0;
v0x55eac2b40fc0_0 .var "out", 0 0;
v0x55eac2b41080_0 .net "reset_L", 0 0, v0x55eac2b43d40_0;  alias, 1 drivers
v0x55eac2b41170_0 .net "valid_stripe", 0 0, v0x55eac2b3f510_0;  alias, 1 drivers
E_0x55eac2ae4dd0 .event edge, v0x55eac2b3f210_0, v0x55eac2b3f510_0, v0x55eac2b1a780_0;
S_0x55eac2b41290 .scope module, "mux0" "mux" 3 69, 7 9 0, S_0x55eac2af8f70;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_mux";
    .port_info 1 /OUTPUT 1 "valid_mux";
    .port_info 2 /INPUT 1 "clk_2f";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "valid_reg_0";
    .port_info 5 /INPUT 8 "data_reg_0";
    .port_info 6 /INPUT 1 "valid_reg_1";
    .port_info 7 /INPUT 8 "data_reg_1";
v0x55eac2b41520_0 .var "channel", 0 0;
v0x55eac2b41600_0 .var "channel_i", 0 0;
v0x55eac2b416c0_0 .net "clk_2f", 0 0, v0x55eac2b3f960_0;  alias, 1 drivers
v0x55eac2b417b0_0 .var "data_mux", 7 0;
v0x55eac2b41850_0 .var "data_reg", 7 0;
v0x55eac2b41960_0 .net "data_reg_0", 7 0, v0x55eac2b42710_0;  1 drivers
v0x55eac2b41a40_0 .net "data_reg_1", 7 0, v0x55eac2b427d0_0;  1 drivers
v0x55eac2b41b20_0 .var "ignore", 0 0;
v0x55eac2b41be0_0 .var "ignore_i", 0 0;
v0x55eac2b41d30_0 .net "reset_L", 0 0, v0x55eac2b43d40_0;  alias, 1 drivers
v0x55eac2b41dd0_0 .var "selector", 0 0;
v0x55eac2b41e90_0 .var "valid_mux", 0 0;
v0x55eac2b41f30_0 .net "valid_reg_0", 0 0, v0x55eac2b43130_0;  1 drivers
v0x55eac2b41fd0_0 .net "valid_reg_1", 0 0, v0x55eac2b431d0_0;  1 drivers
v0x55eac2b42090_0 .var "write", 0 0;
E_0x55eac2b110e0/0 .event edge, v0x55eac2b41f30_0, v0x55eac2b41fd0_0, v0x55eac2b41960_0, v0x55eac2b41a40_0;
E_0x55eac2b110e0/1 .event edge, v0x55eac2b41b20_0, v0x55eac2b41dd0_0, v0x55eac2b41520_0;
E_0x55eac2b110e0 .event/or E_0x55eac2b110e0/0, E_0x55eac2b110e0/1;
S_0x55eac2b435b0 .scope module, "probador" "probador" 2 32, 8 1 0, S_0x55eac2af8de0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "tx_out_0";
    .port_info 1 /INPUT 1 "tx_out_1";
    .port_info 2 /OUTPUT 1 "reset_L";
    .port_info 3 /OUTPUT 1 "clk_8f";
    .port_info 4 /OUTPUT 1 "enable";
    .port_info 5 /OUTPUT 1 "valid_data_0";
    .port_info 6 /OUTPUT 8 "data_in_0";
    .port_info 7 /OUTPUT 1 "valid_data_1";
    .port_info 8 /OUTPUT 8 "data_in_1";
v0x55eac2b438d0_0 .var "clk_2f", 0 0;
v0x55eac2b439b0_0 .var "clk_4f", 0 0;
v0x55eac2b43a70_0 .var "clk_8f", 0 0;
v0x55eac2b43b10_0 .var "data_in_0", 7 0;
v0x55eac2b43bb0_0 .var "data_in_1", 7 0;
v0x55eac2b43c50_0 .var "enable", 0 0;
v0x55eac2b43d40_0 .var "reset_L", 0 0;
v0x55eac2b43de0_0 .net "tx_out_0", 0 0, v0x55eac2b42df0_0;  alias, 1 drivers
v0x55eac2b43e80_0 .net "tx_out_1", 0 0, v0x55eac2b42e90_0;  alias, 1 drivers
v0x55eac2b43fe0_0 .var "valid_data_0", 0 0;
v0x55eac2b440b0_0 .var "valid_data_1", 0 0;
E_0x55eac2acf800 .event posedge, v0x55eac2b439b0_0;
E_0x55eac2b21790 .event posedge, v0x55eac2b438d0_0;
    .scope S_0x55eac2b3f790;
T_0 ;
    %wait E_0x55eac2ae4460;
    %load/vec4 v0x55eac2b3fc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55eac2b3fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b3f960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b3fac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55eac2b3fb60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x55eac2b3fb60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55eac2b3fb60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55eac2b3fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b3fd50_0, 0;
    %load/vec4 v0x55eac2b3f960_0;
    %inv;
    %assign/vec4 v0x55eac2b3f960_0, 0;
    %load/vec4 v0x55eac2b3f960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55eac2b3fac0_0;
    %inv;
    %assign/vec4 v0x55eac2b3fac0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55eac2b41290;
T_1 ;
    %wait E_0x55eac2b110e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b42090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b41be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b41600_0, 0, 1;
    %load/vec4 v0x55eac2b41f30_0;
    %load/vec4 v0x55eac2b41fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55eac2b41960_0;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b42090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b41be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b41600_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55eac2b41f30_0;
    %nor/r;
    %load/vec4 v0x55eac2b41fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55eac2b41a40_0;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b42090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b41be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b41600_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55eac2b41f30_0;
    %load/vec4 v0x55eac2b41fd0_0;
    %and;
    %load/vec4 v0x55eac2b41b20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b42090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b41be0_0, 0, 1;
    %load/vec4 v0x55eac2b41dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55eac2b41960_0;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55eac2b41a40_0;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55eac2b41f30_0;
    %load/vec4 v0x55eac2b41fd0_0;
    %and;
    %load/vec4 v0x55eac2b41b20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b42090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eac2b41be0_0, 0, 1;
    %load/vec4 v0x55eac2b41520_0;
    %store/vec4 v0x55eac2b41600_0, 0, 1;
    %load/vec4 v0x55eac2b41520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55eac2b41960_0;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x55eac2b41a40_0;
    %store/vec4 v0x55eac2b41850_0, 0, 8;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b42090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b41be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b41600_0, 0, 1;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55eac2b41290;
T_2 ;
    %wait E_0x55eac2b10e00;
    %load/vec4 v0x55eac2b41d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b41dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b41e90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b417b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b41b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b41520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55eac2b41850_0;
    %assign/vec4 v0x55eac2b417b0_0, 0;
    %load/vec4 v0x55eac2b42090_0;
    %assign/vec4 v0x55eac2b41e90_0, 0;
    %load/vec4 v0x55eac2b41be0_0;
    %assign/vec4 v0x55eac2b41b20_0, 0;
    %load/vec4 v0x55eac2b41f30_0;
    %load/vec4 v0x55eac2b41fd0_0;
    %and;
    %load/vec4 v0x55eac2b41b20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55eac2b41dd0_0;
    %inv;
    %assign/vec4 v0x55eac2b41dd0_0, 0;
    %load/vec4 v0x55eac2b41dd0_0;
    %assign/vec4 v0x55eac2b41520_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55eac2b41600_0;
    %assign/vec4 v0x55eac2b41520_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55eac2aebfb0;
T_3 ;
    %wait E_0x55eac2b10f70;
    %load/vec4 v0x55eac2b3f210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55eac2b19fc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b3f450_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55eac2b1a780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2b3f510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2ae1970_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55eac2b3f390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55eac2b3f2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55eac2b21820_0;
    %store/vec4 v0x55eac2b19fc0_0, 0, 8;
    %load/vec4 v0x55eac2b168a0_0;
    %store/vec4 v0x55eac2b1a780_0, 0, 8;
    %load/vec4 v0x55eac2b3f390_0;
    %store/vec4 v0x55eac2b3f450_0, 0, 1;
    %load/vec4 v0x55eac2b3f5d0_0;
    %store/vec4 v0x55eac2b3f510_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55eac2b21820_0;
    %store/vec4 v0x55eac2b1a780_0, 0, 8;
    %load/vec4 v0x55eac2b191c0_0;
    %store/vec4 v0x55eac2b19fc0_0, 0, 8;
    %load/vec4 v0x55eac2b3f390_0;
    %store/vec4 v0x55eac2b3f510_0, 0, 1;
    %load/vec4 v0x55eac2b3f5d0_0;
    %store/vec4 v0x55eac2b3f450_0, 0, 1;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eac2ae1970_0, 0, 1;
    %load/vec4 v0x55eac2b3f2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55eac2b21820_0;
    %store/vec4 v0x55eac2b19fc0_0, 0, 8;
    %load/vec4 v0x55eac2b168a0_0;
    %store/vec4 v0x55eac2b1a780_0, 0, 8;
    %load/vec4 v0x55eac2b3f390_0;
    %store/vec4 v0x55eac2b3f450_0, 0, 1;
    %load/vec4 v0x55eac2b3f5d0_0;
    %store/vec4 v0x55eac2b3f510_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55eac2b21820_0;
    %store/vec4 v0x55eac2b1a780_0, 0, 8;
    %load/vec4 v0x55eac2b191c0_0;
    %store/vec4 v0x55eac2b19fc0_0, 0, 8;
    %load/vec4 v0x55eac2b3f390_0;
    %store/vec4 v0x55eac2b3f510_0, 0, 1;
    %load/vec4 v0x55eac2b3f5d0_0;
    %store/vec4 v0x55eac2b3f450_0, 0, 1;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55eac2aebfb0;
T_4 ;
    %wait E_0x55eac2b10e00;
    %load/vec4 v0x55eac2b3f210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b3f2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b3f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b191c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b168a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55eac2b3f390_0;
    %assign/vec4 v0x55eac2b3f5d0_0, 0;
    %load/vec4 v0x55eac2b19fc0_0;
    %assign/vec4 v0x55eac2b191c0_0, 0;
    %load/vec4 v0x55eac2b1a780_0;
    %assign/vec4 v0x55eac2b168a0_0, 0;
    %load/vec4 v0x55eac2b3f2d0_0;
    %inv;
    %assign/vec4 v0x55eac2b3f2d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55eac2b3fe90;
T_5 ;
    %wait E_0x55eac2ae3b70;
    %load/vec4 v0x55eac2b40680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x55eac2b40210_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55eac2b40720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x55eac2b40300_0;
    %store/vec4 v0x55eac2b40210_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x55eac2b40210_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55eac2b3fe90;
T_6 ;
    %wait E_0x55eac2ae4460;
    %load/vec4 v0x55eac2b40680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b405c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55eac2b40150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b40500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b403f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55eac2b40210_0;
    %assign/vec4 v0x55eac2b403f0_0, 0;
    %load/vec4 v0x55eac2b40720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55eac2b40210_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55eac2b40150_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x55eac2b405c0_0, 0;
    %load/vec4 v0x55eac2b40150_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55eac2b40150_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55eac2b40500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x55eac2b40210_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55eac2b40150_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x55eac2b405c0_0, 0;
    %load/vec4 v0x55eac2b40150_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55eac2b40150_0, 0;
T_6.4 ;
T_6.3 ;
    %load/vec4 v0x55eac2b40150_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b40500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55eac2b40150_0, 0;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55eac2b40880;
T_7 ;
    %wait E_0x55eac2ae4dd0;
    %load/vec4 v0x55eac2b41080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x55eac2b40c40_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55eac2b41170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55eac2b40d00_0;
    %store/vec4 v0x55eac2b40c40_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x55eac2b40c40_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55eac2b40880;
T_8 ;
    %wait E_0x55eac2ae4460;
    %load/vec4 v0x55eac2b41080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b40fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55eac2b40b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b40f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b40df0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55eac2b40c40_0;
    %assign/vec4 v0x55eac2b40df0_0, 0;
    %load/vec4 v0x55eac2b41170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55eac2b40c40_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55eac2b40b60_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x55eac2b40fc0_0, 0;
    %load/vec4 v0x55eac2b40b60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55eac2b40b60_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55eac2b40f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55eac2b40c40_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55eac2b40b60_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x55eac2b40fc0_0, 0;
    %load/vec4 v0x55eac2b40b60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55eac2b40b60_0, 0;
T_8.4 ;
T_8.3 ;
    %load/vec4 v0x55eac2b40b60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b40f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55eac2b40b60_0, 0;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55eac2af8f70;
T_9 ;
    %wait E_0x55eac2b10e00;
    %load/vec4 v0x55eac2b42cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b42710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b427d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b43130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b431d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55eac2b424a0_0;
    %assign/vec4 v0x55eac2b42710_0, 0;
    %load/vec4 v0x55eac2b42540_0;
    %assign/vec4 v0x55eac2b427d0_0, 0;
    %load/vec4 v0x55eac2b42f30_0;
    %assign/vec4 v0x55eac2b43130_0, 0;
    %load/vec4 v0x55eac2b42fd0_0;
    %assign/vec4 v0x55eac2b431d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55eac2af8f70;
T_10 ;
    %wait E_0x55eac2ae4460;
    %load/vec4 v0x55eac2b42cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b42df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b42e90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55eac2b42b50_0;
    %assign/vec4 v0x55eac2b42df0_0, 0;
    %load/vec4 v0x55eac2b42bf0_0;
    %assign/vec4 v0x55eac2b42e90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55eac2b435b0;
T_11 ;
    %vpi_call 8 17 "$dumpfile", "bancopruebas.vcd" {0 0 0};
    %vpi_call 8 18 "$dumpvars" {0 0 0};
    %vpi_call 8 19 "$display", "\011\011time,\011 clk_8f, reset_L, enable, valid_data_0, data_in_0, valid_data_1, data_in_1, tx_out_0,tx_out_1" {0 0 0};
    %vpi_call 8 21 "$monitor", $time, "\011%b,\011%b,\011%b,\011%b,\011%h,\011%b,\011%h,\011%b,\011%b", v0x55eac2b43a70_0, v0x55eac2b43d40_0, v0x55eac2b43c50_0, v0x55eac2b43fe0_0, v0x55eac2b43b10_0, v0x55eac2b440b0_0, v0x55eac2b43bb0_0, v0x55eac2b43de0_0, v0x55eac2b43e80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b43d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b43c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b43fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b440b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eac2b43b10_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x55eac2b43bb0_0, 0;
    %wait E_0x55eac2ae4460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b43c50_0, 0;
    %wait E_0x55eac2b21790;
    %wait E_0x55eac2b21790;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b43d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b43fe0_0, 0;
    %load/vec4 v0x55eac2b43b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43b10_0, 0;
    %wait E_0x55eac2b21790;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b440b0_0, 0;
    %load/vec4 v0x55eac2b43bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43bb0_0, 0;
    %load/vec4 v0x55eac2b43b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43b10_0, 0;
    %pushi/vec4 2, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eac2b21790;
    %load/vec4 v0x55eac2b43b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43b10_0, 0;
    %load/vec4 v0x55eac2b43bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43bb0_0, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b440b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b43fe0_0, 0;
    %wait E_0x55eac2b21790;
    %wait E_0x55eac2b21790;
    %wait E_0x55eac2b21790;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b440b0_0, 0;
    %load/vec4 v0x55eac2b43bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43bb0_0, 0;
    %wait E_0x55eac2b21790;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eac2b43fe0_0, 0;
    %load/vec4 v0x55eac2b43b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43b10_0, 0;
    %load/vec4 v0x55eac2b43bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43bb0_0, 0;
    %pushi/vec4 2, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eac2b21790;
    %load/vec4 v0x55eac2b43b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43b10_0, 0;
    %load/vec4 v0x55eac2b43bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55eac2b43bb0_0, 0;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %vpi_call 8 67 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55eac2b435b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b43a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b439b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eac2b438d0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x55eac2b435b0;
T_13 ;
    %delay 20, 0;
    %load/vec4 v0x55eac2b43a70_0;
    %inv;
    %assign/vec4 v0x55eac2b43a70_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55eac2b435b0;
T_14 ;
    %wait E_0x55eac2ae4460;
    %load/vec4 v0x55eac2b439b0_0;
    %inv;
    %assign/vec4 v0x55eac2b439b0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55eac2b435b0;
T_15 ;
    %wait E_0x55eac2acf800;
    %load/vec4 v0x55eac2b438d0_0;
    %inv;
    %assign/vec4 v0x55eac2b438d0_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "bancopruebas.v";
    "./phy_tx.v";
    "./bs.v";
    "./gen_clk.v";
    "./partoserial.v";
    "./mux.v";
    "./probador.v";
