`timescale 1ns/1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:         Beijing ICfusion technology Co.Ltd
// Website:         http://icfusion.com/
// Create Date:     24/04/2020
//
// Design Name:     weide
// Target Devices:  PRA_006
// Tool Versions:   Quartus Prime 18.1.0
//
// Module Name:     freq_div_in_pul
// Project Name:    
// Description:     freq_div_in_pul module
// 
// Dependencies: 
// Revision:
// Additional Comments: DIV_COEF must be LESS THAN 65535.
// 
//////////////////////////////////////////////////////////////////////////////////

module freq_div_in_pul #
(
	parameter		DIV_COEF = 1000
)
(
	input			clk_50m,						//时钟50MHz
	input			rst_n,							//复位信号输入，低电平有效
	input			in_p,							//输入脉冲信号
	output	reg		out_p							//分频后输出信号
);

reg	[15:0]	div_cnt;					    		//分频计数器

//=======================================================
//用输入脉冲产生DIV_COEF倍分频脉冲
always @ (posedge clk_50m or negedge rst_n)
	if (~rst_n)
	begin
		div_cnt <= 0;
		out_p <= 1'b0;
	end
	else 
	begin
		if (div_cnt < (DIV_COEF - 1)) 
		begin
			out_p <= 0;
			if (in_p)
				div_cnt <= div_cnt + 1;
		end
		else
		begin
			div_cnt <= 0;
			out_p <= 1;
		end
	end	
endmodule
