

================================================================
== Vitis HLS Report for 'maxpool_accel'
================================================================
* Date:           Wed Dec 10 13:05:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28817|    28817|  0.288 ms|  0.288 ms|  28818|  28818|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1_VITIS_LOOP_24_2_VITIS_LOOP_27_3  |    28815|    28815|        20|          4|          1|  7200|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      583|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     1|      833|     1083|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      150|    -|
|Register             |        -|     -|      463|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     1|     1296|     1848|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |control_s_axi_U         |control_s_axi        |        0|   0|  176|  296|    0|
    |gmem_m_axi_U            |gmem_m_axi           |        2|   0|  657|  781|    0|
    |mul_6ns_11ns_16_1_1_U1  |mul_6ns_11ns_16_1_1  |        0|   1|    0|    6|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        2|   1|  833| 1083|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_297_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln20_fu_247_p2                  |         +|   0|  0|  20|          13|           1|
    |add_ln24_1_fu_521_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln24_fu_311_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln27_fu_515_p2                  |         +|   0|  0|  12|           4|           1|
    |empty_18_fu_391_p2                  |         +|   0|  0|  16|          16|          16|
    |empty_19_fu_429_p2                  |         +|   0|  0|  16|          16|          16|
    |empty_20_fu_447_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_21_fu_452_p2                  |         +|   0|  0|  16|          16|          16|
    |empty_22_fu_470_p2                  |         +|   0|  0|  71|          64|          64|
    |tmp1_fu_419_p2                      |         +|   0|  0|  13|           6|           5|
    |tmp_fu_413_p2                       |         +|   0|  0|  16|          16|          16|
    |empty_17_fu_381_p2                  |         -|   0|  0|  18|          11|          11|
    |and_ln20_fu_291_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage3_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_writereq_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_1_fu_535_p2               |      icmp|   0|  0|  20|          13|          11|
    |icmp_ln20_fu_241_p2                 |      icmp|   0|  0|  20|          13|          11|
    |icmp_ln24_fu_265_p2                 |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln27_fu_285_p2                 |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln42_1_fu_606_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln42_2_fu_620_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln42_3_fu_634_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln42_fu_590_p2                 |      icmp|   0|  0|  23|          16|          13|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_317_p2                   |        or|   0|  0|   2|           1|           1|
    |max_val_1_fu_596_p3                 |    select|   0|  0|  15|           1|          15|
    |max_val_2_fu_612_p3                 |    select|   0|  0|  16|           1|          16|
    |max_val_4_fu_626_p3                 |    select|   0|  0|  16|           1|          16|
    |max_val_5_fu_639_p3                 |    select|   0|  0|  16|           1|          16|
    |select_ln20_1_fu_303_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln20_fu_271_p3               |    select|   0|  0|   4|           1|           1|
    |select_ln24_1_fu_331_p3             |    select|   0|  0|   4|           1|           4|
    |select_ln24_2_fu_527_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln24_fu_323_p3               |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln20_fu_279_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 583|         368|         395|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |c_fu_132                 |   9|          2|    6|         12|
    |gmem_ARADDR              |  14|          3|   64|        192|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |indvar_flatten12_fu_136  |   9|          2|   13|         26|
    |indvar_flatten_fu_128    |   9|          2|    8|         16|
    |oh_fu_124                |   9|          2|    4|          8|
    |ow_fu_120                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         32|  106|        281|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |c_fu_132                 |   6|   0|    6|          0|
    |first_iter_0_reg_192     |   1|   0|    1|          0|
    |gmem_addr_1_reg_696      |  64|   0|   64|          0|
    |gmem_addr_2_reg_702      |  64|   0|   64|          0|
    |icmp_ln20_1_reg_708      |   1|   0|    1|          0|
    |icmp_ln20_reg_692        |   1|   0|    1|          0|
    |indvar_flatten12_fu_136  |  13|   0|   13|          0|
    |indvar_flatten_fu_128    |   8|   0|    8|          0|
    |input_r_read_reg_686     |  64|   0|   64|          0|
    |max_val_1_reg_723        |  15|   0|   15|          0|
    |max_val_4_reg_728        |  16|   0|   16|          0|
    |max_val_5_reg_734        |  16|   0|   16|          0|
    |oh_fu_124                |   4|   0|    4|          0|
    |output_r_read_reg_681    |  64|   0|   64|          0|
    |ow_fu_120                |   4|   0|    4|          0|
    |reg_205                  |  16|   0|   16|          0|
    |reg_209                  |  16|   0|   16|          0|
    |trunc_ln40_reg_718       |  15|   0|   15|          0|
    |icmp_ln20_1_reg_708      |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 463|  32|  400|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  maxpool_accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  maxpool_accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  maxpool_accel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

