# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../23_serin_parout.srcs/sources_1/new/serin_parout.vhd" \
"../../../../23_serin_parout.srcs/sim_1/new/serin_parout_sim.vhd" \

# Do not sort compile order
nosort
