<!DOCTYPE html>
<html lang="en">

  <head>

    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta name="description" content="">
    <meta name="author" content="">

    <title>Shreesha S</title>

    <!-- Bootstrap core CSS -->
    <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

    <!-- Custom fonts for this template -->
    <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:100,200,300,400,500,600,700,800,900" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,300i,400,400i,600,600i,700,700i,800,800i" rel="stylesheet">
    <link href="vendor/font-awesome/css/font-awesome.min.css" rel="stylesheet">
    <link href="vendor/devicons/css/devicons.min.css" rel="stylesheet">
    <link href="vendor/simple-line-icons/css/simple-line-icons.css" rel="stylesheet">

    <!-- Custom styles for this template -->
    <link href="css/resume.min.css" rel="stylesheet">

  </head>

  <body id="page-top">

    <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
      <a class="navbar-brand js-scroll-trigger" href="#page-top">
        <span class="d-block d-lg-none">Start Bootstrap</span>
        <span class="d-none d-lg-block">
          <img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="img/profile.jpg" alt="">
        </span>
      </a>
      <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
        <span class="navbar-toggler-icon"></span>
      </button>
      <div class="collapse navbar-collapse" id="navbarSupportedContent">
        <ul class="navbar-nav">
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#about">About</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#education">Education</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#researchExperience">Research Experience</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#otherProjects">Other Projects</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#skills">Skills</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#interests">Interests</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#awards">Awards</a>
          </li>
        </ul>
      </div>
    </nav>

    <div class="container-fluid p-0">

      <section class="resume-section p-3 p-lg-5 d-flex d-column" id="about">
        <div class="my-auto">
          <h1 class="mb-0">Shreesha
            <span class="text-primary">S</span>
          </h1>
          <div class="subheading mb-5">421, Narmada Hostel, IIT Madras 路 Chennai, India 路 +91-9884184576 路
            <a href="mailto:ee13b104@ee.iitm.ac.in">ee13b104@ee.iitm.ac.in</a> 路 
            <a href="mailto:shreesha.s.mailbox@gmail.com">shreesha.s.mailbox@gmail.com</a>
          </div>
          <p class="mb-5">I am currently studying in 5th year Dual Degree at Department of Electrical Engineering, Indian Institute of Technology Madras. As a part of my graduate thesis, I am working on a Pipeline Analog to Digital Converter (ADC) guided by Dr. Nagendra Krishnapura. I have completed my pre-university (11th and 12th) education in Dharwad, Karnataka. <b>My research interests are Analog &amp; Mixed Signal and Radio Frequency Integrated Circuits</b>. This website gives an introduction of my research experience, and thank you for your time!</p>
<!--           <ul class="list-inline list-social-icons mb-0">
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-facebook fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-twitter fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-linkedin fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-github fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
          </ul> -->
        </div>
      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="education">
        <div class="my-auto">
          <h2 class="mb-5">Education</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Indian Institute Of Technology Madras</h3>
              <div class="subheading mb-3">Dual Degree (B.Tech &amp; M.Tech)</div>
              <div>Department Of Electrical Engineering</div>
              <p>CGPA (upto 8th semester): 9.21 <br />
              Minor: Mathematics For Computer Science</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2013 - July 2018 (expected)</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Important Coursework</h3>

              <div class="subheading mb-3">Analog Electronics</div>
              <p>Phase Locked Loops* <br />
              VLSI Broadband Communication Circuits <br />
              Analog IC Design <br />
              Analog Circuits <br />
              Electrical &amp; Magnetic Circuits</p>

              <div class="subheading mb-3">Digital Electronics</div>
              <p>Digital IC Design <br />
              Computer Architecture <br />
              Digital Systems </p>

              <div class="subheading mb-3">Wireless &amp; Wireline Communication</div>
              <p>Introduction to Wireless &amp; Cellular Communication <br />
              Computer (Communication) Networks <br />
              Digital Communication Systems </p>

              <div class="subheading mb-3">Other Courses</div>
              <p>Device Modeling <br />
              Introduction to Photonics <br />
              Analog &amp; Digital Filters </p>

              <div class="subheading mb-3">Minor</div>
              <p>Mathematical Logic <br />
              Graph Theory <br />
              Theory Of Computation </p>

              <div class="subheading mb-3">Labs</div>
              <p>Analog Circuits Laboratory <br />
              Advanced EE Laboratory <br />
              Microprocessor Laboratory <br />
              CAD Laboratory </p>

              <p>*Not listed in transcript</p>
            </div>
            <!-- <div class="resume-date text-md-right"> -->
              <!-- <span class="text-primary">August 2002 - May 2006</span> -->
            <!-- </div> -->
          </div>

        </div>
      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="researchExperience">
        <div class="my-auto">
          <h2 class="mb-5">Research Experience</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">A 10-bit 40-MSPS SAR ADC in TSMC65nm Process</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~nagendra/">Dr. Nagendra Krishnapura</a></div>

              <p>This Successive Aproximation Register (SAR) ADC is based on <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5437496">Monotonic Capacitor Switching Procedure</a>. In the original paper a binary weighted 10-bit capacitor bank is used to acquire the signal.</p>
              
              <div class="subheading mb-3">
              <img src="img/capBank_10b.svg" alt="10-bit Capacitor Bank" height="100%" width="100%">
              <figcaption>Fig.1: 10 bit capacitor bank for monotonic switching procedure</figcaption>
              </div>
              
              <p>In order to reduce the total capacitance, two capacitor banks are coupled as shown in Fig.1. However this technique only generates approximate weights, and hence it may increase quantization noise. <br /></p>

              <div class="subheading mb-3">
              <img src="img/procedure_mono.svg" alt="Monotonic Switching Procedure" height="50%" width="50%">
              <figcaption>Fig.2: Monotonic capacitor switching procedure</figcaption>
              </div>
              
              <p>While acquiring the signal, the top-plate of LSB bank can be connected to any voltage without affecting the resolved bits (in Fig.1 the top plate of LSB bank is connected to Vref). Since in top plate sampling the voltage changes are of the form Vref/2, Vref/4, Vref/8, etc. (as shown in Fig.2), the LSB top plates need not be connected to signal voltage in acquisition phase (unlike bottom plate sampling). This technique can be used to reduce input capacitance of SAR ADC, and thus has the potential to reduce the power consumption of the block driving the SAR ADC. <br /> The parasitic capacitance at the top plate of LSB bank is absorbed into c0. This can be done because the bottom plate of c0 is not changed in monotonic switching procedure. </p>

              <div class="subheading mb-3">
              <img src="img/capBank_10b_cplsbmsb.svg" alt="Arrangement to reduce gain error" height="100%" width="100%">
              <figcaption>Fig.3: Arrangement to reduce gain error</figcaption>
              </div>

              <p>One of the cons of top plate sampling is the gain error caused by the parasitic capacitance at the top plate of MSB bank. To counter this, a layout technique is used. Since such a parasitic capacitance does not cause any problem in bottom plate sampling, a method is implemented to emulate bottom plate sampling. As shown in Fig.3 'msbTop' is shielded by another metal layer. This captures all the parasitic capacitance from 'msbTop' node. Now this shield node (called 'msbTopShield') is charged to signal voltage during acquisition phase and is connected to ground during resolution phase. This attenuates the signal by the same factor as the capacitor weights (similar to bottom plate sampling). <br />Since the sampling switch and the capacitor bank act as a low pass filter, instead of connecting 'msbTopShield' directly to signal, 'msbTopShield' is connected to the capacitor bank top plate itself. <br/> This technique however does not eliminate the gain error due to the gate capacitance of comparator and drain capacitor of sampling switches. </p>
              
<!--               <p><br/>A bootstrap switch is designed to generate a gate voltage of (signal+Vdd) in acquisition phase and (-Vdd/2) in resolution phase. This is done to achieve signal independent on-resistance of switch and to prevent leaking in resolution phase (respectively). </p> -->

              <div class="subheading mb-3">
              <img src="img/digi_conv.svg" alt="Conventional Digital Logic" height="100%" width="100%">
              <figcaption>Fig.4: Conventional digital logic</figcaption>
              </div>
              
              <p>It can be shown that in the conventional structure (as shown in Fig.4) the digital logic delay is dependent on two flip flops. This can severly impact the settling-time requirements of switches conected to bottom plates of capacitors.</p>

              <div class="subheading mb-3">
              <img src="img/digi_new.svg" alt="Novel Digital Logic" height="100%" width="100%">
              <figcaption>Fig.5: Novel digital logic</figcaption>
              </div>

              <p>A new digital logic is designed to reduce logic delay. In this technique the delay is dependent on only one flip flop instead of two. In the conventional structure, extra clocks required to sample comparator output are generated as shown in Fig.4. This extra clock generation itself consumes one flip flop delay. In the new technique 'clock enable's are generated at the complementary edges of input clock. Thus when input clock edge arrives the 'clock enable's are already generated giving a much faster response.</p>

              <div class="subheading mb-3">
              <img src="img/fullLayout.png" alt="ADC Layout" height="20%" width="20%">
              <figcaption>Fig.6: Layout of ADC</figcaption>
              </div>

              <p> This ADC design is currently in the process of fabrication.</p>
              
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">December 2016 - August 2017</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Front end 4-bit MSB stage for a 16-bit 5-MSPS Pipeline ADC in UMC180nm process</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~nagendra/">Dr. Nagendra Krishnapura</a></div>

              <div class="subheading mb-3">
              <img src="img/gainBoostedFoldedCascode.svg" alt="Gain boosted Folded cascode" height="100%" width="100%">
              <figcaption>Fig.1: Gain Boosted Folded Cascode</figcaption>
              </div>

              <p>I am designing a gain boosted folded cascode amplifier for the first stage of pipeline adc. The OTA of pipeline adc needs to have a clean 20 dB/dec roll-off to get a good settling behaviour. A folded cascode has a gain corresponding to two stages, reasonable voltage swing limits and a single pole frequency response. <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=62165">Gain boosting technique</a> can increase the DC gain of the amlifier without any trade-offs with the bandwidth of the opamp. Also it can be shown that the bandwidth of gain boosting amplifier does not need to be as high as the bandwidth of the main amplifier, so this technique can be implemented without spending too much power. I was able to achieve 115 dB DC gain with a unity gain bandwidth of 280 MHz while driving a 9pF load capacitor.</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">September 2017 - Present</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Internship at Texas Instruments, Bengaluru</h3>
              <div class="subheading mb-3">Mentor: Eeshan Miglani, Analog Design Engineer, Texas Instruments</div>
              <p>I have drafted a resistive DAC element for SD ADC in 28nm process, operating at a clock frequency of 1.5 GHz and supply voltage of 1 volt. One of the problems I faced was reducing rise-fall time mismatch. In differential systems inherently there is no rise-fall time mismatch, however because of random mismatch between PMOS transistors (and NMOS) of two arms of the differential circuit, there can be a finite rise-fall time mismatch. This becomes challenging when optimizing for power, since sizes of transistors needs to be reduced. </p>

              <div class="subheading mb-3">
              <img src="img/TexasTRgateDriver.svg" alt="Transmission gate driver" height="50%" width="50%">
              <figcaption>Fig.1: Transmission gate driver</figcaption>
              </div>

              <p> The first circuit attempts to match rise and fall time of a single arm. Even though PMOS primarily impacts rise-time (and NMOS fall-time) the transmission gate allows both transistors to control both rise &amp; fall times. </p>

              <div class="subheading mb-3">
              <img src="img/TexasCTDriver.svg" alt="common transistor driver" height="50%" width="50%">
              <figcaption>Fig.2: Rise &amp; fall time controlled by common transistor</figcaption>
              </div>

              <p> The second circuit attempts to match rise-times of differential arms by making the rise-times dependent on a single common transistor (and similarly for the fall-times as well). This seems to be a more general solution. The mismatch of resistors was lesser as compared to mismatch of transistors. </p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">May 2016 - July 2016</span>
            </div>
          </div>

        </div>

      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="otherProjects">
        <div class="my-auto">
          <h2 class="mb-5">Other Projects</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">IITMSAT</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/user/koilpillai/">Dr. David Koilpillai</a> </div>
              <p>IITMSAT is a student satellite project in collaboration with Indian Space Research Organisation (ISRO) to build a satellite which is aimed at studying the features of plasma in the upper ionosphere and characterize its relation with earth-based phenomena like seismic activity. <a href="https://iitmsat.weebly.com/">This</a> is a webpage of IITMSAT, however it may be outdated. The satellite is undergoing Qualification Model (QM) tests.</p>
              <ul>
                <li>Involved in the development of on-board communication software. The project included designing a robust telecommand and telemetry manager, delegating various tasks to subsystem routines like payload data receiver, beacon, on-board data storage, encoder and decoder for communication with ground station</li>
                <li>Implemented algorithms like convolution-encoding, cyclic-redundancy-check, bit-de-stuffing, direct-memory-access to receive serial data</li>
                <li>Tracked and logged satellites like SWISSCUBE, SRM-SAT, CUBEBUG, etc. with the help of Perseus Radio.</li>
                <li>Involved in ground station rotor and antenna setup</li>
              </ul>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">October 2014 - May 2016</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">0.75-1.5 GHz wideband Phase Locked Loop in UMC180nm Technology</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~ssaxena/index.html">Dr. Saurabh Saxena</a> </div>
              <p>IITMSAT is a student satellite project in collaboration with Indian Space Research Organisation (ISRO) to build a satellite which is aimed at studying the features of plasma in the upper ionosphere and characterize its relation with earth-based phenomena like seismic activity. <a href="https://iitmsat.weebly.com/">This</a> is a webpage of IITMSAT, however it may be outdated. The satellite is undergoing Qualification Model (QM) tests.</p>
              <ul>
                <li>Involved in the development of on-board communication software. The project included designing a robust telecommand and telemetry manager, delegating various tasks to subsystem routines like payload data receiver, beacon, on-board data storage, encoder and decoder for communication with ground station</li>
                <li>Implemented algorithms like convolution-encoding, cyclic-redundancy-check, bit-de-stuffing, direct-memory-access to receive serial data</li>
                <li>Tracked and logged satellites like SWISSCUBE, SRM-SAT, CUBEBUG, etc. with the help of Perseus Radio.</li>
                <li>Involved in ground station rotor and antenna setup</li>
              </ul>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">July 2010 - December 2011</span>
            </div>
          </div>

        </div>

      </section>




      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="skills">
        <div class="my-auto">
          <h2 class="mb-5">Skills</h2>

          <div class="subheading mb-3">Programming Languages &amp; Tools</div>
          <ul class="list-inline list-icons">
            <li class="list-inline-item">
              <i class="devicons devicons-html5"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-css3"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-javascript"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-jquery"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-sass"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-less"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-bootstrap"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-wordpress"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-grunt"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-gulp"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-npm"></i>
            </li>
          </ul>

          <div class="subheading mb-3">Workflow</div>
          <ul class="fa-ul mb-0">
            <li>
              <i class="fa-li fa fa-check"></i>
              Mobile-First, Responsive Design</li>
            <li>
              <i class="fa-li fa fa-check"></i>
              Cross Browser Testing &amp; Debugging</li>
            <li>
              <i class="fa-li fa fa-check"></i>
              Cross Functional Teams</li>
            <li>
              <i class="fa-li fa fa-check"></i>
              Agile Development &amp; Scrum</li>
          </ul>
        </div>
      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="interests">
        <div class="my-auto">
          <h2 class="mb-5">Interests</h2>
          <p>Apart from being a web developer, I enjoy most of my time being outdoors. In the winter, I am an avid skiier and novice ice climber. During the warmer months here in Colorado, I enjoy mountain biking, free climbing, and kayaking.</p>
          <p class="mb-0">When forced indoors, I follow a number of sci-fi and fantasy genre movies and television shows, I am an aspiring chef, and I spend a large amount of my free time exploring the latest technolgy advancements in the front-end web development world.</p>
        </div>
      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="awards">
        <div class="my-auto">
          <h2 class="mb-5">Awards &amp; Certifications</h2>
          <ul class="fa-ul mb-0">
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Google Analytics Certified Developer</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Mobile Web Specialist - Google Certification</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - University of Colorado Boulder - Emerging Tech Competition 2009</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - University of Colorado Boulder - Adobe Creative Jam 2008 (UI Design Category)</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              2<sup>nd</sup>
              Place - University of Colorado Boulder - Emerging Tech Competition 2008</li>
            <li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - James Buchanan High School - Hackathon 2006</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              3<sup>rd</sup>
              Place - James Buchanan High School - Hackathon 2005</li>
          </ul>
        </div>
      </section>

    </div>

    <!-- Bootstrap core JavaScript -->
    <script src="vendor/jquery/jquery.min.js"></script>
    <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

    <!-- Plugin JavaScript -->
    <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

    <!-- Custom scripts for this template -->
    <script src="js/resume.min.js"></script>

  </body>

</html>
