{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630452214936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630452214936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 31 20:23:34 2021 " "Processing started: Tue Aug 31 20:23:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630452214936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452214936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452214936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630452215592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630452215592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-hardware " "Found design unit 1: ULA-hardware" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227058 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630452227058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630452227058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resAdd ula.vhd(94) " "VHDL Process Statement warning at ula.vhd(94): signal \"resAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_add ula.vhd(95) " "VHDL Process Statement warning at ula.vhd(95): signal \"zer_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_add ula.vhd(96) " "VHDL Process Statement warning at ula.vhd(96): signal \"neg_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_add ula.vhd(97) " "VHDL Process Statement warning at ula.vhd(97): signal \"over_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ula.vhd(98) " "VHDL Process Statement warning at ula.vhd(98): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resSub ula.vhd(102) " "VHDL Process Statement warning at ula.vhd(102): signal \"resSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_sub ula.vhd(103) " "VHDL Process Statement warning at ula.vhd(103): signal \"zer_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_sub ula.vhd(104) " "VHDL Process Statement warning at ula.vhd(104): signal \"neg_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_sub ula.vhd(105) " "VHDL Process Statement warning at ula.vhd(105): signal \"over_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ula.vhd(142) " "VHDL Process Statement warning at ula.vhd(142): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ula.vhd(149) " "VHDL Process Statement warning at ula.vhd(149): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res_bin ula.vhd(89) " "VHDL Process Statement warning at ula.vhd(89): inferring latch(es) for signal or variable \"res_bin\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[0\] ula.vhd(89) " "Inferred latch for \"res_bin\[0\]\" at ula.vhd(89)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[1\] ula.vhd(89) " "Inferred latch for \"res_bin\[1\]\" at ula.vhd(89)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[2\] ula.vhd(89) " "Inferred latch for \"res_bin\[2\]\" at ula.vhd(89)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[3\] ula.vhd(89) " "Inferred latch for \"res_bin\[3\]\" at ula.vhd(89)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452227074 "|ULA"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_2_numbers.vhd 2 1 " "Using design file counter_2_numbers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_2_numbers-hardware " "Found design unit 1: counter_2_numbers-hardware" {  } { { "counter_2_numbers.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter_2_numbers.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227090 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_2_numbers " "Found entity 1: counter_2_numbers" {  } { { "counter_2_numbers.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter_2_numbers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630452227090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2_numbers counter_2_numbers:counter " "Elaborating entity \"counter_2_numbers\" for hierarchy \"counter_2_numbers:counter\"" {  } { { "ula.vhd" "counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452227090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-hardware " "Found design unit 1: counter-hardware" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227105 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630452227105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter_2_numbers:counter\|counter:A_counter " "Elaborating entity \"counter\" for hierarchy \"counter_2_numbers:counter\|counter:A_counter\"" {  } { { "counter_2_numbers.vhd" "A_counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter_2_numbers.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452227105 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "maximum counter.vhd(45) " "VHDL Variable Declaration warning at counter.vhd(45): used initial value expression for variable \"maximum\" because variable was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter.vhd" 45 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630452227121 "|ULA|counter_2_numbers:counter|counter:A_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(48) " "VHDL Process Statement warning at counter.vhd(48): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227121 "|ULA|counter_2_numbers:counter|counter:A_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter_2_numbers:counter\|counter:B_counter " "Elaborating entity \"counter\" for hierarchy \"counter_2_numbers:counter\|counter:B_counter\"" {  } { { "counter_2_numbers.vhd" "B_counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter_2_numbers.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452227121 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "maximum counter.vhd(45) " "VHDL Variable Declaration warning at counter.vhd(45): used initial value expression for variable \"maximum\" because variable was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter.vhd" 45 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630452227121 "|ULA|counter_2_numbers:counter|counter:B_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(48) " "VHDL Process Statement warning at counter.vhd(48): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/counter.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630452227121 "|ULA|counter_2_numbers:counter|counter:B_counter"}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub_c2.vhd 2 1 " "Using design file add_sub_c2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub_C2-hardware " "Found design unit 1: Add_Sub_C2-hardware" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227152 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub_C2 " "Found entity 1: Add_Sub_C2" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630452227152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub_C2 Add_Sub_C2:Add_C2 " "Elaborating entity \"Add_Sub_C2\" for hierarchy \"Add_Sub_C2:Add_C2\"" {  } { { "ula.vhd" "Add_C2" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452227152 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "signalRES add_sub_c2.vhd(48) " "VHDL Signal Declaration warning at add_sub_c2.vhd(48): used explicit default value for signal \"signalRES\" because signal was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630452227152 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WSGN_SEARCH_FILE" "fa_4_bits.vhd 2 1 " "Using design file fa_4_bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4_bits-hardware " "Found design unit 1: FA_4_bits-hardware" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa_4_bits.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227168 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4_bits " "Found entity 1: FA_4_bits" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa_4_bits.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630452227168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4_bits Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder " "Elaborating entity \"FA_4_bits\" for hierarchy \"Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\"" {  } { { "add_sub_c2.vhd" "Full_Adder" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452227168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.vhd 2 1 " "Using design file fa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-hardware " "Found design unit 1: FA-hardware" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227183 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630452227183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630452227183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0 " "Elaborating entity \"FA\" for hierarchy \"Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0\"" {  } { { "fa_4_bits.vhd" "a0" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa_4_bits.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452227183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[1\] " "Latch res_bin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630452227964 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630452227964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[2\] " "Latch res_bin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630452227964 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630452227964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[3\] " "Latch res_bin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630452227964 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630452227964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[0\] " "Latch res_bin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630452227964 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630452227964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630452228121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630452228730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630452228730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630452228792 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630452228792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630452228792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630452228792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630452228808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 31 20:23:48 2021 " "Processing ended: Tue Aug 31 20:23:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630452228808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630452228808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630452228808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630452228808 ""}
