INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:31:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.460ns period=4.920ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[8]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.460ns period=4.920ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.920ns  (clk rise@4.920ns - clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.484ns (31.395%)  route 3.243ns (68.605%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.403 - 4.920 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1506, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y161        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=56, routed)          0.347     1.109    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X13Y162        LUT4 (Prop_lut4_I0_O)        0.043     1.152 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.152    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.403 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.403    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.452 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.452    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.559 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[2]
                         net (fo=11, routed)          0.232     1.791    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_5
    SLICE_X12Y165        LUT3 (Prop_lut3_I1_O)        0.118     1.909 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.426     2.335    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X16Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.378 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3/O
                         net (fo=2, routed)           0.292     2.670    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3_n_0
    SLICE_X17Y163        LUT5 (Prop_lut5_I2_O)        0.043     2.713 f  lsq1/handshake_lsq_lsq1_core/expX_c1[7]_i_3/O
                         net (fo=7, routed)           0.506     3.219    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X16Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.262 r  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_3/O
                         net (fo=70, routed)          0.341     3.604    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X18Y167        LUT6 (Prop_lut6_I2_O)        0.043     3.647 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_1/O
                         net (fo=1, routed)           0.378     4.024    addf0/operator/ltOp_carry__2_0[3]
    SLICE_X15Y167        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.208 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.208    addf0/operator/ltOp_carry__1_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.257 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.257    addf0/operator/ltOp_carry__2_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.384 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.394     4.778    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y173        LUT5 (Prop_lut5_I4_O)        0.130     4.908 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[8]_srl4_i_1/O
                         net (fo=1, routed)           0.327     5.235    addf0/operator/fracAdder/X_c5_reg[8]_0
    SLICE_X17Y173        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[8]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.920     4.920 r  
                                                      0.000     4.920 r  clk (IN)
                         net (fo=1506, unset)         0.483     5.403    addf0/operator/fracAdder/clk
    SLICE_X17Y173        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[8]_srl4_srlopt/C
                         clock pessimism              0.000     5.403    
                         clock uncertainty           -0.035     5.367    
    SLICE_X17Y173        FDRE (Setup_fdre_C_D)       -0.031     5.336    addf0/operator/fracAdder/X_c4_reg[8]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  0.101    




