#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c5d51f74a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c5d52c5c50 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f6ce4c2d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5d52c22a0_0 .net "clk", 0 0, o0x7f6ce4c2d018;  0 drivers
o0x7f6ce4c2d048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c5d52c69d0_0 .net "data_address", 31 0, o0x7f6ce4c2d048;  0 drivers
o0x7f6ce4c2d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5d52cbc90_0 .net "data_read", 0 0, o0x7f6ce4c2d078;  0 drivers
v0x55c5d52cbfc0_0 .var "data_readdata", 31 0;
o0x7f6ce4c2d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5d52cd0d0_0 .net "data_write", 0 0, o0x7f6ce4c2d0d8;  0 drivers
o0x7f6ce4c2d108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c5d52cf0f0_0 .net "data_writedata", 31 0, o0x7f6ce4c2d108;  0 drivers
S_0x55c5d52a0410 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f6ce4c2d258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c5d52e6070_0 .net "instr_address", 31 0, o0x7f6ce4c2d258;  0 drivers
v0x55c5d52e6170_0 .var "instr_readdata", 31 0;
S_0x55c5d52b2d00 .scope module, "or_tb" "or_tb" 5 1;
 .timescale 0 0;
v0x55c5d52f47c0_0 .net "active", 0 0, L_0x55c5d530eb20;  1 drivers
v0x55c5d52f4880_0 .var "clk", 0 0;
v0x55c5d52f4920_0 .var "clk_enable", 0 0;
v0x55c5d52f4a10_0 .net "data_address", 31 0, L_0x55c5d530c6f0;  1 drivers
v0x55c5d52f4ab0_0 .net "data_read", 0 0, L_0x55c5d530a270;  1 drivers
v0x55c5d52f4ba0_0 .var "data_readdata", 31 0;
v0x55c5d52f4c70_0 .net "data_write", 0 0, L_0x55c5d530a090;  1 drivers
v0x55c5d52f4d40_0 .net "data_writedata", 31 0, L_0x55c5d530c3e0;  1 drivers
v0x55c5d52f4e10_0 .net "instr_address", 31 0, L_0x55c5d530da50;  1 drivers
v0x55c5d52f4f70_0 .var "instr_readdata", 31 0;
v0x55c5d52f5010_0 .net "register_v0", 31 0, L_0x55c5d530c370;  1 drivers
v0x55c5d52f5100_0 .var "reset", 0 0;
S_0x55c5d52b30d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55c5d52b2d00;
 .timescale 0 0;
v0x55c5d52e6340_0 .var "expected", 31 0;
v0x55c5d52e6440_0 .var "funct", 5 0;
v0x55c5d52e6520_0 .var "i", 4 0;
v0x55c5d52e65e0_0 .var "imm", 15 0;
v0x55c5d52e66c0_0 .var "imm_instr", 31 0;
v0x55c5d52e67f0_0 .var "opcode", 5 0;
v0x55c5d52e68d0_0 .var "r_instr", 31 0;
v0x55c5d52e69b0_0 .var "rd", 4 0;
v0x55c5d52e6a90_0 .var "rs", 4 0;
v0x55c5d52e6b70_0 .var "rt", 4 0;
v0x55c5d52e6c50_0 .var "shamt", 4 0;
v0x55c5d52e6d30_0 .var "test", 31 0;
E_0x55c5d523f910 .event posedge, v0x55c5d52e8c60_0;
S_0x55c5d52b3500 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55c5d52b2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c5d52c2180 .functor OR 1, L_0x55c5d5305a70, L_0x55c5d5305cf0, C4<0>, C4<0>;
L_0x55c5d522cd80 .functor BUFZ 1, L_0x55c5d53054d0, C4<0>, C4<0>, C4<0>;
L_0x55c5d52cbea0 .functor BUFZ 1, L_0x55c5d5305670, C4<0>, C4<0>, C4<0>;
L_0x55c5d52ccf30 .functor BUFZ 1, L_0x55c5d5305670, C4<0>, C4<0>, C4<0>;
L_0x55c5d5306230 .functor AND 1, L_0x55c5d53054d0, L_0x55c5d5306530, C4<1>, C4<1>;
L_0x55c5d52cefd0 .functor OR 1, L_0x55c5d5306230, L_0x55c5d5306110, C4<0>, C4<0>;
L_0x55c5d52709c0 .functor OR 1, L_0x55c5d52cefd0, L_0x55c5d5306340, C4<0>, C4<0>;
L_0x55c5d53067d0 .functor OR 1, L_0x55c5d52709c0, L_0x55c5d5307e30, C4<0>, C4<0>;
L_0x55c5d53068e0 .functor OR 1, L_0x55c5d53067d0, L_0x55c5d5307590, C4<0>, C4<0>;
L_0x55c5d53069a0 .functor BUFZ 1, L_0x55c5d5305790, C4<0>, C4<0>, C4<0>;
L_0x55c5d5307480 .functor AND 1, L_0x55c5d5306ef0, L_0x55c5d5307250, C4<1>, C4<1>;
L_0x55c5d5307590 .functor OR 1, L_0x55c5d5306bf0, L_0x55c5d5307480, C4<0>, C4<0>;
L_0x55c5d5307e30 .functor AND 1, L_0x55c5d5307960, L_0x55c5d5307c10, C4<1>, C4<1>;
L_0x55c5d53085e0 .functor OR 1, L_0x55c5d5308080, L_0x55c5d53083a0, C4<0>, C4<0>;
L_0x55c5d53076f0 .functor OR 1, L_0x55c5d5308b50, L_0x55c5d5308e50, C4<0>, C4<0>;
L_0x55c5d5308d30 .functor AND 1, L_0x55c5d5308860, L_0x55c5d53076f0, C4<1>, C4<1>;
L_0x55c5d5309650 .functor OR 1, L_0x55c5d53092e0, L_0x55c5d5309560, C4<0>, C4<0>;
L_0x55c5d5309950 .functor OR 1, L_0x55c5d5309650, L_0x55c5d5309760, C4<0>, C4<0>;
L_0x55c5d5309b00 .functor AND 1, L_0x55c5d53054d0, L_0x55c5d5309950, C4<1>, C4<1>;
L_0x55c5d5309cb0 .functor AND 1, L_0x55c5d53054d0, L_0x55c5d5309bc0, C4<1>, C4<1>;
L_0x55c5d5309fd0 .functor AND 1, L_0x55c5d53054d0, L_0x55c5d5309a60, C4<1>, C4<1>;
L_0x55c5d530a270 .functor BUFZ 1, L_0x55c5d52cbea0, C4<0>, C4<0>, C4<0>;
L_0x55c5d530af00 .functor AND 1, L_0x55c5d530eb20, L_0x55c5d53068e0, C4<1>, C4<1>;
L_0x55c5d530b010 .functor OR 1, L_0x55c5d5307590, L_0x55c5d5307e30, C4<0>, C4<0>;
L_0x55c5d530c3e0 .functor BUFZ 32, L_0x55c5d530c260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c5d530c4a0 .functor BUFZ 32, L_0x55c5d530b1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c5d530c5f0 .functor BUFZ 32, L_0x55c5d530c260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c5d530c6f0 .functor BUFZ 32, v0x55c5d52e7cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c5d530d6f0 .functor AND 1, v0x55c5d52f4920_0, L_0x55c5d5309b00, C4<1>, C4<1>;
L_0x55c5d530d760 .functor AND 1, L_0x55c5d530d6f0, v0x55c5d52f1950_0, C4<1>, C4<1>;
L_0x55c5d530da50 .functor BUFZ 32, v0x55c5d52e8d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c5d530eb20 .functor BUFZ 1, v0x55c5d52f1950_0, C4<0>, C4<0>, C4<0>;
L_0x55c5d530eca0 .functor AND 1, v0x55c5d52f4920_0, v0x55c5d52f1950_0, C4<1>, C4<1>;
v0x55c5d52eba40_0 .net *"_ivl_100", 31 0, L_0x55c5d5307760;  1 drivers
L_0x7f6ce4be4498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ebb40_0 .net *"_ivl_103", 25 0, L_0x7f6ce4be4498;  1 drivers
L_0x7f6ce4be44e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ebc20_0 .net/2u *"_ivl_104", 31 0, L_0x7f6ce4be44e0;  1 drivers
v0x55c5d52ebce0_0 .net *"_ivl_106", 0 0, L_0x55c5d5307960;  1 drivers
v0x55c5d52ebda0_0 .net *"_ivl_109", 5 0, L_0x55c5d5307b70;  1 drivers
L_0x7f6ce4be4528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ebe80_0 .net/2u *"_ivl_110", 5 0, L_0x7f6ce4be4528;  1 drivers
v0x55c5d52ebf60_0 .net *"_ivl_112", 0 0, L_0x55c5d5307c10;  1 drivers
v0x55c5d52ec020_0 .net *"_ivl_116", 31 0, L_0x55c5d5307f90;  1 drivers
L_0x7f6ce4be4570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ec100_0 .net *"_ivl_119", 25 0, L_0x7f6ce4be4570;  1 drivers
L_0x7f6ce4be40a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ec1e0_0 .net/2u *"_ivl_12", 5 0, L_0x7f6ce4be40a8;  1 drivers
L_0x7f6ce4be45b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ec2c0_0 .net/2u *"_ivl_120", 31 0, L_0x7f6ce4be45b8;  1 drivers
v0x55c5d52ec3a0_0 .net *"_ivl_122", 0 0, L_0x55c5d5308080;  1 drivers
v0x55c5d52ec460_0 .net *"_ivl_124", 31 0, L_0x55c5d53082b0;  1 drivers
L_0x7f6ce4be4600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ec540_0 .net *"_ivl_127", 25 0, L_0x7f6ce4be4600;  1 drivers
L_0x7f6ce4be4648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ec620_0 .net/2u *"_ivl_128", 31 0, L_0x7f6ce4be4648;  1 drivers
v0x55c5d52ec700_0 .net *"_ivl_130", 0 0, L_0x55c5d53083a0;  1 drivers
v0x55c5d52ec7c0_0 .net *"_ivl_134", 31 0, L_0x55c5d5308770;  1 drivers
L_0x7f6ce4be4690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ec9b0_0 .net *"_ivl_137", 25 0, L_0x7f6ce4be4690;  1 drivers
L_0x7f6ce4be46d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52eca90_0 .net/2u *"_ivl_138", 31 0, L_0x7f6ce4be46d8;  1 drivers
v0x55c5d52ecb70_0 .net *"_ivl_140", 0 0, L_0x55c5d5308860;  1 drivers
v0x55c5d52ecc30_0 .net *"_ivl_143", 5 0, L_0x55c5d5308ab0;  1 drivers
L_0x7f6ce4be4720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ecd10_0 .net/2u *"_ivl_144", 5 0, L_0x7f6ce4be4720;  1 drivers
v0x55c5d52ecdf0_0 .net *"_ivl_146", 0 0, L_0x55c5d5308b50;  1 drivers
v0x55c5d52eceb0_0 .net *"_ivl_149", 5 0, L_0x55c5d5308db0;  1 drivers
L_0x7f6ce4be4768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ecf90_0 .net/2u *"_ivl_150", 5 0, L_0x7f6ce4be4768;  1 drivers
v0x55c5d52ed070_0 .net *"_ivl_152", 0 0, L_0x55c5d5308e50;  1 drivers
v0x55c5d52ed130_0 .net *"_ivl_155", 0 0, L_0x55c5d53076f0;  1 drivers
v0x55c5d52ed1f0_0 .net *"_ivl_159", 1 0, L_0x55c5d53091f0;  1 drivers
L_0x7f6ce4be40f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ed2d0_0 .net/2u *"_ivl_16", 5 0, L_0x7f6ce4be40f0;  1 drivers
L_0x7f6ce4be47b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ed3b0_0 .net/2u *"_ivl_160", 1 0, L_0x7f6ce4be47b0;  1 drivers
v0x55c5d52ed490_0 .net *"_ivl_162", 0 0, L_0x55c5d53092e0;  1 drivers
L_0x7f6ce4be47f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ed550_0 .net/2u *"_ivl_164", 5 0, L_0x7f6ce4be47f8;  1 drivers
v0x55c5d52ed630_0 .net *"_ivl_166", 0 0, L_0x55c5d5309560;  1 drivers
v0x55c5d52ed900_0 .net *"_ivl_169", 0 0, L_0x55c5d5309650;  1 drivers
L_0x7f6ce4be4840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ed9c0_0 .net/2u *"_ivl_170", 5 0, L_0x7f6ce4be4840;  1 drivers
v0x55c5d52edaa0_0 .net *"_ivl_172", 0 0, L_0x55c5d5309760;  1 drivers
v0x55c5d52edb60_0 .net *"_ivl_175", 0 0, L_0x55c5d5309950;  1 drivers
L_0x7f6ce4be4888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52edc20_0 .net/2u *"_ivl_178", 5 0, L_0x7f6ce4be4888;  1 drivers
v0x55c5d52edd00_0 .net *"_ivl_180", 0 0, L_0x55c5d5309bc0;  1 drivers
L_0x7f6ce4be48d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c5d52eddc0_0 .net/2u *"_ivl_184", 5 0, L_0x7f6ce4be48d0;  1 drivers
v0x55c5d52edea0_0 .net *"_ivl_186", 0 0, L_0x55c5d5309a60;  1 drivers
L_0x7f6ce4be4918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d52edf60_0 .net/2u *"_ivl_190", 0 0, L_0x7f6ce4be4918;  1 drivers
v0x55c5d52ee040_0 .net *"_ivl_20", 31 0, L_0x55c5d5305930;  1 drivers
L_0x7f6ce4be4960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ee120_0 .net/2u *"_ivl_200", 4 0, L_0x7f6ce4be4960;  1 drivers
v0x55c5d52ee200_0 .net *"_ivl_203", 4 0, L_0x55c5d530a790;  1 drivers
v0x55c5d52ee2e0_0 .net *"_ivl_205", 4 0, L_0x55c5d530a9b0;  1 drivers
v0x55c5d52ee3c0_0 .net *"_ivl_206", 4 0, L_0x55c5d530aa50;  1 drivers
v0x55c5d52ee4a0_0 .net *"_ivl_213", 0 0, L_0x55c5d530b010;  1 drivers
L_0x7f6ce4be49a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ee560_0 .net/2u *"_ivl_214", 31 0, L_0x7f6ce4be49a8;  1 drivers
v0x55c5d52ee640_0 .net *"_ivl_216", 31 0, L_0x55c5d530b150;  1 drivers
v0x55c5d52ee720_0 .net *"_ivl_218", 31 0, L_0x55c5d530b400;  1 drivers
v0x55c5d52ee800_0 .net *"_ivl_220", 31 0, L_0x55c5d530b590;  1 drivers
v0x55c5d52ee8e0_0 .net *"_ivl_222", 31 0, L_0x55c5d530b8d0;  1 drivers
L_0x7f6ce4be4138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ee9c0_0 .net *"_ivl_23", 25 0, L_0x7f6ce4be4138;  1 drivers
v0x55c5d52eeaa0_0 .net *"_ivl_235", 0 0, L_0x55c5d530d6f0;  1 drivers
L_0x7f6ce4be4ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c5d52eeb60_0 .net/2u *"_ivl_238", 31 0, L_0x7f6ce4be4ac8;  1 drivers
L_0x7f6ce4be4180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52eec40_0 .net/2u *"_ivl_24", 31 0, L_0x7f6ce4be4180;  1 drivers
v0x55c5d52eed20_0 .net *"_ivl_243", 15 0, L_0x55c5d530dbb0;  1 drivers
v0x55c5d52eee00_0 .net *"_ivl_244", 17 0, L_0x55c5d530de20;  1 drivers
L_0x7f6ce4be4b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c5d52eeee0_0 .net *"_ivl_247", 1 0, L_0x7f6ce4be4b10;  1 drivers
v0x55c5d52eefc0_0 .net *"_ivl_250", 15 0, L_0x55c5d530df60;  1 drivers
L_0x7f6ce4be4b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ef0a0_0 .net *"_ivl_252", 1 0, L_0x7f6ce4be4b58;  1 drivers
v0x55c5d52ef180_0 .net *"_ivl_255", 0 0, L_0x55c5d530e370;  1 drivers
L_0x7f6ce4be4ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ef260_0 .net/2u *"_ivl_256", 13 0, L_0x7f6ce4be4ba0;  1 drivers
L_0x7f6ce4be4be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ef340_0 .net/2u *"_ivl_258", 13 0, L_0x7f6ce4be4be8;  1 drivers
v0x55c5d52ef830_0 .net *"_ivl_26", 0 0, L_0x55c5d5305a70;  1 drivers
v0x55c5d52ef8f0_0 .net *"_ivl_260", 13 0, L_0x55c5d530e650;  1 drivers
v0x55c5d52ef9d0_0 .net *"_ivl_28", 31 0, L_0x55c5d5305c00;  1 drivers
L_0x7f6ce4be41c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52efab0_0 .net *"_ivl_31", 25 0, L_0x7f6ce4be41c8;  1 drivers
L_0x7f6ce4be4210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c5d52efb90_0 .net/2u *"_ivl_32", 31 0, L_0x7f6ce4be4210;  1 drivers
v0x55c5d52efc70_0 .net *"_ivl_34", 0 0, L_0x55c5d5305cf0;  1 drivers
v0x55c5d52efd30_0 .net *"_ivl_4", 31 0, L_0x55c5d52f5370;  1 drivers
v0x55c5d52efe10_0 .net *"_ivl_45", 2 0, L_0x55c5d5305fe0;  1 drivers
L_0x7f6ce4be4258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52efef0_0 .net/2u *"_ivl_46", 2 0, L_0x7f6ce4be4258;  1 drivers
v0x55c5d52effd0_0 .net *"_ivl_51", 2 0, L_0x55c5d53062a0;  1 drivers
L_0x7f6ce4be42a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f00b0_0 .net/2u *"_ivl_52", 2 0, L_0x7f6ce4be42a0;  1 drivers
v0x55c5d52f0190_0 .net *"_ivl_57", 0 0, L_0x55c5d5306530;  1 drivers
v0x55c5d52f0250_0 .net *"_ivl_59", 0 0, L_0x55c5d5306230;  1 drivers
v0x55c5d52f0310_0 .net *"_ivl_61", 0 0, L_0x55c5d52cefd0;  1 drivers
v0x55c5d52f03d0_0 .net *"_ivl_63", 0 0, L_0x55c5d52709c0;  1 drivers
v0x55c5d52f0490_0 .net *"_ivl_65", 0 0, L_0x55c5d53067d0;  1 drivers
L_0x7f6ce4be4018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f0550_0 .net *"_ivl_7", 25 0, L_0x7f6ce4be4018;  1 drivers
v0x55c5d52f0630_0 .net *"_ivl_70", 31 0, L_0x55c5d5306ac0;  1 drivers
L_0x7f6ce4be42e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f0710_0 .net *"_ivl_73", 25 0, L_0x7f6ce4be42e8;  1 drivers
L_0x7f6ce4be4330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f07f0_0 .net/2u *"_ivl_74", 31 0, L_0x7f6ce4be4330;  1 drivers
v0x55c5d52f08d0_0 .net *"_ivl_76", 0 0, L_0x55c5d5306bf0;  1 drivers
v0x55c5d52f0990_0 .net *"_ivl_78", 31 0, L_0x55c5d5306d60;  1 drivers
L_0x7f6ce4be4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f0a70_0 .net/2u *"_ivl_8", 31 0, L_0x7f6ce4be4060;  1 drivers
L_0x7f6ce4be4378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f0b50_0 .net *"_ivl_81", 25 0, L_0x7f6ce4be4378;  1 drivers
L_0x7f6ce4be43c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f0c30_0 .net/2u *"_ivl_82", 31 0, L_0x7f6ce4be43c0;  1 drivers
v0x55c5d52f0d10_0 .net *"_ivl_84", 0 0, L_0x55c5d5306ef0;  1 drivers
v0x55c5d52f0dd0_0 .net *"_ivl_87", 0 0, L_0x55c5d5307060;  1 drivers
v0x55c5d52f0eb0_0 .net *"_ivl_88", 31 0, L_0x55c5d5306e00;  1 drivers
L_0x7f6ce4be4408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f0f90_0 .net *"_ivl_91", 30 0, L_0x7f6ce4be4408;  1 drivers
L_0x7f6ce4be4450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c5d52f1070_0 .net/2u *"_ivl_92", 31 0, L_0x7f6ce4be4450;  1 drivers
v0x55c5d52f1150_0 .net *"_ivl_94", 0 0, L_0x55c5d5307250;  1 drivers
v0x55c5d52f1210_0 .net *"_ivl_97", 0 0, L_0x55c5d5307480;  1 drivers
v0x55c5d52f12d0_0 .net "active", 0 0, L_0x55c5d530eb20;  alias, 1 drivers
v0x55c5d52f1390_0 .net "alu_op1", 31 0, L_0x55c5d530c4a0;  1 drivers
v0x55c5d52f1450_0 .net "alu_op2", 31 0, L_0x55c5d530c5f0;  1 drivers
v0x55c5d52f1510_0 .net "alui_instr", 0 0, L_0x55c5d5306110;  1 drivers
v0x55c5d52f15d0_0 .net "b_flag", 0 0, v0x55c5d52e7820_0;  1 drivers
v0x55c5d52f1670_0 .net "b_imm", 17 0, L_0x55c5d530e230;  1 drivers
v0x55c5d52f1730_0 .net "b_offset", 31 0, L_0x55c5d530e7e0;  1 drivers
v0x55c5d52f1810_0 .net "clk", 0 0, v0x55c5d52f4880_0;  1 drivers
v0x55c5d52f18b0_0 .net "clk_enable", 0 0, v0x55c5d52f4920_0;  1 drivers
v0x55c5d52f1950_0 .var "cpu_active", 0 0;
v0x55c5d52f19f0_0 .net "curr_addr", 31 0, v0x55c5d52e8d20_0;  1 drivers
v0x55c5d52f1ae0_0 .net "curr_addr_p4", 31 0, L_0x55c5d530d9b0;  1 drivers
v0x55c5d52f1ba0_0 .net "data_address", 31 0, L_0x55c5d530c6f0;  alias, 1 drivers
v0x55c5d52f1c80_0 .net "data_read", 0 0, L_0x55c5d530a270;  alias, 1 drivers
v0x55c5d52f1d40_0 .net "data_readdata", 31 0, v0x55c5d52f4ba0_0;  1 drivers
v0x55c5d52f1e20_0 .net "data_write", 0 0, L_0x55c5d530a090;  alias, 1 drivers
v0x55c5d52f1ee0_0 .net "data_writedata", 31 0, L_0x55c5d530c3e0;  alias, 1 drivers
v0x55c5d52f1fc0_0 .net "funct_code", 5 0, L_0x55c5d52f5240;  1 drivers
v0x55c5d52f20a0_0 .net "hi_out", 31 0, v0x55c5d52e93e0_0;  1 drivers
v0x55c5d52f2190_0 .net "hl_reg_enable", 0 0, L_0x55c5d530d760;  1 drivers
v0x55c5d52f2230_0 .net "instr_address", 31 0, L_0x55c5d530da50;  alias, 1 drivers
v0x55c5d52f22f0_0 .net "instr_opcode", 5 0, L_0x55c5d52f51a0;  1 drivers
v0x55c5d52f23d0_0 .net "instr_readdata", 31 0, v0x55c5d52f4f70_0;  1 drivers
v0x55c5d52f2490_0 .net "j_imm", 0 0, L_0x55c5d53085e0;  1 drivers
v0x55c5d52f2530_0 .net "j_reg", 0 0, L_0x55c5d5308d30;  1 drivers
v0x55c5d52f25f0_0 .net "l_type", 0 0, L_0x55c5d5306340;  1 drivers
v0x55c5d52f26b0_0 .net "link_const", 0 0, L_0x55c5d5307590;  1 drivers
v0x55c5d52f2770_0 .net "link_reg", 0 0, L_0x55c5d5307e30;  1 drivers
v0x55c5d52f2830_0 .net "lo_out", 31 0, v0x55c5d52e9c30_0;  1 drivers
v0x55c5d52f2920_0 .net "lw", 0 0, L_0x55c5d5305670;  1 drivers
v0x55c5d52f29c0_0 .net "mem_read", 0 0, L_0x55c5d52cbea0;  1 drivers
v0x55c5d52f2a80_0 .net "mem_to_reg", 0 0, L_0x55c5d52ccf30;  1 drivers
v0x55c5d52f3350_0 .net "mem_write", 0 0, L_0x55c5d53069a0;  1 drivers
v0x55c5d52f3410_0 .net "memaddroffset", 31 0, v0x55c5d52e7cf0_0;  1 drivers
v0x55c5d52f3500_0 .net "mfhi", 0 0, L_0x55c5d5309cb0;  1 drivers
v0x55c5d52f35a0_0 .net "mflo", 0 0, L_0x55c5d5309fd0;  1 drivers
v0x55c5d52f3660_0 .net "movefrom", 0 0, L_0x55c5d52c2180;  1 drivers
v0x55c5d52f3720_0 .net "muldiv", 0 0, L_0x55c5d5309b00;  1 drivers
v0x55c5d52f37e0_0 .var "next_instr_addr", 31 0;
v0x55c5d52f38d0_0 .net "pc_enable", 0 0, L_0x55c5d530eca0;  1 drivers
v0x55c5d52f39a0_0 .net "r_format", 0 0, L_0x55c5d53054d0;  1 drivers
v0x55c5d52f3a40_0 .net "reg_a_read_data", 31 0, L_0x55c5d530b1f0;  1 drivers
v0x55c5d52f3b10_0 .net "reg_a_read_index", 4 0, L_0x55c5d530a440;  1 drivers
v0x55c5d52f3be0_0 .net "reg_b_read_data", 31 0, L_0x55c5d530c260;  1 drivers
v0x55c5d52f3cb0_0 .net "reg_b_read_index", 4 0, L_0x55c5d530a6a0;  1 drivers
v0x55c5d52f3d80_0 .net "reg_dst", 0 0, L_0x55c5d522cd80;  1 drivers
v0x55c5d52f3e20_0 .net "reg_write", 0 0, L_0x55c5d53068e0;  1 drivers
v0x55c5d52f3ee0_0 .net "reg_write_data", 31 0, L_0x55c5d530ba60;  1 drivers
v0x55c5d52f3fd0_0 .net "reg_write_enable", 0 0, L_0x55c5d530af00;  1 drivers
v0x55c5d52f40a0_0 .net "reg_write_index", 4 0, L_0x55c5d530ad70;  1 drivers
v0x55c5d52f4170_0 .net "register_v0", 31 0, L_0x55c5d530c370;  alias, 1 drivers
v0x55c5d52f4240_0 .net "reset", 0 0, v0x55c5d52f5100_0;  1 drivers
v0x55c5d52f4370_0 .net "result", 31 0, v0x55c5d52e8150_0;  1 drivers
v0x55c5d52f4440_0 .net "result_hi", 31 0, v0x55c5d52e7a50_0;  1 drivers
v0x55c5d52f44e0_0 .net "result_lo", 31 0, v0x55c5d52e7c10_0;  1 drivers
v0x55c5d52f4580_0 .net "sw", 0 0, L_0x55c5d5305790;  1 drivers
E_0x55c5d52413d0/0 .event anyedge, v0x55c5d52e7820_0, v0x55c5d52f1ae0_0, v0x55c5d52f1730_0, v0x55c5d52f2490_0;
E_0x55c5d52413d0/1 .event anyedge, v0x55c5d52e7b30_0, v0x55c5d52f2530_0, v0x55c5d52eaa20_0;
E_0x55c5d52413d0 .event/or E_0x55c5d52413d0/0, E_0x55c5d52413d0/1;
L_0x55c5d52f51a0 .part v0x55c5d52f4f70_0, 26, 6;
L_0x55c5d52f5240 .part v0x55c5d52f4f70_0, 0, 6;
L_0x55c5d52f5370 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4018;
L_0x55c5d53054d0 .cmp/eq 32, L_0x55c5d52f5370, L_0x7f6ce4be4060;
L_0x55c5d5305670 .cmp/eq 6, L_0x55c5d52f51a0, L_0x7f6ce4be40a8;
L_0x55c5d5305790 .cmp/eq 6, L_0x55c5d52f51a0, L_0x7f6ce4be40f0;
L_0x55c5d5305930 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4138;
L_0x55c5d5305a70 .cmp/eq 32, L_0x55c5d5305930, L_0x7f6ce4be4180;
L_0x55c5d5305c00 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be41c8;
L_0x55c5d5305cf0 .cmp/eq 32, L_0x55c5d5305c00, L_0x7f6ce4be4210;
L_0x55c5d5305fe0 .part L_0x55c5d52f51a0, 3, 3;
L_0x55c5d5306110 .cmp/eq 3, L_0x55c5d5305fe0, L_0x7f6ce4be4258;
L_0x55c5d53062a0 .part L_0x55c5d52f51a0, 3, 3;
L_0x55c5d5306340 .cmp/eq 3, L_0x55c5d53062a0, L_0x7f6ce4be42a0;
L_0x55c5d5306530 .reduce/nor L_0x55c5d5309b00;
L_0x55c5d5306ac0 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be42e8;
L_0x55c5d5306bf0 .cmp/eq 32, L_0x55c5d5306ac0, L_0x7f6ce4be4330;
L_0x55c5d5306d60 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4378;
L_0x55c5d5306ef0 .cmp/eq 32, L_0x55c5d5306d60, L_0x7f6ce4be43c0;
L_0x55c5d5307060 .part v0x55c5d52f4f70_0, 20, 1;
L_0x55c5d5306e00 .concat [ 1 31 0 0], L_0x55c5d5307060, L_0x7f6ce4be4408;
L_0x55c5d5307250 .cmp/eq 32, L_0x55c5d5306e00, L_0x7f6ce4be4450;
L_0x55c5d5307760 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4498;
L_0x55c5d5307960 .cmp/eq 32, L_0x55c5d5307760, L_0x7f6ce4be44e0;
L_0x55c5d5307b70 .part v0x55c5d52f4f70_0, 0, 6;
L_0x55c5d5307c10 .cmp/eq 6, L_0x55c5d5307b70, L_0x7f6ce4be4528;
L_0x55c5d5307f90 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4570;
L_0x55c5d5308080 .cmp/eq 32, L_0x55c5d5307f90, L_0x7f6ce4be45b8;
L_0x55c5d53082b0 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4600;
L_0x55c5d53083a0 .cmp/eq 32, L_0x55c5d53082b0, L_0x7f6ce4be4648;
L_0x55c5d5308770 .concat [ 6 26 0 0], L_0x55c5d52f51a0, L_0x7f6ce4be4690;
L_0x55c5d5308860 .cmp/eq 32, L_0x55c5d5308770, L_0x7f6ce4be46d8;
L_0x55c5d5308ab0 .part v0x55c5d52f4f70_0, 0, 6;
L_0x55c5d5308b50 .cmp/eq 6, L_0x55c5d5308ab0, L_0x7f6ce4be4720;
L_0x55c5d5308db0 .part v0x55c5d52f4f70_0, 0, 6;
L_0x55c5d5308e50 .cmp/eq 6, L_0x55c5d5308db0, L_0x7f6ce4be4768;
L_0x55c5d53091f0 .part L_0x55c5d52f5240, 3, 2;
L_0x55c5d53092e0 .cmp/eq 2, L_0x55c5d53091f0, L_0x7f6ce4be47b0;
L_0x55c5d5309560 .cmp/eq 6, L_0x55c5d52f5240, L_0x7f6ce4be47f8;
L_0x55c5d5309760 .cmp/eq 6, L_0x55c5d52f5240, L_0x7f6ce4be4840;
L_0x55c5d5309bc0 .cmp/eq 6, L_0x55c5d52f5240, L_0x7f6ce4be4888;
L_0x55c5d5309a60 .cmp/eq 6, L_0x55c5d52f5240, L_0x7f6ce4be48d0;
L_0x55c5d530a090 .functor MUXZ 1, L_0x7f6ce4be4918, L_0x55c5d53069a0, L_0x55c5d530eb20, C4<>;
L_0x55c5d530a440 .part v0x55c5d52f4f70_0, 21, 5;
L_0x55c5d530a6a0 .part v0x55c5d52f4f70_0, 16, 5;
L_0x55c5d530a790 .part v0x55c5d52f4f70_0, 11, 5;
L_0x55c5d530a9b0 .part v0x55c5d52f4f70_0, 16, 5;
L_0x55c5d530aa50 .functor MUXZ 5, L_0x55c5d530a9b0, L_0x55c5d530a790, L_0x55c5d522cd80, C4<>;
L_0x55c5d530ad70 .functor MUXZ 5, L_0x55c5d530aa50, L_0x7f6ce4be4960, L_0x55c5d5307590, C4<>;
L_0x55c5d530b150 .arith/sum 32, L_0x55c5d530d9b0, L_0x7f6ce4be49a8;
L_0x55c5d530b400 .functor MUXZ 32, v0x55c5d52e8150_0, v0x55c5d52f4ba0_0, L_0x55c5d52ccf30, C4<>;
L_0x55c5d530b590 .functor MUXZ 32, L_0x55c5d530b400, v0x55c5d52e9c30_0, L_0x55c5d5309fd0, C4<>;
L_0x55c5d530b8d0 .functor MUXZ 32, L_0x55c5d530b590, v0x55c5d52e93e0_0, L_0x55c5d5309cb0, C4<>;
L_0x55c5d530ba60 .functor MUXZ 32, L_0x55c5d530b8d0, L_0x55c5d530b150, L_0x55c5d530b010, C4<>;
L_0x55c5d530d9b0 .arith/sum 32, v0x55c5d52e8d20_0, L_0x7f6ce4be4ac8;
L_0x55c5d530dbb0 .part v0x55c5d52f4f70_0, 0, 16;
L_0x55c5d530de20 .concat [ 16 2 0 0], L_0x55c5d530dbb0, L_0x7f6ce4be4b10;
L_0x55c5d530df60 .part L_0x55c5d530de20, 0, 16;
L_0x55c5d530e230 .concat [ 2 16 0 0], L_0x7f6ce4be4b58, L_0x55c5d530df60;
L_0x55c5d530e370 .part L_0x55c5d530e230, 17, 1;
L_0x55c5d530e650 .functor MUXZ 14, L_0x7f6ce4be4be8, L_0x7f6ce4be4ba0, L_0x55c5d530e370, C4<>;
L_0x55c5d530e7e0 .concat [ 18 14 0 0], L_0x55c5d530e230, L_0x55c5d530e650;
S_0x55c5d52c5880 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55c5d52b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c5d52e71b0_0 .net *"_ivl_10", 15 0, L_0x55c5d530d0b0;  1 drivers
L_0x7f6ce4be4a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d52e72b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f6ce4be4a80;  1 drivers
v0x55c5d52e7390_0 .net *"_ivl_17", 15 0, L_0x55c5d530d320;  1 drivers
v0x55c5d52e7450_0 .net *"_ivl_5", 0 0, L_0x55c5d530c990;  1 drivers
v0x55c5d52e7530_0 .net *"_ivl_6", 15 0, L_0x55c5d530ca30;  1 drivers
v0x55c5d52e7660_0 .net *"_ivl_9", 15 0, L_0x55c5d530ce00;  1 drivers
v0x55c5d52e7740_0 .net "addr_rt", 4 0, L_0x55c5d530d650;  1 drivers
v0x55c5d52e7820_0 .var "b_flag", 0 0;
v0x55c5d52e78e0_0 .net "funct", 5 0, L_0x55c5d530c8f0;  1 drivers
v0x55c5d52e7a50_0 .var "hi", 31 0;
v0x55c5d52e7b30_0 .net "instructionword", 31 0, v0x55c5d52f4f70_0;  alias, 1 drivers
v0x55c5d52e7c10_0 .var "lo", 31 0;
v0x55c5d52e7cf0_0 .var "memaddroffset", 31 0;
v0x55c5d52e7dd0_0 .var "multresult", 63 0;
v0x55c5d52e7eb0_0 .net "op1", 31 0, L_0x55c5d530c4a0;  alias, 1 drivers
v0x55c5d52e7f90_0 .net "op2", 31 0, L_0x55c5d530c5f0;  alias, 1 drivers
v0x55c5d52e8070_0 .net "opcode", 5 0, L_0x55c5d530c850;  1 drivers
v0x55c5d52e8150_0 .var "result", 31 0;
v0x55c5d52e8230_0 .net "shamt", 4 0, L_0x55c5d530d550;  1 drivers
v0x55c5d52e8310_0 .net/s "sign_op1", 31 0, L_0x55c5d530c4a0;  alias, 1 drivers
v0x55c5d52e83d0_0 .net/s "sign_op2", 31 0, L_0x55c5d530c5f0;  alias, 1 drivers
v0x55c5d52e8470_0 .net "simmediatedata", 31 0, L_0x55c5d530d190;  1 drivers
v0x55c5d52e8530_0 .net "simmediatedatas", 31 0, L_0x55c5d530d190;  alias, 1 drivers
v0x55c5d52e85f0_0 .net "uimmediatedata", 31 0, L_0x55c5d530d410;  1 drivers
v0x55c5d52e86b0_0 .net "unsign_op1", 31 0, L_0x55c5d530c4a0;  alias, 1 drivers
v0x55c5d52e8770_0 .net "unsign_op2", 31 0, L_0x55c5d530c5f0;  alias, 1 drivers
v0x55c5d52e8880_0 .var "unsigned_result", 31 0;
E_0x55c5d52197b0/0 .event anyedge, v0x55c5d52e8070_0, v0x55c5d52e78e0_0, v0x55c5d52e7f90_0, v0x55c5d52e8230_0;
E_0x55c5d52197b0/1 .event anyedge, v0x55c5d52e7eb0_0, v0x55c5d52e7dd0_0, v0x55c5d52e7740_0, v0x55c5d52e8470_0;
E_0x55c5d52197b0/2 .event anyedge, v0x55c5d52e85f0_0, v0x55c5d52e8880_0;
E_0x55c5d52197b0 .event/or E_0x55c5d52197b0/0, E_0x55c5d52197b0/1, E_0x55c5d52197b0/2;
L_0x55c5d530c850 .part v0x55c5d52f4f70_0, 26, 6;
L_0x55c5d530c8f0 .part v0x55c5d52f4f70_0, 0, 6;
L_0x55c5d530c990 .part v0x55c5d52f4f70_0, 15, 1;
LS_0x55c5d530ca30_0_0 .concat [ 1 1 1 1], L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990;
LS_0x55c5d530ca30_0_4 .concat [ 1 1 1 1], L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990;
LS_0x55c5d530ca30_0_8 .concat [ 1 1 1 1], L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990;
LS_0x55c5d530ca30_0_12 .concat [ 1 1 1 1], L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990, L_0x55c5d530c990;
L_0x55c5d530ca30 .concat [ 4 4 4 4], LS_0x55c5d530ca30_0_0, LS_0x55c5d530ca30_0_4, LS_0x55c5d530ca30_0_8, LS_0x55c5d530ca30_0_12;
L_0x55c5d530ce00 .part v0x55c5d52f4f70_0, 0, 16;
L_0x55c5d530d0b0 .concat [ 16 0 0 0], L_0x55c5d530ce00;
L_0x55c5d530d190 .concat [ 16 16 0 0], L_0x55c5d530d0b0, L_0x55c5d530ca30;
L_0x55c5d530d320 .part v0x55c5d52f4f70_0, 0, 16;
L_0x55c5d530d410 .concat [ 16 16 0 0], L_0x55c5d530d320, L_0x7f6ce4be4a80;
L_0x55c5d530d550 .part v0x55c5d52f4f70_0, 6, 5;
L_0x55c5d530d650 .part v0x55c5d52f4f70_0, 16, 5;
S_0x55c5d52e8ab0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x55c5d52b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c5d52e8c60_0 .net "clk", 0 0, v0x55c5d52f4880_0;  alias, 1 drivers
v0x55c5d52e8d20_0 .var "curr_addr", 31 0;
v0x55c5d52e8e00_0 .net "enable", 0 0, L_0x55c5d530eca0;  alias, 1 drivers
v0x55c5d52e8ea0_0 .net "next_addr", 31 0, v0x55c5d52f37e0_0;  1 drivers
v0x55c5d52e8f80_0 .net "reset", 0 0, v0x55c5d52f5100_0;  alias, 1 drivers
S_0x55c5d52e9130 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55c5d52b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c5d52e9310_0 .net "clk", 0 0, v0x55c5d52f4880_0;  alias, 1 drivers
v0x55c5d52e93e0_0 .var "data", 31 0;
v0x55c5d52e94a0_0 .net "data_in", 31 0, v0x55c5d52e7a50_0;  alias, 1 drivers
v0x55c5d52e95a0_0 .net "data_out", 31 0, v0x55c5d52e93e0_0;  alias, 1 drivers
v0x55c5d52e9660_0 .net "enable", 0 0, L_0x55c5d530d760;  alias, 1 drivers
v0x55c5d52e9770_0 .net "reset", 0 0, v0x55c5d52f5100_0;  alias, 1 drivers
S_0x55c5d52e98c0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55c5d52b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c5d52e9b20_0 .net "clk", 0 0, v0x55c5d52f4880_0;  alias, 1 drivers
v0x55c5d52e9c30_0 .var "data", 31 0;
v0x55c5d52e9d10_0 .net "data_in", 31 0, v0x55c5d52e7c10_0;  alias, 1 drivers
v0x55c5d52e9de0_0 .net "data_out", 31 0, v0x55c5d52e9c30_0;  alias, 1 drivers
v0x55c5d52e9ea0_0 .net "enable", 0 0, L_0x55c5d530d760;  alias, 1 drivers
v0x55c5d52e9f90_0 .net "reset", 0 0, v0x55c5d52f5100_0;  alias, 1 drivers
S_0x55c5d52ea100 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55c5d52b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c5d530b1f0 .functor BUFZ 32, L_0x55c5d530be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c5d530c260 .functor BUFZ 32, L_0x55c5d530c080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c5d52eae80_2 .array/port v0x55c5d52eae80, 2;
L_0x55c5d530c370 .functor BUFZ 32, v0x55c5d52eae80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c5d52ea330_0 .net *"_ivl_0", 31 0, L_0x55c5d530be00;  1 drivers
v0x55c5d52ea430_0 .net *"_ivl_10", 6 0, L_0x55c5d530c120;  1 drivers
L_0x7f6ce4be4a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ea510_0 .net *"_ivl_13", 1 0, L_0x7f6ce4be4a38;  1 drivers
v0x55c5d52ea5d0_0 .net *"_ivl_2", 6 0, L_0x55c5d530bea0;  1 drivers
L_0x7f6ce4be49f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c5d52ea6b0_0 .net *"_ivl_5", 1 0, L_0x7f6ce4be49f0;  1 drivers
v0x55c5d52ea7e0_0 .net *"_ivl_8", 31 0, L_0x55c5d530c080;  1 drivers
v0x55c5d52ea8c0_0 .net "r_clk", 0 0, v0x55c5d52f4880_0;  alias, 1 drivers
v0x55c5d52ea960_0 .net "r_clk_enable", 0 0, v0x55c5d52f4920_0;  alias, 1 drivers
v0x55c5d52eaa20_0 .net "read_data1", 31 0, L_0x55c5d530b1f0;  alias, 1 drivers
v0x55c5d52eab00_0 .net "read_data2", 31 0, L_0x55c5d530c260;  alias, 1 drivers
v0x55c5d52eabe0_0 .net "read_reg1", 4 0, L_0x55c5d530a440;  alias, 1 drivers
v0x55c5d52eacc0_0 .net "read_reg2", 4 0, L_0x55c5d530a6a0;  alias, 1 drivers
v0x55c5d52eada0_0 .net "register_v0", 31 0, L_0x55c5d530c370;  alias, 1 drivers
v0x55c5d52eae80 .array "registers", 0 31, 31 0;
v0x55c5d52eb450_0 .net "reset", 0 0, v0x55c5d52f5100_0;  alias, 1 drivers
v0x55c5d52eb4f0_0 .net "write_control", 0 0, L_0x55c5d530af00;  alias, 1 drivers
v0x55c5d52eb5b0_0 .net "write_data", 31 0, L_0x55c5d530ba60;  alias, 1 drivers
v0x55c5d52eb7a0_0 .net "write_reg", 4 0, L_0x55c5d530ad70;  alias, 1 drivers
L_0x55c5d530be00 .array/port v0x55c5d52eae80, L_0x55c5d530bea0;
L_0x55c5d530bea0 .concat [ 5 2 0 0], L_0x55c5d530a440, L_0x7f6ce4be49f0;
L_0x55c5d530c080 .array/port v0x55c5d52eae80, L_0x55c5d530c120;
L_0x55c5d530c120 .concat [ 5 2 0 0], L_0x55c5d530a6a0, L_0x7f6ce4be4a38;
    .scope S_0x55c5d52ea100;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c5d52eae80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c5d52ea100;
T_1 ;
    %wait E_0x55c5d523f910;
    %load/vec4 v0x55c5d52eb450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c5d52ea960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c5d52eb4f0_0;
    %load/vec4 v0x55c5d52eb7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c5d52eb5b0_0;
    %load/vec4 v0x55c5d52eb7a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5d52eae80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c5d52c5880;
T_2 ;
    %wait E_0x55c5d52197b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %load/vec4 v0x55c5d52e8070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c5d52e78e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c5d52e83d0_0;
    %ix/getv 4, v0x55c5d52e8230_0;
    %shiftl 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c5d52e83d0_0;
    %ix/getv 4, v0x55c5d52e8230_0;
    %shiftr 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c5d52e83d0_0;
    %ix/getv 4, v0x55c5d52e8230_0;
    %shiftr/s 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c5d52e83d0_0;
    %load/vec4 v0x55c5d52e86b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c5d52e83d0_0;
    %load/vec4 v0x55c5d52e86b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c5d52e83d0_0;
    %load/vec4 v0x55c5d52e86b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c5d52e8310_0;
    %pad/s 64;
    %load/vec4 v0x55c5d52e83d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c5d52e7dd0_0, 0, 64;
    %load/vec4 v0x55c5d52e7dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c5d52e7a50_0, 0, 32;
    %load/vec4 v0x55c5d52e7dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c5d52e7c10_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %pad/u 64;
    %load/vec4 v0x55c5d52e8770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c5d52e7dd0_0, 0, 64;
    %load/vec4 v0x55c5d52e7dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c5d52e7a50_0, 0, 32;
    %load/vec4 v0x55c5d52e7dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c5d52e7c10_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e83d0_0;
    %mod/s;
    %store/vec4 v0x55c5d52e7a50_0, 0, 32;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e83d0_0;
    %div/s;
    %store/vec4 v0x55c5d52e7c10_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %mod;
    %store/vec4 v0x55c5d52e7a50_0, 0, 32;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %div;
    %store/vec4 v0x55c5d52e7c10_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c5d52e7eb0_0;
    %store/vec4 v0x55c5d52e7a50_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c5d52e7eb0_0;
    %store/vec4 v0x55c5d52e7c10_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e83d0_0;
    %add;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %add;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %sub;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %and;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %or;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %xor;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %or;
    %inv;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e83d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c5d52e7740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c5d52e8310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c5d52e8310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c5d52e8310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c5d52e8310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e83d0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e7f90_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c5d52e8310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c5d52e8310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52e7820_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e8530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e85f0_0;
    %and;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e85f0_0;
    %or;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c5d52e86b0_0;
    %load/vec4 v0x55c5d52e85f0_0;
    %xor;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c5d52e85f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c5d52e8880_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c5d52e8310_0;
    %load/vec4 v0x55c5d52e8470_0;
    %add;
    %store/vec4 v0x55c5d52e7cf0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c5d52e8880_0;
    %store/vec4 v0x55c5d52e8150_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c5d52e98c0;
T_3 ;
    %wait E_0x55c5d523f910;
    %load/vec4 v0x55c5d52e9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c5d52e9c30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c5d52e9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c5d52e9d10_0;
    %assign/vec4 v0x55c5d52e9c30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c5d52e9130;
T_4 ;
    %wait E_0x55c5d523f910;
    %load/vec4 v0x55c5d52e9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c5d52e93e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c5d52e9660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c5d52e94a0_0;
    %assign/vec4 v0x55c5d52e93e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c5d52e8ab0;
T_5 ;
    %wait E_0x55c5d523f910;
    %load/vec4 v0x55c5d52e8f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c5d52e8d20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c5d52e8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c5d52e8ea0_0;
    %assign/vec4 v0x55c5d52e8d20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c5d52b3500;
T_6 ;
    %wait E_0x55c5d523f910;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55c5d52f4240_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c5d52f23d0_0, v0x55c5d52f12d0_0, v0x55c5d52f3e20_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c5d52f3b10_0, v0x55c5d52f3cb0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c5d52f3a40_0, v0x55c5d52f3be0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c5d52f3ee0_0, v0x55c5d52f4370_0, v0x55c5d52f40a0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c5d52f3720_0, v0x55c5d52f44e0_0, v0x55c5d52f4440_0, v0x55c5d52f2830_0, v0x55c5d52f20a0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55c5d52f19f0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c5d52b3500;
T_7 ;
    %wait E_0x55c5d52413d0;
    %load/vec4 v0x55c5d52f15d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c5d52f1ae0_0;
    %load/vec4 v0x55c5d52f1730_0;
    %add;
    %store/vec4 v0x55c5d52f37e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c5d52f2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c5d52f1ae0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c5d52f23d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c5d52f37e0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c5d52f2530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c5d52f3a40_0;
    %store/vec4 v0x55c5d52f37e0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c5d52f1ae0_0;
    %store/vec4 v0x55c5d52f37e0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c5d52b3500;
T_8 ;
    %wait E_0x55c5d523f910;
    %load/vec4 v0x55c5d52f4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52f1950_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c5d52f19f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c5d52f1950_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c5d52b2d00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52f4880_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c5d52f4880_0;
    %inv;
    %store/vec4 v0x55c5d52f4880_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c5d52b2d00;
T_10 ;
    %fork t_1, S_0x55c5d52b30d0;
    %jmp t_0;
    .scope S_0x55c5d52b30d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52f5100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d52f4920_0, 0, 1;
    %wait E_0x55c5d523f910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d52f5100_0, 0, 1;
    %wait E_0x55c5d523f910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5d52e6520_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c5d52f4ba0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c5d52e67f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c5d52e6a90_0, 0, 5;
    %load/vec4 v0x55c5d52e6520_0;
    %store/vec4 v0x55c5d52e6b70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c5d52e65e0_0, 0, 16;
    %load/vec4 v0x55c5d52e67f0_0;
    %load/vec4 v0x55c5d52e6a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e6b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e65e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d52e66c0_0, 0, 32;
    %load/vec4 v0x55c5d52e66c0_0;
    %store/vec4 v0x55c5d52f4f70_0, 0, 32;
    %load/vec4 v0x55c5d52f4ba0_0;
    %load/vec4 v0x55c5d52e6520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c5d52f4ba0_0, 0, 32;
    %wait E_0x55c5d523f910;
    %delay 2, 0;
    %load/vec4 v0x55c5d52f4c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c5d52f4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c5d52e6520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c5d52e6520_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5d52e6520_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c5d52e67f0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x55c5d52e6440_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c5d52e6c50_0, 0, 5;
    %load/vec4 v0x55c5d52e6520_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55c5d52e6a90_0, 0, 5;
    %load/vec4 v0x55c5d52e6520_0;
    %store/vec4 v0x55c5d52e6b70_0, 0, 5;
    %load/vec4 v0x55c5d52e6520_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c5d52e69b0_0, 0, 5;
    %load/vec4 v0x55c5d52e67f0_0;
    %load/vec4 v0x55c5d52e6a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e6b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e69b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e6c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e6440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d52e68d0_0, 0, 32;
    %load/vec4 v0x55c5d52e68d0_0;
    %store/vec4 v0x55c5d52f4f70_0, 0, 32;
    %wait E_0x55c5d523f910;
    %delay 2, 0;
    %load/vec4 v0x55c5d52e6520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c5d52e6520_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5d52e6520_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c5d52e6d30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55c5d52e67f0_0, 0, 6;
    %load/vec4 v0x55c5d52e6520_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c5d52e6a90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5d52e6b70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c5d52e65e0_0, 0, 16;
    %load/vec4 v0x55c5d52e67f0_0;
    %load/vec4 v0x55c5d52e6a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e6b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d52e65e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d52e66c0_0, 0, 32;
    %load/vec4 v0x55c5d52e66c0_0;
    %store/vec4 v0x55c5d52f4f70_0, 0, 32;
    %wait E_0x55c5d523f910;
    %delay 2, 0;
    %load/vec4 v0x55c5d52e6520_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55c5d52e6d30_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55c5d52e6d30_0;
    %load/vec4 v0x55c5d52e6520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %or;
    %store/vec4 v0x55c5d52e6340_0, 0, 32;
    %load/vec4 v0x55c5d52e6d30_0;
    %load/vec4 v0x55c5d52e6520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c5d52e6d30_0, 0, 32;
    %load/vec4 v0x55c5d52f5010_0;
    %load/vec4 v0x55c5d52e6340_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c5d52e6340_0, v0x55c5d52f5010_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55c5d52e6520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c5d52e6520_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c5d52b2d00;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/or_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
