//: version "1.8.7"

module HA(C, S, B, A);
//: interface  /sz:(263, 230) /bd:[ Li0>B(127/230) Li1>A(49/230) To0<C(143/263) Ro0<S(91/230) ]
input B;    //: /sn:0 {0}(122,340)(208,340){1}
//: {2}(212,340)(257,340)(257,326)(265,326){3}
//: {4}(210,342)(210,371)(265,371){5}
input A;    //: /sn:0 {0}(122,321)(225,321){1}
//: {2}(229,321)(265,321){3}
//: {4}(227,323)(227,366)(265,366){5}
output C;    //: /sn:0 /dp:1 {0}(286,369)(380,369){1}
output S;    //: /sn:0 /dp:1 {0}(286,324)(375,324){1}
//: enddecls

  xor g4 (.I0(A), .I1(B), .Z(S));   //: @(276,324) /sn:0 /delay:" 4" /w:[ 3 3 0 ]
  //: output g3 (C) @(377,369) /sn:0 /w:[ 1 ]
  //: output g2 (S) @(372,324) /sn:0 /w:[ 1 ]
  //: input g1 (B) @(120,340) /sn:0 /w:[ 0 ]
  //: joint g6 (B) @(210, 340) /w:[ 2 -1 1 4 ]
  //: joint g7 (A) @(227, 321) /w:[ 2 -1 1 4 ]
  and g5 (.I0(A), .I1(B), .Z(C));   //: @(276,369) /sn:0 /delay:" 3" /w:[ 5 5 0 ]
  //: input g0 (A) @(120,321) /sn:0 /w:[ 0 ]

endmodule

module main;    //: root_module
wire w4;    //: /sn:0 /dp:1 {0}(546,177)(513,177){1}
wire w3;    //: /sn:0 /dp:1 {0}(392,50)(392,85){1}
wire w2;    //: /sn:0 {0}(186,135)(248,135){1}
wire w5;    //: /sn:0 {0}(192,214)(238,214)(238,213)(248,213){1}
//: enddecls

  //: switch g4 (w5) @(175,214) /sn:0 /w:[ 0 ] /st:0
  //: switch g3 (w2) @(169,135) /sn:0 /w:[ 0 ] /st:1
  led g2 (.I(w3));   //: @(392,43) /sn:0 /w:[ 0 ] /type:0
  led g1 (.I(w4));   //: @(553,177) /sn:0 /R:3 /w:[ 0 ] /type:0
  HA g0 (.B(w5), .A(w2), .C(w3), .S(w4));   //: @(249, 86) /sz:(263, 230) /sn:0 /p:[ Li0>1 Li1>1 To0<1 Ro0<1 ]

endmodule

