Running: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/root/Desktop/MTP/CustomNetwork/delay/counter32_isim_beh.exe" -prj "/root/Desktop/MTP/CustomNetwork/delay/counter32_beh.prj" "work.counter32" "work.glbl" 
ISim P.15xf (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/root/Desktop/MTP/CustomNetwork/delay/couter36.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94172 KB
Fuse CPU Usage: 1010 ms
Compiling module counter32
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable /root/Desktop/MTP/CustomNetwork/delay/counter32_isim_beh.exe
Fuse Memory Usage: 1178624 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 160 ms
