// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Rd_Mem_Rd_Mem,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7cg-fbvb900-1-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.939000,HLS_SYN_LAT=6678,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=1693,HLS_SYN_LUT=4257,HLS_VERSION=2021_1}" *)

module Rd_Mem (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        out_r,
        col_ov_pix_out_V_din,
        col_ov_pix_out_V_full_n,
        col_ov_pix_out_V_write,
        ctrl1_reg,
        ctrl2_reg,
        layer1_reg,
        layer2_reg
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_r;
input  [127:0] out_r;
output  [31:0] col_ov_pix_out_V_din;
input   col_ov_pix_out_V_full_n;
output   col_ov_pix_out_V_write;
input  [31:0] ctrl1_reg;
input  [31:0] ctrl2_reg;
input  [31:0] layer1_reg;
input  [31:0] layer2_reg;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg col_ov_pix_out_V_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] empty_38_fu_121_p1;
reg   [7:0] empty_38_reg_199;
wire   [7:0] p_cast_fu_125_p4;
reg   [7:0] p_cast_reg_204;
wire   [15:0] bound_fu_139_p2;
reg   [15:0] bound_reg_210;
wire   [15:0] empty_fu_158_p1;
reg   [15:0] empty_reg_225;
wire    ap_CS_fsm_state4;
wire  signed [23:0] grp_fu_186_p2;
reg   [23:0] bound4_reg_230;
wire   [0:0] icmp_ln1057_3_fu_162_p2;
reg   [0:0] icmp_ln1057_3_reg_235;
reg   [10:0] burst_buffer1_address0;
reg    burst_buffer1_ce0;
reg    burst_buffer1_we0;
wire   [127:0] burst_buffer1_q0;
reg   [10:0] burst_buffer2_address0;
reg    burst_buffer2_ce0;
reg    burst_buffer2_we0;
wire   [127:0] burst_buffer2_q0;
wire   [10:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0;
wire   [127:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d0;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0;
wire   [10:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address1;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce1;
wire   [127:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d1;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we1;
wire   [10:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0;
wire   [127:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d0;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0;
wire   [10:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address1;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce1;
wire   [127:0] grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d1;
wire    grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we1;
wire    grp_dataflow_parent_loop_proc_fu_94_ap_start;
wire    grp_dataflow_parent_loop_proc_fu_94_ap_done;
wire    grp_dataflow_parent_loop_proc_fu_94_ap_ready;
wire    grp_dataflow_parent_loop_proc_fu_94_ap_idle;
reg    grp_dataflow_parent_loop_proc_fu_94_ap_continue;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_idle;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_ready;
wire   [31:0] grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_din;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write;
wire   [10:0] grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0;
wire   [10:0] grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0;
wire    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0;
reg    grp_dataflow_parent_loop_proc_fu_94_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln1057_fu_170_p2;
wire    ap_CS_fsm_state6;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done;
reg    ap_block_state6_on_subcall_done;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done;
reg    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [15:0] ic_fu_64;
wire   [15:0] ic_2_fu_175_p2;
wire   [7:0] bound_fu_139_p0;
wire   [15:0] cast_fu_135_p1;
wire   [7:0] bound_fu_139_p1;
wire   [7:0] grp_fu_186_p0;
wire   [15:0] grp_fu_186_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire   [23:0] grp_fu_186_p00;
wire   [23:0] grp_fu_186_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_dataflow_parent_loop_proc_fu_94_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done = 1'b0;
#0 grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg = 1'b0;
end

Rd_Mem_burst_buffer1 #(
    .DataWidth( 128 ),
    .AddressRange( 1984 ),
    .AddressWidth( 11 ))
burst_buffer1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(burst_buffer1_address0),
    .ce0(burst_buffer1_ce0),
    .we0(burst_buffer1_we0),
    .d0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d0),
    .q0(burst_buffer1_q0)
);

Rd_Mem_burst_buffer1 #(
    .DataWidth( 128 ),
    .AddressRange( 1984 ),
    .AddressWidth( 11 ))
burst_buffer2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(burst_buffer2_address0),
    .ce0(burst_buffer2_ce0),
    .we0(burst_buffer2_we0),
    .d0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d0),
    .q0(burst_buffer2_q0)
);

Rd_Mem_dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_94(
    .ctrl2_reg_load_cast(empty_38_reg_199),
    .ctrl1_reg(ctrl1_reg),
    .ctrl2_reg(ctrl2_reg),
    .layer2_reg(layer2_reg),
    .burst_buffer1_address0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0),
    .burst_buffer1_ce0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0),
    .burst_buffer1_d0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d0),
    .burst_buffer1_q0(128'd0),
    .burst_buffer1_we0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0),
    .burst_buffer1_address1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address1),
    .burst_buffer1_ce1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce1),
    .burst_buffer1_d1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d1),
    .burst_buffer1_q1(128'd0),
    .burst_buffer1_we1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we1),
    .in_r(in_r),
    .burst_buffer2_address0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0),
    .burst_buffer2_ce0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0),
    .burst_buffer2_d0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d0),
    .burst_buffer2_q0(128'd0),
    .burst_buffer2_we0(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0),
    .burst_buffer2_address1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address1),
    .burst_buffer2_ce1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce1),
    .burst_buffer2_d1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d1),
    .burst_buffer2_q1(128'd0),
    .burst_buffer2_we1(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ctrl1_reg_ap_vld(1'b1),
    .ctrl2_reg_ap_vld(1'b1),
    .layer2_reg_ap_vld(1'b1),
    .in_r_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc_fu_94_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc_fu_94_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc_fu_94_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc_fu_94_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc_fu_94_ap_continue)
);

Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9 grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start),
    .ap_done(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done),
    .ap_idle(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_idle),
    .ap_ready(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_ready),
    .col_ov_pix_out_V_din(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_din),
    .col_ov_pix_out_V_full_n(col_ov_pix_out_V_full_n),
    .col_ov_pix_out_V_write(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write),
    .bound4(bound4_reg_230),
    .bound(bound_reg_210),
    .p_cast(p_cast_reg_204),
    .icmp_ln1057_3(icmp_ln1057_3_reg_235),
    .burst_buffer1_address0(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0),
    .burst_buffer1_ce0(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0),
    .burst_buffer1_q0(burst_buffer1_q0),
    .burst_buffer2_address0(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0),
    .burst_buffer2_ce0(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0),
    .burst_buffer2_q0(burst_buffer2_q0)
);

Rd_Mem_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U41(
    .din0(bound_fu_139_p0),
    .din1(bound_fu_139_p1),
    .dout(bound_fu_139_p2)
);

Rd_Mem_mul_mul_8ns_16ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16ns_24_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_186_p0),
    .din1(grp_fu_186_p1),
    .ce(1'b1),
    .dout(grp_fu_186_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_94_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_94_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state7) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg <= 1'b1;
        end else if ((grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_ready == 1'b1)) begin
            grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_proc_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state6) & (ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready == 1'b0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln1057_fu_170_p2 == 1'd0)))) begin
            grp_dataflow_parent_loop_proc_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc_fu_94_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ic_fu_64 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1057_fu_170_p2 == 1'd0))) begin
        ic_fu_64 <= ic_2_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bound4_reg_230 <= grp_fu_186_p2;
        empty_reg_225 <= empty_fu_158_p1;
        icmp_ln1057_3_reg_235 <= icmp_ln1057_3_fu_162_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bound_reg_210 <= bound_fu_139_p2;
        empty_38_reg_199 <= empty_38_fu_121_p1;
        p_cast_reg_204 <= {{ctrl1_reg[31:24]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1057_fu_170_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1057_fu_170_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        burst_buffer1_address0 = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        burst_buffer1_address0 = grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0;
    end else begin
        burst_buffer1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        burst_buffer1_ce0 = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        burst_buffer1_ce0 = grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0;
    end else begin
        burst_buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        burst_buffer1_we0 = grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0;
    end else begin
        burst_buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        burst_buffer2_address0 = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        burst_buffer2_address0 = grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0;
    end else begin
        burst_buffer2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        burst_buffer2_ce0 = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        burst_buffer2_ce0 = grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0;
    end else begin
        burst_buffer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        burst_buffer2_we0 = grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0;
    end else begin
        burst_buffer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_ov_pix_out_V_write = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write;
    end else begin
        col_ov_pix_out_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        grp_dataflow_parent_loop_proc_fu_94_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc_fu_94_ap_continue = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1057_fu_170_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state7 = ap_NS_fsm[32'd6];

always @ (*) begin
    ap_block_state6_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready & ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done) == 1'b0);
end

assign ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done = (grp_dataflow_parent_loop_proc_fu_94_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready = (grp_dataflow_parent_loop_proc_fu_94_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready);

assign bound_fu_139_p0 = cast_fu_135_p1;

assign bound_fu_139_p1 = cast_fu_135_p1;

assign cast_fu_135_p1 = p_cast_fu_125_p4;

assign col_ov_pix_out_V_din = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_din;

assign empty_38_fu_121_p1 = ctrl2_reg[7:0];

assign empty_fu_158_p1 = layer1_reg[15:0];

assign grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start = grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg;

assign grp_dataflow_parent_loop_proc_fu_94_ap_start = grp_dataflow_parent_loop_proc_fu_94_ap_start_reg;

assign grp_fu_186_p0 = grp_fu_186_p00;

assign grp_fu_186_p00 = empty_38_fu_121_p1;

assign grp_fu_186_p1 = grp_fu_186_p10;

assign grp_fu_186_p10 = bound_fu_139_p2;

assign ic_2_fu_175_p2 = (ic_fu_64 + 16'd1);

assign icmp_ln1057_3_fu_162_p2 = ((p_cast_reg_204 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_170_p2 = ((ic_fu_64 == empty_reg_225) ? 1'b1 : 1'b0);

assign p_cast_fu_125_p4 = {{ctrl1_reg[31:24]}};

endmodule //Rd_Mem
