# LLAMA Parity Gap Plan

Tracked gaps between the Rust LLAMA core and the Python emulator, with TODOs to close parity and add coverage.

## Gaps & Actions

1) **Opcode coverage**
   - Status: Complete. Table generated from `instr/opcode_table.py` (256 entries), executor handles all valid opcodes. Remaining guardrails only trip on invalid encodings the Python decoder never emits (bad addressing modes, non-byte DADL/DSBL, unsupported EX/EXL shapes).

2) **Flag register fidelity**
   - Gap: `LlamaState` truncates `F` to FC/FZ; Python keeps full 8-bit `F`.
   - Actions: Preserve full `F` byte, keep FC/FZ aliases consistent; add tests for writing/reading other flag bits and alias behaviour. âœ… Implemented in `sc62015/core/src/llama/state.rs` with tests.

3) **Memory model & overlays**
   - Gap: `MemoryImage` lacks 24-bit wrap, overlay bus, and dynamic handlers (KIO, E-port, LCD overlay, perfetto hooks).
   - Actions: Implement masking/ wrapping; mirror Python overlay dispatch; add parity tests for KIO, LCD overlay, external range bounds. âœ… 24-bit wrapping and python-range masking done with tests; basic KIO/E-port/LCD stubs added. ðŸ”œ Expose LLAMA backend through Python overlay hooks (keyboard/LCD/E-port) so parity tests can exercise stubs vs. Python. This likely needs PyO3 bridge changes to route the Rust bus into Pythonâ€™s overlay callbacks without bypassing observers/perfetto.

4) **Timers & IRQ cadence**
   - Gap: `TimerContext` sets ISR bits only; no IMR gating, keyboard scan integration, or dispatcher parity.
   - Actions: Align with `PCE500Emulator._tick_timers`; integrate IMR, scan-triggered KEYI, perfetto hooks; add cadence tests (MTI/STI/KEYI). âœ… Timer tick now drives keyboard scans and KEYI when events present; further IMR/dispatcher parity still needed. âœ… LLAMA bus now reports IMR/ISR writes into Python `trace_irq_from_rust`; ðŸ”œ emit timer/IRQ entry/exit payloads and add cross-backend cadence tests via Python dispatcher.

5) **Keyboard IRQs and FIFO**
   - Gap: KeyboardMatrix never asserts KEYI/IMR; `pending_kil` not set; no IRQ delivery on debounce/repeat.
   - Actions: Mirror Python keyboard handler: set KEYI/IRQ when events enqueue, honour KSD/LCC, update IMR/ISR; add FIFO/IRQ regression tests. âœ… KEYI assertion on scans/KIO writes, KSD honoured, pending_kil tracked. ðŸ”œ Add cross-backend parity tests once LLAMA backend can be driven through Python keyboard/irq dispatcher.

6) **LCD controller behaviour**
   - Gap: Minimal HD61202 model (stub status, fixed geometry, no busy timing, no PC tracking).
   - Actions: Port Python HD61202/controller pipeline (busy/status, asymmetric width, VRAM tracking); add parity tests for instruction/data sequences and display snapshots. âœ… Reads stubbed to 0xFF to match Python; busy/status/geometry still outstanding. ðŸ”œ Expose LLAMA LCD overlay via Python emulator to add cross-backend read/write parity tests.

7) **Snapshot format parity**
   - Gap: Rust snapshots omit temps, call depth, keyboard/lcd/peripheral state, backend metadata.
   - Actions: Extend snapshot payload to match Python (.pcsnap) fields; add round-trip tests across backends.

8) **Perfetto trace fidelity**
   - Gap: Rust perfetto annotations/timestamps differ from Python (limited fields, fixed units).
   - Actions: Match annotation set and timing semantics; run `compare_perfetto_traces.py` in CI; add llama-tests feature coverage. ðŸ”œ Wire LLAMA backend perfetto hooks to Python comparison harness and add a CI job.

9) **PyO3 bus side effects**
   - Gap: Py bus bypasses Python overlay callbacks and perfetto/observer hooks; KIO logging differs.
   - Actions: Route via Python bus APIs that enforce overlays/observers; align KIO tracing; add integration tests through the Py module.

10) **Ongoing divergence audits**
   - Gap: Missing continuous auditing for newly introduced Rust/Python behavioural drift.
    - Actions: Establish a recurring, thorough audit checklist/runbook to scan for divergence (opcodes, IMEM/EMEM side effects, IRQ paths, snapshots, perfetto outputs); automate where possible and track findings in CI reports.

10) **Parity test harness coverage**
   - Gap: Only a handful of llama-tests parity cases exist (core ops, wait, simple mem swaps). Broader opcode/memory parity is missing and not yet in CI.
   - Actions: Expand cross-backend parity cases (mem arithmetic ADD/SUB/ADC/SBC/PMDF, EX/EXL reg/mem variants, DADL/DSBL/DSLL/DSRL edge cases), seed IMEM/EMEM as needed, and wire llama-tests parity (incl. Perfetto comparison) into CI as a lower-priority guardrail.

## Next Steps
- Prioritize gaps 1, 3, 4, 5 for instruction/IRQ correctness; follow with 2, 6, 7, 8, 9 for fidelity and tooling.
- Add automated parity tests for each gap; wire into CI (nightly smoke + unit parity). Broader parity harness work (item 11) can follow the core correctness items.
- Extract IRQ pending/delivery logic in `pce500/emulator.py` into reusable helper(s) with a test-only hook to force delivery, then add deterministic MTI/KEYI stack/PC delivery tests for Python and LLAMA backends.
