// Seed: 2241802474
module module_0;
  assign id_1[1] = id_1;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  wire id_38;
  wire id_39;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output tri   id_2,
    input  logic id_3
);
  wire id_5;
  module_0();
  always @(1 == 1 or posedge 1) if (id_1) id_0 <= id_3;
endmodule
