

================================================================
== Vitis HLS Report for 'example_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Tue Nov 28 22:20:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |       51|       51|         3|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_65_p2   |         +|   0|  0|  14|           6|           1|
    |buff_d0             |         +|   0|  0|  39|          32|           7|
    |icmp_ln39_fu_59_p2  |      icmp|   0|  0|  10|           6|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  65|          45|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_30                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buff_addr_reg_98                  |   6|   0|    6|          0|
    |buff_addr_reg_98_pp0_iter1_reg    |   6|   0|    6|          0|
    |buff_load_reg_104                 |  32|   0|   32|          0|
    |i_fu_30                           |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  55|   0|   55|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|buff_address0  |  out|    6|   ap_memory|                              buff|         array|
|buff_ce0       |  out|    1|   ap_memory|                              buff|         array|
|buff_we0       |  out|    1|   ap_memory|                              buff|         array|
|buff_d0        |  out|   32|   ap_memory|                              buff|         array|
|buff_address1  |  out|    6|   ap_memory|                              buff|         array|
|buff_ce1       |  out|    1|   ap_memory|                              buff|         array|
|buff_q1        |   in|   32|   ap_memory|                              buff|         array|
+---------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [test/example.cpp:39]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%icmp_ln39 = icmp_eq  i6 %i_1, i6 50" [test/example.cpp:39]   --->   Operation 11 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%add_ln39 = add i6 %i_1, i6 1" [test/example.cpp:39]   --->   Operation 13 'add' 'add_ln39' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %for.end.exitStub" [test/example.cpp:39]   --->   Operation 14 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_1" [test/example.cpp:39]   --->   Operation 15 'zext' 'i_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %i_cast" [test/example.cpp:40]   --->   Operation 16 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%buff_load = load i6 %buff_addr" [test/example.cpp:40]   --->   Operation 17 'load' 'buff_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln39 = store i6 %add_ln39, i6 %i" [test/example.cpp:39]   --->   Operation 18 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%buff_load = load i6 %buff_addr" [test/example.cpp:40]   --->   Operation 19 'load' 'buff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [test/example.cpp:30]   --->   Operation 20 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.70ns)   --->   "%add_ln40 = add i32 %buff_load, i32 100" [test/example.cpp:40]   --->   Operation 21 'add' 'add_ln40' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i6 %buff_addr" [test/example.cpp:40]   --->   Operation 22 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [test/example.cpp:39]   --->   Operation 23 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
icmp_ln39         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln39          (add              ) [ 0000]
br_ln39           (br               ) [ 0000]
i_cast            (zext             ) [ 0000]
buff_addr         (getelementptr    ) [ 0111]
store_ln39        (store            ) [ 0000]
buff_load         (load             ) [ 0101]
specloopname_ln30 (specloopname     ) [ 0000]
add_ln40          (add              ) [ 0000]
store_ln40        (store            ) [ 0000]
br_ln39           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="buff_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="6" slack="2"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="0"/>
<pin id="46" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="47" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="49" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_load/1 store_ln40/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln0_store_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="0"/>
<pin id="53" dir="0" index="1" bw="6" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_1_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="icmp_ln39_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="0"/>
<pin id="61" dir="0" index="1" bw="6" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="add_ln39_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_cast_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln39_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln40_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="94" class="1005" name="icmp_ln39_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="98" class="1005" name="buff_addr_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="1"/>
<pin id="100" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="104" class="1005" name="buff_load_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="22" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="50"><net_src comp="34" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="63"><net_src comp="56" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="56" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="56" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="80"><net_src comp="65" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="86"><net_src comp="81" pin="2"/><net_sink comp="41" pin=1"/></net>

<net id="90"><net_src comp="30" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="97"><net_src comp="59" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="34" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="107"><net_src comp="41" pin="7"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff | {3 }
 - Input state : 
	Port: example_Pipeline_VITIS_LOOP_39_1 : buff | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		i_cast : 2
		buff_addr : 3
		buff_load : 4
		store_ln39 : 3
	State 2
	State 3
		store_ln40 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln39_fu_65 |    0    |    14   |
|          |  add_ln40_fu_81 |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln39_fu_59 |    0    |    10   |
|----------|-----------------|---------|---------|
|   zext   |   i_cast_fu_71  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    63   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| buff_addr_reg_98|    6   |
|buff_load_reg_104|   32   |
|     i_reg_87    |    6   |
| icmp_ln39_reg_94|    1   |
+-----------------+--------+
|      Total      |   45   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   72   |
+-----------+--------+--------+--------+
