Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VCounter.v" in library work
Compiling verilog file "HCounter.v" in library work
Module <VCounter> compiled
Compiling verilog file "top.v" in library work
Module <HCounter> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <HCounter> in library <work>.

Analyzing hierarchy for module <VCounter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <HCounter> in library <work>.
Module <HCounter> is correct for synthesis.
 
Analyzing module <VCounter> in library <work>.
Module <VCounter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HCounter>.
    Related source file is "HCounter.v".
    Found 1-bit register for signal <enable_V_Counter>.
    Found 16-bit up counter for signal <H_Count>.
    Found 16-bit comparator less for signal <enable_V_Counter$cmp_lt0000> created at line 10.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HCounter> synthesized.


Synthesizing Unit <VCounter>.
    Related source file is "VCounter.v".
    Found 16-bit up counter for signal <V_Count>.
    Found 16-bit comparator less for signal <V_Count$cmp_lt0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <VCounter> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
    Found 1-bit register for signal <clk_out>.
    Found 32-bit up counter for signal <count>.
    Found 16-bit comparator less for signal <Hsync$cmp_lt0000> created at line 52.
    Found 16-bit comparator greater for signal <OutRed$cmp_gt0000> created at line 55.
    Found 16-bit comparator greater for signal <OutRed$cmp_gt0001> created at line 55.
    Found 16-bit comparator less for signal <OutRed$cmp_lt0000> created at line 55.
    Found 16-bit comparator less for signal <OutRed$cmp_lt0001> created at line 55.
    Found 16-bit comparator less for signal <Vsync$cmp_lt0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 8
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 8
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 295
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 68
#      LUT2                        : 12
#      LUT3                        : 5
#      LUT4                        : 25
#      MUXCY                       : 110
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 66
#      FDE                         : 1
#      FDR                         : 49
#      FDRE                        : 16
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       60  out of   2448     2%  
 Number of Slice Flip Flops:             66  out of   4896     1%  
 Number of 4 input LUTs:                119  out of   4896     2%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     92    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | IBUF+BUFG              | 33    |
clk_out1                           | BUFG                   | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.498ns (Maximum Frequency: 181.873MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.656ns
   Maximum combinational path delay: 4.655ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.528ns (frequency: 220.868MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 9)
  Source:            count_8 (FF)
  Destination:       count_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: count_8 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  count_8 (count_8)
     LUT4:I0->O            1   0.612   0.000  clk_out_cmp_eq0000_wg_lut<0> (clk_out_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  clk_out_cmp_eq0000_wg_cy<0> (clk_out_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk_out_cmp_eq0000_wg_cy<1> (clk_out_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk_out_cmp_eq0000_wg_cy<2> (clk_out_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk_out_cmp_eq0000_wg_cy<3> (clk_out_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk_out_cmp_eq0000_wg_cy<4> (clk_out_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clk_out_cmp_eq0000_wg_cy<5> (clk_out_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  clk_out_cmp_eq0000_wg_cy<6> (clk_out_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.289   1.073  clk_out_cmp_eq0000_wg_cy<7> (clk_out_cmp_eq0000)
     FDR:R                     0.795          count_0
    ----------------------------------------
    Total                      4.528ns (2.923ns logic, 1.605ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out1'
  Clock period: 5.498ns (frequency: 181.873MHz)
  Total number of paths / destination ports: 800 / 81
-------------------------------------------------------------------------
Delay:               5.498ns (Levels of Logic = 8)
  Source:            vgaV/V_Count_2 (FF)
  Destination:       vgaV/V_Count_0 (FF)
  Source Clock:      clk_out1 rising
  Destination Clock: clk_out1 rising

  Data Path: vgaV/V_Count_2 to vgaV/V_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.514   0.651  vgaV/V_Count_2 (vgaV/V_Count_2)
     LUT2:I0->O            1   0.612   0.000  Mcompar_OutRed_cmp_lt0001_lut<0>1 (Mcompar_OutRed_cmp_lt0001_lut<0>1)
     MUXCY:S->O            1   0.404   0.000  Mcompar_OutRed_cmp_lt0001_cy<0>_0 (Mcompar_OutRed_cmp_lt0001_cy<0>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_OutRed_cmp_lt0001_cy<1>_0 (Mcompar_OutRed_cmp_lt0001_cy<1>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_OutRed_cmp_lt0001_cy<2>_0 (Mcompar_OutRed_cmp_lt0001_cy<2>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_OutRed_cmp_lt0001_cy<3>_0 (Mcompar_OutRed_cmp_lt0001_cy<3>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_OutRed_cmp_lt0001_cy<4>_0 (Mcompar_OutRed_cmp_lt0001_cy<4>1)
     MUXCY:CI->O           1   0.399   0.426  Mcompar_OutRed_cmp_lt0001_cy<5>_0 (Mcompar_OutRed_cmp_lt0001_cy<5>1)
     LUT2:I1->O           16   0.612   0.879  vgaV/V_Count_and00001 (vgaV/V_Count_and0000)
     FDRE:R                    0.795          vgaV/V_Count_0
    ----------------------------------------
    Total                      5.498ns (3.543ns logic, 1.956ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out1'
  Total number of paths / destination ports: 458 / 10
-------------------------------------------------------------------------
Offset:              7.656ns (Levels of Logic = 7)
  Source:            vgaH/H_Count_4 (FF)
  Destination:       OutBlue<2> (PAD)
  Source Clock:      clk_out1 rising

  Data Path: vgaH/H_Count_4 to OutBlue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.690  vgaH/H_Count_4 (vgaH/H_Count_4)
     LUT3:I0->O            1   0.612   0.000  Mcompar_OutRed_cmp_gt0000_lut<0> (Mcompar_OutRed_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_OutRed_cmp_gt0000_cy<0> (Mcompar_OutRed_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_OutRed_cmp_gt0000_cy<1> (Mcompar_OutRed_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_OutRed_cmp_gt0000_cy<2> (Mcompar_OutRed_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_OutRed_cmp_gt0000_cy<3> (Mcompar_OutRed_cmp_gt0000_cy<3>)
     LUT4:I0->O            8   0.612   0.643  OutRed_and00001 (OutRed_0_OBUF)
     OBUF:I->O                 3.169          OutBlue_2_OBUF (OutBlue<2>)
    ----------------------------------------
    Total                      7.656ns (5.814ns logic, 1.842ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.655ns (Levels of Logic = 2)
  Source:            mclk (PAD)
  Destination:       Led<0> (PAD)

  Data Path: mclk to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  mclk_IBUF (Led_0_OBUF1)
     OBUF:I->O                 3.169          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      4.655ns (4.275ns logic, 0.380ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.13 secs
 
--> 

Total memory usage is 4513648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

