

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:46:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.408 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       11|       12|  44.000 ns|  48.000 ns|   10|   10|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       11|       11|         3|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      240|    -|
|Memory               |        -|     -|      576|      288|    -|
|Multiplexer          |        -|     -|        -|      208|    -|
|Register             |        -|     -|      380|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      956|      815|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_1_1_1_U106   |mux_42_1_1_1   |        0|   0|  0|  20|    0|
    |mux_42_1_1_1_U109   |mux_42_1_1_1   |        0|   0|  0|  20|    0|
    |mux_42_1_1_1_U112   |mux_42_1_1_1   |        0|   0|  0|  20|    0|
    |mux_42_1_1_1_U115   |mux_42_1_1_1   |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U104  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U105  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U107  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U108  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U110  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U111  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U113  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U114  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 240|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                     Module                                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |control_delayline_Array_17_U  |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17  |        0|  64|  32|    0|     1|   32|     1|           32|
    |control_delayline_Array_2_U   |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17  |        0|  64|  32|    0|     1|   32|     1|           32|
    |control_delayline_Array_18_U  |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17  |        0|  64|  32|    0|     1|   32|     1|           32|
    |delayline_Array_14_U          |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_14          |        0|  64|  32|    0|     3|   45|     1|          135|
    |delayline_Array_12_U          |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_14          |        0|  64|  32|    0|     3|   45|     1|          135|
    |delayline_Array_16_U          |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_16          |        0|  64|  32|    0|     2|   45|     1|           90|
    |delayline_Array_15_U          |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_16          |        0|  64|  32|    0|     2|   45|     1|           90|
    |delayline_Array_19_U          |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_19          |        0|  64|  32|    0|     1|   45|     1|           45|
    |delayline_Array_17_U          |streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_delayline_Array_19          |        0|  64|  32|    0|     1|   45|     1|           45|
    +------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                |        0| 576| 288|    0|    15|  366|     9|          636|
    +------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_6_fu_417_p2                     |         +|   0|  0|   9|           2|           1|
    |add_ln870_fu_401_p2                       |         +|   0|  0|   9|           2|           1|
    |t_fu_307_p2                               |         +|   0|  0|  12|           4|           1|
    |and_ln297_11_fu_931_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln297_12_fu_937_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln297_fu_925_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2          |       and|   0|  0|   2|           1|           1|
    |ap_condition_259                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_77                           |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                         |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n                     |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                         |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                         |       and|   0|  0|   2|           2|           2|
    |fifo_has_next_sample_nbreadreq_fu_156_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln231_fu_441_p2                      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln256_fu_423_p2                      |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state4           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  79|          32|          28|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                           Name                                          | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                |  14|          3|    1|          3|
    |ap_done                                                                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                                  |   9|          2|    1|          2|
    |ap_phi_mux_t59_phi_fu_196_p6                                                             |  14|          3|    4|         12|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252               |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296               |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206                         |  14|          3|    1|          3|
    |casted_output_blk_n                                                                      |   9|          2|    1|          2|
    |p_fftInData_reOrdered_blk_n                                                              |   9|          2|    1|          2|
    |t59_reg_192                                                                              |   9|          2|    4|          8|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                    | 208|         45|  191|        564|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln297_12_reg_1073                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                |   2|   0|    2|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252               |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296               |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206                         |   1|   0|    1|          0|
    |commuted_output_sample_M_imag_V_0_reg_1048                                               |  22|   0|   22|          0|
    |commuted_output_sample_M_imag_V_1_reg_1058                                               |  22|   0|   22|          0|
    |commuted_output_sample_M_imag_V_2_reg_1068                                               |  22|   0|   22|          0|
    |commuted_output_sample_M_real_V_0_reg_1043                                               |  22|   0|   22|          0|
    |commuted_output_sample_M_real_V_1_reg_1053                                               |  22|   0|   22|          0|
    |commuted_output_sample_M_real_V_2_reg_1063                                               |  22|   0|   22|          0|
    |control_bits_V_7                                                                         |   2|   0|    2|          0|
    |control_count_V_7                                                                        |   2|   0|    2|          0|
    |delay_line_stall_7                                                                       |   1|   0|    1|          0|
    |delay_line_stall_7_load_reg_985                                                          |   1|   0|    1|          0|
    |delay_line_stall_7_load_reg_985_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_976                                                             |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_976_pp0_iter1_reg                                               |   1|   0|    1|          0|
    |icmp_ln231_reg_1029                                                                      |   1|   0|    1|          0|
    |icmp_ln231_reg_1029_pp0_iter1_reg                                                        |   1|   0|    1|          0|
    |sample_in_read_count_V_7                                                                 |   2|   0|    2|          0|
    |t59_reg_192                                                                              |   4|   0|    4|          0|
    |t_reg_980                                                                                |   4|   0|    4|          0|
    |temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038                             |  22|   0|   22|          0|
    |temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033                             |  22|   0|   22|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 380|   0|  380|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n             |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_str_blocking_n             |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|ap_int_blocking_n             |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 8, 5, 3, 0> > >|  return value|
|casted_output_dout            |   in|  256|     ap_fifo|                                               casted_output|       pointer|
|casted_output_empty_n         |   in|    1|     ap_fifo|                                               casted_output|       pointer|
|casted_output_read            |  out|    1|     ap_fifo|                                               casted_output|       pointer|
|p_fftInData_reOrdered_din     |  out|  256|     ap_fifo|                                       p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_full_n  |   in|    1|     ap_fifo|                                       p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_write   |  out|    1|     ap_fifo|                                       p_fftInData_reOrdered|       pointer|
+------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

