Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sat Apr 30 02:48:09 2022
| Host              : DESKTOP-2QIFQ8G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file C://Users//noize//haskell2hardware//fhw//examples//QTreeBenchmarks//diploma//verilog-bool-no-nnz-inlined//synthesis//mMaskAdd//distilled//time-summary-report
| Design            : mMaskAdd
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (93)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (93)
--------------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.389        0.000                      0                84868        0.010        0.000                      0                84868        2.958        0.000                       0                 17609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.389        0.000                      0                84868        0.010        0.000                      0                84868        2.958        0.000                       0                 17609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_mem_reg_bram_206/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (CLK rise@7.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.081ns (1.428%)  route 5.592ns (98.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 10.236 - 7.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.236ns
    Common Clock Delay      (CCD):    1.947ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.071ns (routing 1.410ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.570ns (routing 1.281ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AW16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.596     0.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.596    clk_IBUF_inst/OUT
    AW16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.931    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.959 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=17608, routed)       3.071     4.030    clk_IBUF_BUFG
    SLICE_X135Y281       FDRE                                         r  memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y281       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.111 r  memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_d_reg[5]/Q
                         net (fo=30, routed)          5.592     9.703    memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_address[3]
    SLR Crossing[1->0]   
    RAMB36_X6Y27         RAMB36E2                                     r  memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_mem_reg_bram_206/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.000     7.000 r  
    AW16                                              0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AW16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     7.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.345    clk_IBUF_inst/OUT
    AW16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     7.642    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.666 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=17608, routed)       2.570    10.236    clk_IBUF_BUFG
    SLR Crossing[1->0]   
    RAMB36_X6Y27         RAMB36E2                                     r  memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_mem_reg_bram_206/CLKARDCLK
                         clock pessimism              0.422    10.658    
                         inter-SLR compensation      -0.193    10.465    
                         clock uncertainty           -0.035    10.430    
    RAMB36_X6Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    10.093    memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_mem_reg_bram_206
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Net Delay (Source):      2.774ns (routing 1.281ns, distribution 1.493ns)
  Clock Net Delay (Destination): 3.107ns (routing 1.410ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AW16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AW16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.642    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.666 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=17608, routed)       2.774     3.440    clk_IBUF_BUFG
    SLICE_X135Y310       FDRE                                         r  writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y310       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.500 r  writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_d_reg[4]/Q
                         net (fo=2, routed)           0.117     3.617    writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_d__0[4]
    SLICE_X134Y309       FDRE                                         r  writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AW16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.596     0.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.596    clk_IBUF_inst/OUT
    AW16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.931    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.959 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=17608, routed)       3.107     4.066    clk_IBUF_BUFG
    SLICE_X134Y309       FDRE                                         r  writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_buf_reg[4]/C
                         clock pessimism             -0.519     3.547    
    SLICE_X134Y309       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.607    writeQTree_BoollizzieLet16_1_1_argbuf_bufchan_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         7.000       5.645      RAMB36_X10Y65  memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_mem_reg_bram_100/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.500       2.958      RAMB36_X1Y77   memMergeIn_CTf'_dbuf_mem_reg_bram_32/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.500       2.958      RAMB36_X10Y65  memMergeIn_CTf'''''''''_f'''''''''_Bool_dbuf_mem_reg_bram_100/CLKARDCLK



