VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/max_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: max_dup

# Loading Architecture Description
# Loading Architecture Description took 0.35 seconds (max_rss 80.2 MiB, delta_rss +65.0 MiB)

Timing analysis: ON
Circuit netlist file: max_dup.net
Circuit placement file: max_dup.place
Circuit routing file: max_dup.route
Circuit SDC file: max_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 3.89 seconds (max_rss 953.9 MiB, delta_rss +873.7 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/max_dup.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1457
    .input :     512
    .output:     130
    6-LUT  :     815
  Nets  : 1327
    Avg Fanout:     2.7
    Max Fanout:   130.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 4848
  Timing Graph Edges: 6912
  Timing Graph Levels: 114
# Build Timing Graph took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'max_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/max_dup.blif'.

After removing unused inputs...
	total blocks: 1457, total nets: 1327, total inputs: 512, total outputs: 130
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    58/1457      3%                            4     8 x 6     
   116/1457      7%                            7     9 x 7     
   174/1457     11%                           10    10 x 7     
   232/1457     15%                           13    11 x 8     
   290/1457     19%                           16    11 x 8     
   348/1457     23%                           19    11 x 8     
   406/1457     27%                           22    12 x 9     
   464/1457     31%                           25    12 x 9     
   522/1457     35%                           27    12 x 9     
   580/1457     39%                           30    12 x 9     
   638/1457     43%                           33    13 x 10    
   696/1457     47%                           36    13 x 10    
   754/1457     51%                           39    13 x 10    
   812/1457     55%                           42    13 x 10    
   870/1457     59%                           98    16 x 12    
   928/1457     63%                          156    25 x 19    
   986/1457     67%                          214    33 x 24    
  1044/1457     71%                          272    42 x 31    
  1102/1457     75%                          330    50 x 37    
  1160/1457     79%                          388    58 x 43    
  1218/1457     83%                          446    66 x 49    
  1276/1457     87%                          504    75 x 56    
  1334/1457     91%                          562    83 x 61    
  1392/1457     95%                          620    92 x 68    
  1450/1457     99%                          678   100 x 74    
Incr Slack updates 1 in 5.1687e-05 sec
Full Max Req/Worst Slack updates 1 in 3.597e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000188873 sec
FPGA sized to 101 x 75 (auto)
Device Utilization: 0.05 (target 1.00)
	Block Utilization: 0.99 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        642                               0.202492                     0.797508   
       PLL          0                                      0                            0   
       LAB         44                                33.5455                      11.2727   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 319 out of 1327 nets, 1008 nets not absorbed.

Netlist conversion complete.

# Packing took 1.34 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'max_dup.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.062183 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.07 seconds (max_rss 987.5 MiB, delta_rss +33.6 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 642
   pad       : 642
    inpad    : 512
    outpad   : 130
  LAB        : 44
   alm       : 422
    lut      : 815
     lut6    : 815
      lut    : 815

# Create Device
## Build Device Grid
FPGA sized to 101 x 75: 7575 grid tiles (auto)

Resource usage...
	Netlist
		642	blocks of type: io
	Architecture
		648	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		44	blocks of type: LAB
	Architecture
		6248	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		51	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		284	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		16	blocks of type: M144K

Device Utilization: 0.05 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.99 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.02 seconds (max_rss 987.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:972893
OPIN->CHANX/CHANY edge count before creating direct connections: 4907156
OPIN->CHANX/CHANY edge count after creating direct connections: 5191431
CHAN->CHAN type edge count:14049668
## Build routing resource graph took 10.17 seconds (max_rss 1651.9 MiB, delta_rss +664.4 MiB)
  RR Graph Nodes: 2025646
  RR Graph Edges: 20213992
# Create Device took 10.40 seconds (max_rss 1651.9 MiB, delta_rss +664.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 78.54 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 78.54 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 66.54 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 66.56 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)

There are 1606 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 58071

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 232.282 td_cost: 1.32981e-06
Initial placement estimated Critical Path Delay (CPD): 36.3747 ns
Initial placement estimated setup Total Negative Slack (sTNS): -4456.34 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -36.3747 ns

Initial placement estimated setup slack histogram:
[ -3.6e-08: -3.6e-08)  2 (  1.5%) |**
[ -3.6e-08: -3.6e-08)  2 (  1.5%) |**
[ -3.6e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08: -3.5e-08)  3 (  2.3%) |****
[ -3.5e-08: -3.5e-08)  5 (  3.8%) |******
[ -3.5e-08: -3.5e-08)  9 (  6.9%) |***********
[ -3.5e-08: -3.4e-08) 37 ( 28.5%) |********************************************
[ -3.4e-08: -3.4e-08) 40 ( 30.8%) |************************************************
[ -3.4e-08: -3.4e-08) 21 ( 16.2%) |*************************
[ -3.4e-08: -3.3e-08) 11 (  8.5%) |*************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3024
Warning 5: Starting t: 251 of 686 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.8e-04   0.969     190.73 1.1933e-06  32.722   -4.1e+03  -32.722   0.790  0.0165  100.0     1.00      3024  0.200
   2    0.0 4.6e-04   0.988     183.79 1.1615e-06  31.801  -4.03e+03  -31.801   0.773  0.0029  100.0     1.00      6048  0.950
   3    0.0 4.3e-04   0.994     183.82 1.1585e-06  31.593     -4e+03  -31.593   0.784  0.0048  100.0     1.00      9072  0.950
   4    0.0 4.1e-04   0.997     182.06 1.1458e-06  31.755  -4.02e+03  -31.755   0.757  0.0028  100.0     1.00     12096  0.950
   5    0.0 3.9e-04   0.998     181.52 1.1247e-06  32.455  -4.12e+03  -32.455   0.749  0.0016  100.0     1.00     15120  0.950
   6    0.0 3.7e-04   0.995     180.03 1.1283e-06  31.923  -4.05e+03  -31.923   0.741  0.0022  100.0     1.00     18144  0.950
   7    0.0 3.5e-04   0.995     178.87 1.1313e-06  31.490     -4e+03  -31.490   0.734  0.0015  100.0     1.00     21168  0.950
   8    0.0 3.4e-04   0.997     178.14 1.1169e-06  31.915  -4.07e+03  -31.915   0.715  0.0027  100.0     1.00     24192  0.950
   9    0.0 3.2e-04   0.998     177.99 1.1133e-06  32.095  -4.06e+03  -32.095   0.707  0.0014  100.0     1.00     27216  0.950
  10    0.0 3.0e-04   0.996     177.58 1.1193e-06  31.585  -4.02e+03  -31.585   0.705  0.0025  100.0     1.00     30240  0.950
  11    0.0 2.9e-04   0.999     177.27 1.1083e-06  31.824  -4.04e+03  -31.824   0.691  0.0018  100.0     1.00     33264  0.950
  12    0.0 2.7e-04   0.997     177.16 1.1046e-06  32.306  -4.07e+03  -32.306   0.693  0.0023  100.0     1.00     36288  0.950
  13    0.0 2.6e-04   0.998     176.74 1.1077e-06  32.152  -4.09e+03  -32.152   0.685  0.0017  100.0     1.00     39312  0.950
  14    0.0 2.5e-04   0.997     176.53 1.1112e-06  31.555  -4.03e+03  -31.555   0.661  0.0013  100.0     1.00     42336  0.950
  15    0.0 2.3e-04   0.997     175.29 1.0991e-06  31.951  -4.09e+03  -31.951   0.638  0.0017  100.0     1.00     45360  0.950
  16    0.0 2.2e-04   1.000     175.72 1.0992e-06  31.855  -4.07e+03  -31.855   0.622  0.0018  100.0     1.00     48384  0.950
  17    0.0 2.1e-04   0.997     175.56 1.1056e-06  31.758  -4.04e+03  -31.758   0.598  0.0027  100.0     1.00     51408  0.950
  18    0.0 2.0e-04   0.999     175.37 1.0998e-06  31.962  -4.04e+03  -31.962   0.613  0.0023  100.0     1.00     54432  0.950
  19    0.0 1.9e-04   0.999     174.79 1.0861e-06  31.651  -4.04e+03  -31.651   0.594  0.0015  100.0     1.00     57456  0.950
  20    0.0 1.8e-04   0.999     174.25 1.0935e-06  31.755  -4.03e+03  -31.755   0.584  0.0011  100.0     1.00     60480  0.950
  21    0.0 1.7e-04   0.996     173.93 1.0774e-06  32.034  -4.07e+03  -32.034   0.557  0.0024  100.0     1.00     63504  0.950
  22    0.0 1.6e-04   0.997     173.46 1.071e-06   32.272  -4.08e+03  -32.272   0.562  0.0013  100.0     1.00     66528  0.950
  23    0.0 1.6e-04   0.996     173.18 1.0771e-06  31.798  -4.03e+03  -31.798   0.529  0.0021  100.0     1.00     69552  0.950
  24    0.0 1.5e-04   0.998     172.94 1.0808e-06  31.692  -4.01e+03  -31.692   0.503  0.0009  100.0     1.00     72576  0.950
  25    0.0 1.4e-04   0.995     172.44 1.0803e-06  31.355  -3.99e+03  -31.355   0.511  0.0024  100.0     1.00     75600  0.950
  26    0.0 1.3e-04   0.996     171.73 1.0706e-06  31.567  -4.02e+03  -31.567   0.459  0.0023  100.0     1.00     78624  0.950
  27    0.0 1.3e-04   0.999     171.27 1.0746e-06  31.172  -3.98e+03  -31.172   0.421  0.0012  100.0     1.00     81648  0.950
  28    0.0 1.2e-04   0.997     170.90 1.016e-06   31.871  -4.06e+03  -31.871   0.420  0.0012   98.1     1.14     84672  0.950
  29    0.0 1.1e-04   0.999     170.66 9.8817e-07  31.530  -4.02e+03  -31.530   0.409  0.0008   96.1     1.28     87696  0.950
  30    0.0 1.1e-04   0.996     170.26 9.354e-07   31.403  -4.01e+03  -31.403   0.406  0.0017   93.1     1.49     90720  0.950
  31    0.0 1.0e-04   0.998     169.90 8.7525e-07  31.610  -4.03e+03  -31.610   0.392  0.0013   89.9     1.71     93744  0.950
  32    0.0 9.8e-05   1.000     169.80 8.1115e-07  31.750  -4.04e+03  -31.750   0.374  0.0009   85.6     2.02     96768  0.950
  33    0.0 9.3e-05   0.996     169.99 7.5781e-07  31.248  -3.98e+03  -31.248   0.347  0.0021   79.9     2.42     99792  0.950
  34    0.0 8.9e-05   0.998     169.65 6.7324e-07  31.468  -3.99e+03  -31.468   0.320  0.0010   72.5     2.95    102816  0.950
  35    0.0 8.4e-05   0.998     169.63 6.0032e-07  31.358     -4e+03  -31.358   0.319  0.0011   63.8     3.56    105840  0.950
  36    0.0 8.0e-05   0.997     169.65 5.4264e-07  31.636  -3.99e+03  -31.636   0.292  0.0017   56.1     4.11    108864  0.950
  37    0.0 7.6e-05   0.996     169.41 5.0495e-07  31.026  -3.96e+03  -31.026   0.239  0.0016   47.8     4.69    111888  0.950
  38    0.0 7.2e-05   0.999     169.42 4.6457e-07  31.055  -3.94e+03  -31.055   0.252  0.0009   38.2     5.37    114912  0.950
  39    0.0 6.9e-05   0.996     169.34 4.3194e-07  30.993  -3.94e+03  -30.993   0.239  0.0020   31.0     5.88    117936  0.950
  40    0.0 6.5e-05   0.997     168.90 4.0415e-07  30.929  -3.95e+03  -30.929   0.210  0.0018   24.8     6.32    120960  0.950
  41    0.0 6.2e-05   0.996     168.60 3.8242e-07  30.984  -3.94e+03  -30.984   0.205  0.0016   19.1     6.72    123984  0.950
  42    0.0 5.9e-05   0.997     168.44 3.5177e-07  31.283  -3.97e+03  -31.283   0.442  0.0018   14.6     7.04    127008  0.950
  43    0.0 5.6e-05   0.999     168.08 3.631e-07   30.885  -3.94e+03  -30.885   0.418  0.0011   14.6     7.04    130032  0.950
  44    0.0 5.3e-05   0.999     167.99 3.4717e-07  31.182  -3.98e+03  -31.182   0.418  0.0006   14.3     7.06    133056  0.950
  45    0.0 5.0e-05   0.998     167.83 3.5832e-07  30.969  -3.94e+03  -30.969   0.378  0.0009   14.0     7.08    136080  0.950
  46    0.0 4.8e-05   0.998     167.63 3.5686e-07  30.844  -3.94e+03  -30.844   0.367  0.0011   13.1     7.14    139104  0.950
  47    0.0 4.5e-05   0.999     167.76 3.5154e-07  30.873  -3.94e+03  -30.873   0.367  0.0009   12.2     7.21    142128  0.950
  48    0.0 4.3e-05   0.999     167.68 3.4921e-07  30.847  -3.94e+03  -30.847   0.371  0.0010   11.3     7.27    145152  0.950
  49    0.0 4.1e-05   0.998     167.48 3.484e-07   30.801  -3.93e+03  -30.801   0.344  0.0014   10.5     7.33    148176  0.950
  50    0.0 3.9e-05   0.999     167.32 3.4594e-07  30.765  -3.93e+03  -30.765   0.338  0.0005    9.5     7.40    151200  0.950
  51    0.0 3.7e-05   0.998     167.06 3.4312e-07  30.746  -3.93e+03  -30.746   0.340  0.0009    8.5     7.47    154224  0.950
  52    0.0 3.5e-05   1.000     166.92 3.3997e-07  30.746  -3.93e+03  -30.746   0.326  0.0007    7.7     7.53    157248  0.950
  53    0.0 3.3e-05   0.999     166.66 3.3767e-07  30.909  -3.95e+03  -30.909   0.325  0.0004    6.8     7.59    160272  0.950
  54    0.0 3.2e-05   0.999     166.71 3.3436e-07  30.921  -3.95e+03  -30.921   0.300  0.0004    6.0     7.65    163296  0.950
  55    0.0 3.0e-05   0.999     166.64 3.3559e-07  30.780  -3.95e+03  -30.780   0.307  0.0005    5.2     7.70    166320  0.950
  56    0.0 2.9e-05   0.999     166.54 3.3849e-07  30.690  -3.93e+03  -30.690   0.302  0.0006    4.5     7.75    169344  0.950
  57    0.0 2.7e-05   0.999     166.37 3.3005e-07  30.788  -3.95e+03  -30.788   0.301  0.0006    3.9     7.80    172368  0.950
  58    0.0 2.6e-05   0.999     166.18 3.3053e-07  30.721  -3.94e+03  -30.721   0.294  0.0007    3.3     7.84    175392  0.950
  59    0.0 2.5e-05   0.999     166.12 3.2801e-07  30.728  -3.94e+03  -30.728   0.280  0.0004    2.8     7.87    178416  0.950
  60    0.0 2.3e-05   0.999     166.16 3.3175e-07  30.617  -3.92e+03  -30.617   0.275  0.0003    2.4     7.90    181440  0.950
  61    0.0 2.2e-05   1.000     166.20 3.3088e-07  30.615  -3.92e+03  -30.615   0.250  0.0001    2.0     7.93    184464  0.950
  62    0.0 2.1e-05   1.000     166.18 3.2981e-07  30.617  -3.92e+03  -30.617   0.258  0.0002    1.6     7.96    187488  0.950
  63    0.0 2.0e-05   1.000     166.19 3.2938e-07  30.615  -3.92e+03  -30.615   0.247  0.0001    1.3     7.98    190512  0.950
  64    0.0 1.9e-05   0.999     166.20 3.2886e-07  30.617  -3.92e+03  -30.617   0.249  0.0004    1.1     8.00    193536  0.950
  65    0.0 1.8e-05   1.000     166.16 3.2811e-07  30.615  -3.92e+03  -30.615   0.241  0.0003    1.0     8.00    196560  0.950
  66    0.0 1.7e-05   1.000     166.14 3.2746e-07  30.617  -3.92e+03  -30.617   0.223  0.0002    1.0     8.00    199584  0.950
  67    0.0 1.6e-05   1.000     166.13 3.2743e-07  30.617  -3.92e+03  -30.617   0.223  0.0002    1.0     8.00    202608  0.950
  68    0.0 1.5e-05   1.000     166.11 3.2749e-07  30.615  -3.92e+03  -30.615   0.225  0.0002    1.0     8.00    205632  0.950
  69    0.0 1.5e-05   1.000     166.10 3.2716e-07  30.615  -3.92e+03  -30.615   0.211  0.0002    1.0     8.00    208656  0.950
  70    0.0 1.4e-05   1.000     166.07 3.2683e-07  30.615  -3.92e+03  -30.615   0.208  0.0002    1.0     8.00    211680  0.950
  71    0.0 1.3e-05   1.000     166.05 3.2648e-07  30.617  -3.92e+03  -30.617   0.210  0.0002    1.0     8.00    214704  0.950
  72    0.0 1.3e-05   1.000     166.03 3.2638e-07  30.615  -3.92e+03  -30.615   0.193  0.0001    1.0     8.00    217728  0.950
  73    0.0 1.2e-05   1.000     166.04 3.2626e-07  30.615  -3.92e+03  -30.615   0.179  0.0001    1.0     8.00    220752  0.950
  74    0.0 1.1e-05   1.000     166.05 3.2605e-07  30.617  -3.92e+03  -30.617   0.183  0.0001    1.0     8.00    223776  0.950
  75    0.0 1.1e-05   1.000     166.04 3.258e-07   30.617  -3.92e+03  -30.617   0.168  0.0001    1.0     8.00    226800  0.950
  76    0.0 1.0e-05   1.000     166.04 3.2572e-07  30.617  -3.92e+03  -30.617   0.163  0.0001    1.0     8.00    229824  0.950
  77    0.0 9.8e-06   1.000     166.04 3.2551e-07  30.617  -3.92e+03  -30.617   0.168  0.0002    1.0     8.00    232848  0.950
  78    0.0 9.3e-06   1.000     166.02 3.2529e-07  30.615  -3.92e+03  -30.615   0.148  0.0001    1.0     8.00    235872  0.950
  79    0.0 7.4e-06   1.000     166.01 3.2501e-07  30.617  -3.92e+03  -30.617   0.126  0.0001    1.0     8.00    238896  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=166.01, TD costs=3.24911e-07, CPD= 30.615 (ns) 
  80    0.0 5.9e-06   1.000     166.02 3.2482e-07  30.615  -3.92e+03  -30.615   0.106  0.0001    1.0     8.00    241920  0.800
  81    0.0 0.0e+00   1.000     166.01 3.2428e-07  30.616  -3.92e+03  -30.616   0.046  0.0001    1.0     8.00    244944  0.800
## Placement Quench took 0.01 seconds (max_rss 1651.9 MiB)
post-quench CPD = 30.615 (ns) 

BB estimate of min-dist (placement) wire length: 41504

Completed placement consistency check successfully.

Swaps called: 245630

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 30.615 ns, Fmax: 32.6637 MHz
Placement estimated setup Worst Negative Slack (sWNS): -30.615 ns
Placement estimated setup Total Negative Slack (sTNS): -3923.54 ns

Placement estimated setup slack histogram:
[ -3.1e-08: -3.1e-08)  6 (  4.6%) |*********
[ -3.1e-08:   -3e-08) 10 (  7.7%) |***************
[   -3e-08:   -3e-08)  5 (  3.8%) |********
[   -3e-08:   -3e-08) 14 ( 10.8%) |*********************
[   -3e-08:   -3e-08) 18 ( 13.8%) |***************************
[   -3e-08:   -3e-08) 14 ( 10.8%) |*********************
[   -3e-08:   -3e-08) 32 ( 24.6%) |************************************************
[   -3e-08:   -3e-08)  9 (  6.9%) |**************
[   -3e-08:   -3e-08)  9 (  6.9%) |**************
[   -3e-08:   -3e-08) 13 ( 10.0%) |********************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999491, bb_cost: 166.015, td_cost: 3.24129e-07, 

Placement resource usage:
  io  implemented as io : 642
  LAB implemented as LAB: 44

Placement number of temperatures: 81
Placement total # of swap attempts: 245630
	Swaps accepted:  97990 (39.9 %)
	Swaps rejected: 141265 (57.5 %)
	Swaps aborted:   6375 ( 2.6 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.25            43.25           56.75          0.00         
                   Median                 23.23            42.63           53.71          3.66         
                   Centroid               23.00            42.09           54.14          3.77         
                   W. Centroid            23.12            42.51           53.90          3.60         
                   W. Median              0.33             8.04            78.20          13.76        
                   Crit. Uniform          0.07             24.14           75.86          0.00         
                   Feasible Region        0.06             21.19           76.82          1.99         

LAB                Uniform                1.60             0.69            99.31          0.00         
                   Median                 1.61             11.36           88.64          0.00         
                   Centroid               1.55             5.61            94.39          0.00         
                   W. Centroid            1.60             5.37            94.63          0.00         
                   W. Median              0.03             0.00            100.00         0.00         
                   Crit. Uniform          0.26             0.00            100.00         0.00         
                   Feasible Region        0.29             0.00            100.00         0.00         


Placement Quench timing analysis took 0.00171979 seconds (0.00162027 STA, 9.9516e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.135264 seconds (0.127951 STA, 0.00731231 slack) (83 full updates: 83 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.39 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   6 (  0.4%) |*
[      0.3:      0.4)  68 (  4.2%) |********
[      0.4:      0.5) 128 (  8.0%) |***************
[      0.5:      0.6)  85 (  5.3%) |**********
[      0.6:      0.7) 210 ( 13.1%) |*************************
[      0.7:      0.8) 401 ( 25.0%) |***********************************************
[      0.8:      0.9) 391 ( 24.3%) |**********************************************
[      0.9:        1) 317 ( 19.7%) |*************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  768804    1008    1606    1126 ( 0.056%)   45290 ( 1.2%)   31.678     -4053.    -31.678      0.000      0.000      N/A
Incr Slack updates 83 in 0.00188386 sec
Full Max Req/Worst Slack updates 46 in 0.000109375 sec
Incr Max Req/Worst Slack updates 37 in 0.000110541 sec
Incr Criticality updates 5 in 0.000281478 sec
Full Criticality updates 78 in 0.00442043 sec
   2    0.1     0.5   11  522666     768    1264     541 ( 0.027%)   45245 ( 1.2%)   31.619     -4045.    -31.619      0.000      0.000      N/A
   3    0.0     0.6    0  325677     484     851     323 ( 0.016%)   45398 ( 1.2%)   31.638     -4047.    -31.638      0.000      0.000      N/A
   4    0.0     0.8    0  240152     334     607     201 ( 0.010%)   45457 ( 1.2%)   31.618     -4045.    -31.618      0.000      0.000      N/A
   5    0.0     1.1    0  160671     251     448     125 ( 0.006%)   45471 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000      N/A
   6    0.0     1.4    0  105337     174     318      75 ( 0.004%)   45492 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000      N/A
   7    0.0     1.9    1   75769     121     220      66 ( 0.003%)   45513 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000      N/A
   8    0.0     2.4    0   52483      99     177      37 ( 0.002%)   45546 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000      N/A
   9    0.0     3.1    0   29322      55      98      19 ( 0.001%)   45548 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000      N/A
  10    0.0     4.1    0   18078      31      54      14 ( 0.001%)   45580 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000       16
  11    0.0     5.3    0   13106      24      43       7 ( 0.000%)   45627 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000       16
  12    0.0     6.9    0    5697      10      16       6 ( 0.000%)   45631 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000       15
  13    0.0     9.0    0    4322       9      14       4 ( 0.000%)   45636 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000       15
  14    0.0    11.6    0    1485       4       6       2 ( 0.000%)   45636 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000       16
  15    0.0    15.1    0    1159       3       6       0 ( 0.000%)   45644 ( 1.2%)   31.626     -4046.    -31.626      0.000      0.000       16
Restoring best routing
Critical path: 31.6264 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   6 (  0.4%) |*
[      0.3:      0.4)  64 (  4.0%) |******
[      0.4:      0.5) 136 (  8.5%) |*************
[      0.5:      0.6)  80 (  5.0%) |********
[      0.6:      0.7) 117 (  7.3%) |***********
[      0.7:      0.8) 499 ( 31.1%) |***********************************************
[      0.8:      0.9) 407 ( 25.3%) |**************************************
[      0.9:        1) 297 ( 18.5%) |****************************
Router Stats: total_nets_routed: 3375 total_connections_routed: 5728 total_heap_pushes: 2324728 total_heap_pops: 290408 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 2324728 total_external_heap_pops: 290408 total_external_SOURCE_pushes: 5728 total_external_SOURCE_pops: 3812 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 5728 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 5728 total_external_SINK_pushes: 26443 total_external_SINK_pops: 24865 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 31769 total_external_IPIN_pops: 26499 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 76804 total_external_OPIN_pops: 65761 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 3257 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 3257 total_external_CHANX_pushes: 1047626 total_external_CHANX_pops: 86442 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 9166 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 9166 total_external_CHANY_pushes: 1136358 total_external_CHANY_pops: 83029 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 10570 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 10570 total_number_of_adding_all_rt: 47721 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.35 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.05 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 908130972
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
Found 2940 mismatches between routing and packing results.
Fixed 1458 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 1651.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        642                               0.202492                     0.797508   
       PLL          0                                      0                            0   
       LAB         44                                33.5455                      11.2727   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 319 out of 1327 nets, 1008 nets not absorbed.


Average number of bends per net: 2.14385  Maximum # of bends: 8

Number of global nets: 0
Number of routed nets (nonglobal): 1008
Wire length results (in units of 1 clb segments)...
	Total wirelength: 45644, average net length: 45.2817
	Maximum net length: 148

Wire length results in terms of physical segments...
	Total wiring segments used: 5421, average wire segments per net: 5.37798
	Maximum segments used by a net: 28
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 102

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     6 (  0.0%) |
[      0.1:      0.2)   102 (  0.7%) |
[        0:      0.1) 14692 ( 99.3%) |*********************************************
Maximum routing channel utilization:      0.22 at (54,33)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   6.495      250
                         1      13   6.059      250
                         2       7   3.594      250
                         3       4   1.158      250
                         4       4   1.208      250
                         5       2   0.218      250
                         6       3   1.475      250
                         7       4   1.673      250
                         8       3   0.683      250
                         9       2   0.475      250
                        10       2   1.436      250
                        11       4   1.050      250
                        12       4   1.980      250
                        13       4   1.782      250
                        14       4   2.604      250
                        15       3   0.842      250
                        16       2   0.248      250
                        17       8   3.614      250
                        18       7   2.713      250
                        19       4   2.406      250
                        20       5   2.663      250
                        21       6   3.218      250
                        22      13   3.960      250
                        23       3   1.168      250
                        24       4   2.010      250
                        25       6   2.713      250
                        26      10   5.822      250
                        27      13   5.297      250
                        28      14   5.832      250
                        29      17   6.099      250
                        30      42   8.624      250
                        31      37   4.376      250
                        32      31   5.990      250
                        33      54  10.634      250
                        34       8   3.168      250
                        35      12   3.980      250
                        36      18   5.020      250
                        37      39   9.446      250
                        38      30   5.871      250
                        39      30   6.842      250
                        40      52  13.050      250
                        41      52   9.812      250
                        42      28   7.515      250
                        43      20   6.327      250
                        44      28   6.515      250
                        45      11   2.960      250
                        46       4   1.673      250
                        47      10   3.416      250
                        48       5   1.614      250
                        49       3   1.188      250
                        50       2   0.634      250
                        51       3   0.723      250
                        52       1   0.822      250
                        53       4   1.168      250
                        54       5   2.238      250
                        55       4   2.178      250
                        56       5   2.950      250
                        57       5   2.891      250
                        58       4   2.386      250
                        59       3   1.822      250
                        60       3   1.149      250
                        61       5   2.287      250
                        62       1   0.653      250
                        63       3   1.386      250
                        64       2   1.158      250
                        65       1   0.337      250
                        66       3   0.931      250
                        67       3   1.455      250
                        68       8   2.891      250
                        69       3   1.317      250
                        70       5   1.752      250
                        71       7   2.673      250
                        72      11   4.446      250
                        73      17   7.416      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      11   5.627      250
                         1       6   2.787      250
                         2       6   2.507      250
                         3       5   1.853      250
                         4       4   1.133      250
                         5       2   0.293      250
                         6       2   0.067      250
                         7       2   0.040      250
                         8       4   0.560      250
                         9       2   0.160      250
                        10       1   0.240      250
                        11       3   0.480      250
                        12       3   1.293      250
                        13       2   0.693      250
                        14       3   0.920      250
                        15       4   1.360      250
                        16       5   1.053      250
                        17       5   2.000      250
                        18       4   2.027      250
                        19       3   0.960      250
                        20       4   1.200      250
                        21       5   2.040      250
                        22       4   1.533      250
                        23       3   0.667      250
                        24       2   1.133      250
                        25       2   1.160      250
                        26       3   1.160      250
                        27       3   0.640      250
                        28       3   1.333      250
                        29       4   1.747      250
                        30       3   1.227      250
                        31       6   2.813      250
                        32       6   3.973      250
                        33       6   3.573      250
                        34       6   4.173      250
                        35      31   6.467      250
                        36      37   7.413      250
                        37      20   4.293      250
                        38      18   4.907      250
                        39       3   1.147      250
                        40       4   1.240      250
                        41       2   0.987      250
                        42       2   1.027      250
                        43       5   2.307      250
                        44       6   2.520      250
                        45       8   3.240      250
                        46      12   3.467      250
                        47      26   5.453      250
                        48      50   9.053      250
                        49      80  13.720      250
                        50      93  20.373      250
                        51      87  17.947      250
                        52      99  18.933      250
                        53      47  10.707      250
                        54      47  10.800      250
                        55      26   8.133      250
                        56       8   4.213      250
                        57       7   3.747      250
                        58       6   2.813      250
                        59       5   2.187      250
                        60       3   0.707      250
                        61       4   1.507      250
                        62       5   1.893      250
                        63       6   1.947      250
                        64       4   1.467      250
                        65       5   1.893      250
                        66       6   2.373      250
                        67       5   1.933      250
                        68       6   2.600      250
                        69       3   0.907      250
                        70       4   1.333      250
                        71       4   1.440      250
                        72       5   1.893      250
                        73       3   2.000      250
                        74       4   1.987      250
                        75       2   0.720      250
                        76       2   0.453      250
                        77       3   0.560      250
                        78       2   0.773      250
                        79       4   1.560      250
                        80       2   0.653      250
                        81       4   1.240      250
                        82       4   1.813      250
                        83       2   0.907      250
                        84       2   0.347      250
                        85       2   0.667      250
                        86       2   0.600      250
                        87       3   1.080      250
                        88       2   1.000      250
                        89       3   0.947      250
                        90       3   1.040      250
                        91       2   0.133      250
                        92       2   0.733      250
                        93       2   0.200      250
                        94       2   0.507      250
                        95       2   0.440      250
                        96       3   1.427      250
                        97       7   2.053      250
                        98      10   4.960      250
                        99      10   4.853      250

Total tracks in x-direction: 18500, in y-direction: 25000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.18647e+08, per logic tile: 15663.0

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 407592
                                                      Y      4 410400
                                                      X     16  17924
                                                      Y     16  18696

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00344
                                            16      0.0691

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00458
                                            16      0.0482

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00401
                             L16          0.0584

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00401
                            L16    1      0.0584

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  6.5e-09:  6.7e-09)  6 (  4.6%) |*************
[  6.7e-09:  6.8e-09)  9 (  6.9%) |********************
[  6.8e-09:    7e-09) 22 ( 16.9%) |************************************************
[    7e-09:  7.1e-09) 21 ( 16.2%) |**********************************************
[  7.1e-09:  7.3e-09) 22 ( 16.9%) |************************************************
[  7.3e-09:  7.4e-09) 16 ( 12.3%) |***********************************
[  7.4e-09:  7.5e-09) 16 ( 12.3%) |***********************************
[  7.5e-09:  7.7e-09) 10 (  7.7%) |**********************
[  7.7e-09:  7.8e-09)  4 (  3.1%) |*********
[  7.8e-09:    8e-09)  4 (  3.1%) |*********

Final critical path delay (least slack): 31.6264 ns, Fmax: 31.6192 MHz
Final setup Worst Negative Slack (sWNS): -31.6264 ns
Final setup Total Negative Slack (sTNS): -4046.14 ns

Final setup slack histogram:
[ -3.2e-08: -3.2e-08)  4 (  3.1%) |********
[ -3.2e-08: -3.1e-08)  9 (  6.9%) |*****************
[ -3.1e-08: -3.1e-08) 14 ( 10.8%) |***************************
[ -3.1e-08: -3.1e-08) 16 ( 12.3%) |*******************************
[ -3.1e-08: -3.1e-08) 18 ( 13.8%) |***********************************
[ -3.1e-08: -3.1e-08) 20 ( 15.4%) |**************************************
[ -3.1e-08: -3.1e-08) 25 ( 19.2%) |************************************************
[ -3.1e-08: -3.1e-08) 14 ( 10.8%) |***************************
[ -3.1e-08: -3.1e-08)  8 (  6.2%) |***************
[ -3.1e-08: -3.1e-08)  2 (  1.5%) |****

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 2.4806e-05 sec
Full Max Req/Worst Slack updates 1 in 3.467e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.2258e-05 sec
Flow timing analysis took 0.207931 seconds (0.197859 STA, 0.0100712 slack) (101 full updates: 84 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 162.83 seconds (max_rss 1651.9 MiB)
Incr Slack updates 16 in 0.000362047 sec
Full Max Req/Worst Slack updates 3 in 8.876e-06 sec
Incr Max Req/Worst Slack updates 13 in 5.9572e-05 sec
Incr Criticality updates 10 in 0.000470332 sec
Full Criticality updates 6 in 0.000362728 sec
