# 1 "arch/arm/boot/dts/imx25-pdk.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx25-pdk.dts"
# 12 "arch/arm/boot/dts/imx25-pdk.dts"
/dts-v1/;
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 14 "arch/arm/boot/dts/imx25-pdk.dts" 2
# 1 "arch/arm/boot/dts/imx25.dtsi" 1
# 12 "arch/arm/boot/dts/imx25.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 13 "arch/arm/boot/dts/imx25.dtsi" 2
# 1 "arch/arm/boot/dts/imx25-pinfunc.h" 1
# 14 "arch/arm/boot/dts/imx25.dtsi" 2

/ {
 aliases {
  ethernet0 = &fec;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &spi1;
  spi1 = &spi2;
  spi2 = &spi3;
  usb0 = &usbotg;
  usb1 = &usbhost1;
 };

 cpus {
  #address-cells = <0>;
  #size-cells = <0>;

  cpu {
   compatible = "arm,arm926ej-s";
   device_type = "cpu";
  };
 };

 asic: asic-interrupt-controller@68000000 {
  compatible = "fsl,imx25-asic", "fsl,avic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0x68000000 0x8000000>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  osc {
   compatible = "fsl,imx-osc", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&asic>;
  ranges;

  aips@43f00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x43f00000 0x100000>;
   ranges;

   i2c1: i2c@43f80000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-i2c", "fsl,imx21-i2c";
    reg = <0x43f80000 0x4000>;
    clocks = <&clks 48>;
    clock-names = "";
    interrupts = <3>;
    status = "disabled";
   };

   i2c3: i2c@43f84000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-i2c", "fsl,imx21-i2c";
    reg = <0x43f84000 0x4000>;
    clocks = <&clks 48>;
    clock-names = "";
    interrupts = <10>;
    status = "disabled";
   };

   can1: can@43f88000 {
    compatible = "fsl,imx25-flexcan", "fsl,p1010-flexcan";
    reg = <0x43f88000 0x4000>;
    interrupts = <43>;
    clocks = <&clks 75>, <&clks 75>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   can2: can@43f8c000 {
    compatible = "fsl,imx25-flexcan", "fsl,p1010-flexcan";
    reg = <0x43f8c000 0x4000>;
    interrupts = <44>;
    clocks = <&clks 76>, <&clks 76>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart1: serial@43f90000 {
    compatible = "fsl,imx25-uart", "fsl,imx21-uart";
    reg = <0x43f90000 0x4000>;
    interrupts = <45>;
    clocks = <&clks 120>, <&clks 57>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart2: serial@43f94000 {
    compatible = "fsl,imx25-uart", "fsl,imx21-uart";
    reg = <0x43f94000 0x4000>;
    interrupts = <32>;
    clocks = <&clks 121>, <&clks 57>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c2: i2c@43f98000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-i2c", "fsl,imx21-i2c";
    reg = <0x43f98000 0x4000>;
    clocks = <&clks 48>;
    clock-names = "";
    interrupts = <4>;
    status = "disabled";
   };

   owire@43f9c000 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x43f9c000 0x4000>;
    clocks = <&clks 51>;
    clock-names = "";
    interrupts = <2>;
    status = "disabled";
   };

   spi1: cspi@43fa4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-cspi", "fsl,imx35-cspi";
    reg = <0x43fa4000 0x4000>;
    clocks = <&clks 62>, <&clks 62>;
    clock-names = "ipg", "per";
    interrupts = <14>;
    status = "disabled";
   };

   kpp: kpp@43fa8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-kpp", "fsl,imx21-kpp";
    reg = <0x43fa8000 0x4000>;
    clocks = <&clks 102>;
    clock-names = "";
    interrupts = <24>;
    status = "disabled";
   };

   iomuxc: iomuxc@43fac000 {
    compatible = "fsl,imx25-iomuxc";
    reg = <0x43fac000 0x4000>;
   };

   audmux: audmux@43fb0000 {
    compatible = "fsl,imx25-audmux", "fsl,imx31-audmux";
    reg = <0x43fb0000 0x4000>;
    status = "disabled";
   };
  };

  spba@50000000 {
   compatible = "fsl,spba-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x50000000 0x40000>;
   ranges;

   spi3: cspi@50004000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-cspi", "fsl,imx35-cspi";
    reg = <0x50004000 0x4000>;
    interrupts = <0>;
    clocks = <&clks 80>, <&clks 80>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart4: serial@50008000 {
    compatible = "fsl,imx25-uart", "fsl,imx21-uart";
    reg = <0x50008000 0x4000>;
    interrupts = <5>;
    clocks = <&clks 123>, <&clks 57>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart3: serial@5000c000 {
    compatible = "fsl,imx25-uart", "fsl,imx21-uart";
    reg = <0x5000c000 0x4000>;
    interrupts = <18>;
    clocks = <&clks 122>, <&clks 57>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   spi2: cspi@50010000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx25-cspi", "fsl,imx35-cspi";
    reg = <0x50010000 0x4000>;
    clocks = <&clks 79>, <&clks 79>;
    clock-names = "ipg", "per";
    interrupts = <13>;
    status = "disabled";
   };

   ssi2: ssi@50014000 {
    compatible = "fsl,imx25-ssi", "fsl,imx21-ssi";
    reg = <0x50014000 0x4000>;
    interrupts = <11>;
    clocks = <&clks 118>;
    clock-names = "ipg";
    dmas = <&sdma 24 1 0>,
           <&sdma 25 1 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   esai@50018000 {
    reg = <0x50018000 0x4000>;
    interrupts = <7>;
   };

   uart5: serial@5002c000 {
    compatible = "fsl,imx25-uart", "fsl,imx21-uart";
    reg = <0x5002c000 0x4000>;
    interrupts = <40>;
    clocks = <&clks 124>, <&clks 57>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   tsc: tsc@50030000 {
    compatible = "fsl,imx25-adc", "fsl,imx21-tsc";
    reg = <0x50030000 0x4000>;
    interrupts = <46>;
    clocks = <&clks 119>;
    clock-names = "ipg";
    status = "disabled";
   };

   ssi1: ssi@50034000 {
    compatible = "fsl,imx25-ssi", "fsl,imx21-ssi";
    reg = <0x50034000 0x4000>;
    interrupts = <12>;
    clocks = <&clks 117>;
    clock-names = "ipg";
    dmas = <&sdma 28 1 0>,
           <&sdma 29 1 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   fec: ethernet@50038000 {
    compatible = "fsl,imx25-fec";
    reg = <0x50038000 0x4000>;
    interrupts = <57>;
    clocks = <&clks 88>, <&clks 65>;
    clock-names = "ipg", "ahb";
    status = "disabled";
   };
  };

  aips@53f00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x53f00000 0x100000>;
   ranges;

   clks: ccm@53f80000 {
    compatible = "fsl,imx25-ccm";
    reg = <0x53f80000 0x4000>;
    interrupts = <31>;
    #clock-cells = <1>;
   };

   gpt4: timer@53f84000 {
    compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
    reg = <0x53f84000 0x4000>;
    clocks = <&clks 9>, <&clks 45>;
    clock-names = "ipg", "per";
    interrupts = <1>;
   };

   gpt3: timer@53f88000 {
    compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
    reg = <0x53f88000 0x4000>;
    clocks = <&clks 9>, <&clks 47>;
    clock-names = "ipg", "per";
    interrupts = <29>;
   };

   gpt2: timer@53f8c000 {
    compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
    reg = <0x53f8c000 0x4000>;
    clocks = <&clks 9>, <&clks 47>;
    clock-names = "ipg", "per";
    interrupts = <53>;
   };

   gpt1: timer@53f90000 {
    compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
    reg = <0x53f90000 0x4000>;
    clocks = <&clks 9>, <&clks 47>;
    clock-names = "ipg", "per";
    interrupts = <54>;
   };

   epit1: timer@53f94000 {
    compatible = "fsl,imx25-epit";
    reg = <0x53f94000 0x4000>;
    interrupts = <28>;
   };

   epit2: timer@53f98000 {
    compatible = "fsl,imx25-epit";
    reg = <0x53f98000 0x4000>;
    interrupts = <27>;
   };

   gpio4: gpio@53f9c000 {
    compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
    reg = <0x53f9c000 0x4000>;
    interrupts = <23>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   pwm2: pwm@53fa0000 {
    compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
    #pwm-cells = <2>;
    reg = <0x53fa0000 0x4000>;
    clocks = <&clks 106>, <&clks 36>;
    clock-names = "ipg", "per";
    interrupts = <36>;
   };

   gpio3: gpio@53fa4000 {
    compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
    reg = <0x53fa4000 0x4000>;
    interrupts = <16>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   pwm3: pwm@53fa8000 {
    compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
    #pwm-cells = <2>;
    reg = <0x53fa8000 0x4000>;
    clocks = <&clks 107>, <&clks 36>;
    clock-names = "ipg", "per";
    interrupts = <41>;
   };

   esdhc1: esdhc@53fb4000 {
    compatible = "fsl,imx25-esdhc";
    reg = <0x53fb4000 0x4000>;
    interrupts = <9>;
    clocks = <&clks 86>, <&clks 63>, <&clks 45>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   esdhc2: esdhc@53fb8000 {
    compatible = "fsl,imx25-esdhc";
    reg = <0x53fb8000 0x4000>;
    interrupts = <8>;
    clocks = <&clks 87>, <&clks 64>, <&clks 46>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   lcdc: lcdc@53fbc000 {
    compatible = "fsl,imx25-fb", "fsl,imx21-fb";
    reg = <0x53fbc000 0x4000>;
    interrupts = <39>;
    clocks = <&clks 103>, <&clks 66>, <&clks 49>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   slcdc@53fc0000 {
    reg = <0x53fc0000 0x4000>;
    interrupts = <38>;
    status = "disabled";
   };

   pwm4: pwm@53fc8000 {
    compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
    reg = <0x53fc8000 0x4000>;
    clocks = <&clks 108>, <&clks 36>;
    clock-names = "ipg", "per";
    interrupts = <42>;
   };

   gpio1: gpio@53fcc000 {
    compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
    reg = <0x53fcc000 0x4000>;
    interrupts = <52>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@53fd0000 {
    compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
    reg = <0x53fd0000 0x4000>;
    interrupts = <51>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   sdma: sdma@53fd4000 {
    compatible = "fsl,imx25-sdma", "fsl,imx35-sdma";
    reg = <0x53fd4000 0x4000>;
    clocks = <&clks 112>, <&clks 68>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    interrupts = <34>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx25.bin";
   };

   wdog@53fdc000 {
    compatible = "fsl,imx25-wdt", "fsl,imx21-wdt";
    reg = <0x53fdc000 0x4000>;
    clocks = <&clks 126>;
    clock-names = "";
    interrupts = <55>;
   };

   pwm1: pwm@53fe0000 {
    compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
    #pwm-cells = <2>;
    reg = <0x53fe0000 0x4000>;
    clocks = <&clks 105>, <&clks 36>;
    clock-names = "ipg", "per";
    interrupts = <26>;
   };

   iim: iim@53ff0000 {
    compatible = "fsl,imx25-iim", "fsl,imx27-iim";
    reg = <0x53ff0000 0x4000>;
    interrupts = <19>;
    clocks = <&clks 99>;
   };

   usbotg: usb@53ff4000 {
    compatible = "fsl,imx25-usb", "fsl,imx27-usb";
    reg = <0x53ff4000 0x0200>;
    interrupts = <37>;
    clocks = <&clks 70>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,usbphy = <&usbphy0>;
    status = "disabled";
   };

   usbhost1: usb@53ff4400 {
    compatible = "fsl,imx25-usb", "fsl,imx27-usb";
    reg = <0x53ff4400 0x0200>;
    interrupts = <35>;
    clocks = <&clks 70>;
    fsl,usbmisc = <&usbmisc 1>;
    fsl,usbphy = <&usbphy1>;
    status = "disabled";
   };

   usbmisc: usbmisc@53ff4600 {
    #index-cells = <1>;
    compatible = "fsl,imx25-usbmisc";
    clocks = <&clks 9>, <&clks 70>, <&clks 8>;
    clock-names = "ipg", "ahb", "per";
    reg = <0x53ff4600 0x00f>;
   };

   dryice@53ffc000 {
    compatible = "fsl,imx25-dryice", "fsl,imx25-rtc";
    reg = <0x53ffc000 0x4000>;
    clocks = <&clks 81>;
    clock-names = "ipg";
    interrupts = <25>;
   };
  };

  emi@80000000 {
   compatible = "fsl,emi-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x80000000 0x3b002000>;
   ranges;

   nfc: nand@bb000000 {
    #address-cells = <1>;
    #size-cells = <1>;

    compatible = "fsl,imx25-nand";
    reg = <0xbb000000 0x2000>;
    clocks = <&clks 50>;
    clock-names = "";
    interrupts = <33>;
    status = "disabled";
   };
  };
 };

 usbphy {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  usbphy0: usb-phy@0 {
   reg = <0>;
   compatible = "usb-nop-xceiv";
  };

  usbphy1: usb-phy@1 {
   reg = <1>;
   compatible = "usb-nop-xceiv";
  };
 };
};
# 15 "arch/arm/boot/dts/imx25-pdk.dts" 2

/ {
 model = "Freescale i.MX25 Product Development Kit";
 compatible = "fsl,imx25-pdk", "fsl,imx25";

 memory {
  reg = <0x80000000 0x4000000>;
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_fec_3v3: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "fec-3v3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio2 3 0>;
   enable-active-high;
  };

  reg_2p5v: regulator@1 {
   compatible = "regulator-fixed";
   reg = <1>;
   regulator-name = "2P5V";
   regulator-min-microvolt = <2500000>;
   regulator-max-microvolt = <2500000>;
  };

  reg_3p3v: regulator@2 {
   compatible = "regulator-fixed";
   reg = <2>;
   regulator-name = "3P3V";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  reg_can_3v3: regulator@3 {
   compatible = "regulator-fixed";
   reg = <3>;
   regulator-name = "can-3v3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio4 6 0>;
  };
 };

 sound {
  compatible = "fsl,imx25-pdk-sgtl5000",
        "fsl,imx-audio-sgtl5000";
  model = "imx25-pdk-sgtl5000";
  ssi-controller = <&ssi1>;
  audio-codec = <&codec>;
  audio-routing =
   "MIC_IN", "Mic Jack",
   "Mic Jack", "Mic Bias",
   "Headphone Jack", "HP_OUT";
  mux-int-port = <1>;
  mux-ext-port = <4>;
 };
};

&audmux {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_audmux>;
 status = "okay";
};

&can1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_can1>;
 xceiver-supply = <&reg_can_3v3>;
 status = "okay";
};

&esdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_esdhc1>;
 cd-gpios = <&gpio2 1 0>;
 wp-gpios = <&gpio2 0 0>;
 status = "okay";
};

&fec {
 phy-mode = "rmii";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec>;
 phy-supply = <&reg_fec_3v3>;
 phy-reset-gpios = <&gpio4 8 0>;
 status = "okay";
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 codec: sgtl5000@0a {
  compatible = "fsl,sgtl5000";
  reg = <0x0a>;
  clocks = <&clks 129>;
  VDDA-supply = <&reg_2p5v>;
  VDDIO-supply = <&reg_3p3v>;
 };
};

&iomuxc {
 imx25-pdk {
  pinctrl_audmux: audmuxgrp {
   fsl,pins = <
    0x06c 0x278 0x474 0x14 0x000 0xe0
    0x048 0x260 0x000 0x14 0x000 0xe0
    0x040 0x258 0x464 0x14 0x000 0xe0
    0x044 0x25c 0x460 0x14 0x000 0xe0
   >;
  };

  pinctrl_can1: can1grp {
   fsl,pins = <
    0x1f4 0x3f0 0x000 0x16 0x000 0x0
    0x1f8 0x3f4 0x480 0x16 0x001 0x0
    0x08c 0x284 0x000 0x05 0x000 0x80000000
   >;
  };

  pinctrl_esdhc1: esdhc1grp {
   fsl,pins = <
    0x190 0x388 0x000 0x10 0x000 0x80000000
    0x194 0x38c 0x000 0x10 0x000 0x80000000
    0x198 0x390 0x000 0x10 0x000 0x80000000
    0x19c 0x394 0x000 0x10 0x000 0x80000000
    0x1a0 0x398 0x000 0x10 0x000 0x80000000
    0x1a4 0x39c 0x000 0x10 0x000 0x80000000
    0x010 0x230 0x000 0x15 0x000 0x80000000
    0x014 0x234 0x000 0x15 0x000 0x80000000
   >;
  };

  pinctrl_fec: fecgrp {
   fsl,pins = <
    0x1c8 0x3c0 0x000 0x10 0x000 0x80000000
    0x1cc 0x3c4 0x000 0x10 0x000 0x400001e0
    0x1d0 0x3c8 0x000 0x10 0x000 0x80000000
    0x1d4 0x3cc 0x000 0x10 0x000 0x80000000
    0x1d8 0x3d0 0x000 0x10 0x000 0x80000000
    0x1dc 0x3d4 0x000 0x10 0x000 0x80000000
    0x1e0 0x3d8 0x000 0x10 0x000 0x80000000
    0x1e4 0x3dc 0x000 0x10 0x000 0x80000000
    0x1e8 0x3e0 0x000 0x10 0x000 0x1c0
    0x01c 0x238 0x000 0x15 0x000 0x80000000
    0x094 0x28c 0x000 0x05 0x000 0x80000000
   >;
  };

  pinctrl_i2c1: i2c1grp {
   fsl,pins = <
    0x150 0x348 0x000 0x10 0x000 0x80000000
    0x154 0x34c 0x000 0x10 0x000 0x80000000
   >;
  };

  pinctrl_kpp: kppgrp {
   fsl,pins = <
    0x1a8 0x3a0 0x000 0x10 0x000 0x80000000
    0x1ac 0x3a4 0x000 0x10 0x000 0x80000000
    0x1b0 0x3a8 0x000 0x10 0x000 0x80000000
    0x1b4 0x3ac 0x000 0x10 0x000 0x80000000
    0x1b8 0x3b0 0x000 0x10 0x000 0x80000000
    0x1bc 0x3b4 0x000 0x10 0x000 0x80000000
    0x1c0 0x3b8 0x000 0x10 0x000 0x80000000
    0x1c4 0x3bc 0x000 0x10 0x000 0x80000000
   >;
  };


  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x178 0x370 0x000 0x10 0x000 0xe0
    0x17c 0x374 0x000 0x10 0x000 0xe0
    0x174 0x36c 0x000 0x10 0x000 0x80000000
    0x170 0x368 0x000 0x10 0x000 0xc0
   >;
  };
 };
};

&nfc {
 nand-on-flash-bbt;
 status = "okay";
};

&kpp {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_kpp>;
 linux,keymap = <
   ((((0x0) & 0xFF) << 24) | (((0x0) & 0xFF) << 16) | ((103) & 0xFFFF))
   ((((0x0) & 0xFF) << 24) | (((0x1) & 0xFF) << 16) | ((108) & 0xFFFF))
   ((((0x0) & 0xFF) << 24) | (((0x2) & 0xFF) << 16) | ((114) & 0xFFFF))
   ((((0x0) & 0xFF) << 24) | (((0x3) & 0xFF) << 16) | ((102) & 0xFFFF))
   ((((0x1) & 0xFF) << 24) | (((0x0) & 0xFF) << 16) | ((106) & 0xFFFF))
   ((((0x1) & 0xFF) << 24) | (((0x1) & 0xFF) << 16) | ((105) & 0xFFFF))
   ((((0x1) & 0xFF) << 24) | (((0x2) & 0xFF) << 16) | ((28) & 0xFFFF))
   ((((0x1) & 0xFF) << 24) | (((0x3) & 0xFF) << 16) | ((115) & 0xFFFF))
   ((((0x2) & 0xFF) << 24) | (((0x0) & 0xFF) << 16) | ((64) & 0xFFFF))
   ((((0x2) & 0xFF) << 24) | (((0x1) & 0xFF) << 16) | ((66) & 0xFFFF))
   ((((0x2) & 0xFF) << 24) | (((0x2) & 0xFF) << 16) | ((67) & 0xFFFF))
   ((((0x2) & 0xFF) << 24) | (((0x3) & 0xFF) << 16) | ((68) & 0xFFFF))
   ((((0x3) & 0xFF) << 24) | (((0x0) & 0xFF) << 16) | ((59) & 0xFFFF))
   ((((0x3) & 0xFF) << 24) | (((0x1) & 0xFF) << 16) | ((60) & 0xFFFF))
   ((((0x3) & 0xFF) << 24) | (((0x2) & 0xFF) << 16) | ((61) & 0xFFFF))
   ((((0x3) & 0xFF) << 24) | (((0x2) & 0xFF) << 16) | ((116) & 0xFFFF))
 >;
 status = "okay";
};

&ssi1 {
 codec-handle = <&codec>;
 fsl,mode = "i2s-slave";
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 fsl,uart-has-rtscts;
 status = "okay";
};

&usbhost1 {
 phy_type = "serial";
 dr_mode = "host";
 status = "okay";
};
