<stg><name>operator+.1</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="4" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
<literal name="and_ln27_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
<literal name="and_ln27_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="1"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="1"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="14" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="15" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="16" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read12

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:1 %p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="128">
<![CDATA[
:2 %trunc_ln27 = trunc i128 %p_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln27 = br i1 %icmp_ln27, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln27_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln27 = bitcast i32 %trunc_ln27_s

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_s = fcmp_oeq  i32 %bitcast_ln27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_5, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_5, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln27_13"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln27_35 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_35"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln27_36 = icmp_eq  i23 %trunc_ln27_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_36"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln27 = or i1 %icmp_ln27_36, i1 %icmp_ln27_35

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_s = fcmp_oeq  i32 %bitcast_ln27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln27 = and i1 %or_ln27, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln27 = br i1 %and_ln27, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln27_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln27_14"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln27_13 = bitcast i32 %trunc_ln27_14

]]></Node>
<StgValue><ssdm name="bitcast_ln27_13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_55 = fcmp_oeq  i32 %bitcast_ln27_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_5, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_15 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_5, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln27_15"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln27_37 = icmp_ne  i8 %tmp_54, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_37"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln27_38 = icmp_eq  i23 %trunc_ln27_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_38"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln27_16 = or i1 %icmp_ln27_38, i1 %icmp_ln27_37

]]></Node>
<StgValue><ssdm name="or_ln27_16"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_55 = fcmp_oeq  i32 %bitcast_ln27_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln27_21 = and i1 %or_ln27_16, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln27_21"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln27 = br i1 %and_ln27_21, void %.critedge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:0 %trunc_ln27_16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln27_16"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:1 %bitcast_ln27_14 = bitcast i32 %trunc_ln27_16

]]></Node>
<StgValue><ssdm name="bitcast_ln27_14"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:7 %tmp_57 = fcmp_oeq  i32 %bitcast_ln27_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_5, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:3 %trunc_ln27_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_5, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln27_17"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit:4 %icmp_ln27_39 = icmp_ne  i8 %tmp_56, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_39"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit:5 %icmp_ln27_40 = icmp_eq  i23 %trunc_ln27_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_40"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit:6 %or_ln27_17 = or i1 %icmp_ln27_40, i1 %icmp_ln27_39

]]></Node>
<StgValue><ssdm name="or_ln27_17"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:7 %tmp_57 = fcmp_oeq  i32 %bitcast_ln27_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit:8 %and_ln27_22 = and i1 %or_ln27_17, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln27_22"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:9 %br_ln82 = br i1 %and_ln27_22, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="128">
<![CDATA[
.critedge:0 %trunc_ln27_4 = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:1 %icmp_ln27_8 = icmp_eq  i32 %trunc_ln27_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln27 = br i1 %icmp_ln27_8, void %.critedge13, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln27_18 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_18"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln27_15 = bitcast i32 %trunc_ln27_18

]]></Node>
<StgValue><ssdm name="bitcast_ln27_15"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_59 = fcmp_oeq  i32 %bitcast_ln27_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln27_19"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln27_41 = icmp_ne  i8 %tmp_58, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_41"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln27_42 = icmp_eq  i23 %trunc_ln27_19, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_42"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln27_18 = or i1 %icmp_ln27_42, i1 %icmp_ln27_41

]]></Node>
<StgValue><ssdm name="or_ln27_18"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_59 = fcmp_oeq  i32 %bitcast_ln27_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln27_23 = and i1 %or_ln27_18, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln27_23"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln27 = br i1 %and_ln27_23, void %.critedge13, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln27_20 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln27_20"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln27_16 = bitcast i32 %trunc_ln27_20

]]></Node>
<StgValue><ssdm name="bitcast_ln27_16"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_61 = fcmp_oeq  i32 %bitcast_ln27_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln27_21"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln27_43 = icmp_ne  i8 %tmp_60, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_43"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln27_44 = icmp_eq  i23 %trunc_ln27_21, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_44"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln27_19 = or i1 %icmp_ln27_44, i1 %icmp_ln27_43

]]></Node>
<StgValue><ssdm name="or_ln27_19"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_61 = fcmp_oeq  i32 %bitcast_ln27_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln27_24 = and i1 %or_ln27_19, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln27_24"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln27 = br i1 %and_ln27_24, void %.critedge13, void %_ZNK3BaneqEf.exit11

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:0 %trunc_ln27_22 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln27_22"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:1 %bitcast_ln27_17 = bitcast i32 %trunc_ln27_22

]]></Node>
<StgValue><ssdm name="bitcast_ln27_17"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:7 %tmp_63 = fcmp_oeq  i32 %bitcast_ln27_17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:2 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:3 %trunc_ln27_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln27_23"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit11:4 %icmp_ln27_45 = icmp_ne  i8 %tmp_62, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_45"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit11:5 %icmp_ln27_46 = icmp_eq  i23 %trunc_ln27_23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_46"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit11:6 %or_ln27_20 = or i1 %icmp_ln27_46, i1 %icmp_ln27_45

]]></Node>
<StgValue><ssdm name="or_ln27_20"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:7 %tmp_63 = fcmp_oeq  i32 %bitcast_ln27_17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit11:8 %and_ln27_25 = and i1 %or_ln27_20, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln27_25"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_8" val="1"/>
<literal name="and_ln27_23" val="1"/>
<literal name="and_ln27_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit11:9 %br_ln85 = br i1 %and_ln27_25, void %.critedge13, void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge13:0 %diff_p = sub i32 %trunc_ln27, i32 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="diff_p"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="32">
<![CDATA[
.critedge13:1 %trunc_ln88 = trunc i32 %diff_p

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge13:2 %icmp_ln91 = icmp_sgt  i32 %diff_p, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge13:3 %br_ln91 = br i1 %icmp_ln91, void, void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln94 = icmp_slt  i32 %diff_p, i32 4294967294

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln94 = br i1 %icmp_ln94, void, void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln98 = br i1 %tmp_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %sub_ln99 = sub i2 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="sub_ln99"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="2">
<![CDATA[
:0 %call_ret1 = call i128 @_sum, i128 %p_read_5, i128 %p_read, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="2">
<![CDATA[
:0 %call_ret1 = call i128 @_sum, i128 %p_read_5, i128 %p_read, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="128">
<![CDATA[
:1 %call_ret = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="128">
<![CDATA[
:2 %agg_result_1_0_ret1 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="agg_result_1_0_ret1"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="128">
<![CDATA[
:3 %agg_result_1_1_ret1 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="agg_result_1_1_ret1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="128">
<![CDATA[
:4 %agg_result_1_2_ret1 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="agg_result_1_2_ret1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln101 = br void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_22" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27_21" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln27_25" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln27_24" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln27_23" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_8" val="0"/>
<literal name="icmp_ln91" val="0"/>
<literal name="icmp_ln94" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln99 = br void

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:0 %agg_result_1_0_0 = phi i32 %bitcast_ln92, void, i32 %bitcast_ln95, void, i32 %agg_result_1_0_ret, void, i32 %agg_result_1_0_ret1, void, i32 %bitcast_ln86, void, i32 %bitcast_ln83, void

]]></Node>
<StgValue><ssdm name="agg_result_1_0_0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:1 %agg_result_1_1_0 = phi i32 %bitcast_ln92_3, void, i32 %bitcast_ln95_1, void, i32 %agg_result_1_1_ret, void, i32 %agg_result_1_1_ret1, void, i32 %bitcast_ln86_3, void, i32 %bitcast_ln83_1, void

]]></Node>
<StgValue><ssdm name="agg_result_1_1_0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:2 %agg_result_1_2_0 = phi i32 %bitcast_ln92_4, void, i32 %bitcast_ln95_2, void, i32 %agg_result_1_2_ret, void, i32 %agg_result_1_2_ret1, void, i32 %bitcast_ln86_4, void, i32 %bitcast_ln83_2, void

]]></Node>
<StgValue><ssdm name="agg_result_1_2_0"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:3 %agg_result_01_0 = phi i32 %trunc_ln27, void, i32 %trunc_ln27_4, void, i32 %call_ret5, void, i32 %call_ret, void, i32 %trunc_ln27, void, i32 %trunc_ln83, void

]]></Node>
<StgValue><ssdm name="agg_result_01_0"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:4 %mrv = insertvalue i128 <undef>, i32 %agg_result_01_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="128">
<![CDATA[
:8 %ret_ln102 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="2">
<![CDATA[
:1 %call_ret9 = call i128 @_sum, i128 %p_read, i128 %p_read_5, i2 %sub_ln99

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="2">
<![CDATA[
:1 %call_ret9 = call i128 @_sum, i128 %p_read, i128 %p_read_5, i2 %sub_ln99

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="128">
<![CDATA[
:2 %call_ret5 = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="128">
<![CDATA[
:3 %agg_result_1_0_ret = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="agg_result_1_0_ret"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="128">
<![CDATA[
:4 %agg_result_1_1_ret = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="agg_result_1_1_ret"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="128">
<![CDATA[
:5 %agg_result_1_2_ret = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="agg_result_1_2_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln95 = bitcast i32 %trunc_ln8

]]></Node>
<StgValue><ssdm name="bitcast_ln95"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln95_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln95_1 = bitcast i32 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="bitcast_ln95_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln95_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln95_2"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln95_2 = bitcast i32 %trunc_ln95_2

]]></Node>
<StgValue><ssdm name="bitcast_ln95_2"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln95 = br void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln92 = bitcast i32 %trunc_ln7

]]></Node>
<StgValue><ssdm name="bitcast_ln92"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln92_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln92_3"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln92_3 = bitcast i32 %trunc_ln92_3

]]></Node>
<StgValue><ssdm name="bitcast_ln92_3"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln92_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln92_4"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln92_4 = bitcast i32 %trunc_ln92_4

]]></Node>
<StgValue><ssdm name="bitcast_ln92_4"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln86 = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln86_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln86_3"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln86_3 = bitcast i32 %trunc_ln86_3

]]></Node>
<StgValue><ssdm name="bitcast_ln86_3"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln86_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln86_4"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
:5 %bitcast_ln86_4 = bitcast i32 %trunc_ln86_4

]]></Node>
<StgValue><ssdm name="bitcast_ln86_4"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln83 = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln83_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln83 = bitcast i32 %trunc_ln83_1

]]></Node>
<StgValue><ssdm name="bitcast_ln83"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln83_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln83_1 = bitcast i32 %trunc_ln83_2

]]></Node>
<StgValue><ssdm name="bitcast_ln83_1"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln83_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln83_3"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln83_2 = bitcast i32 %trunc_ln83_3

]]></Node>
<StgValue><ssdm name="bitcast_ln83_2"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
