Reading pref.tcl

# 2025.1_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 17:22:26 on Oct 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../../proj/src/TopLevel/Fetch.vhd(90): (vopt-3473) Component instance "plus_4 : addSub_32bit" is not bound.
#         Region: /tb/MyRiscv/fetch_inst
# ** Warning: ../../proj/src/TopLevel/Fetch.vhd(103): (vopt-3473) Component instance "plus_imm : addSub_32bit" is not bound.
#         Region: /tb/MyRiscv/fetch_inst
# ** Warning: ../../proj/src/TopLevel/RISCV_Processor.vhd(217): (vopt-3473) Component instance "control_inst : controlSignals" is not bound.
#         Region: /tb/MyRiscv
# ** Warning: ../../proj/src/TopLevel/RISCV_Processor.vhd(245): (vopt-3473) Component instance "immGen_inst : immediateGenerate" is not bound.
#         Region: /tb/MyRiscv
# ** Warning: ../../proj/src/TopLevel/RISCV_Processor.vhd(270): (vopt-3473) Component instance "ALU_inst : ALU" is not bound.
#         Region: /tb/MyRiscv
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=32, depth=1024, type=RAM at location proj/src/TopLevel/mem.vhd:35
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.riscv_types(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fetch(structural)#1
# Loading work.register_n(structural)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-3473) Component instance "plus_4 : addSub_32bit" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/fetch_inst File: /home/gmankow/cpre381/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd
# ** Warning: (vsim-3473) Component instance "plus_imm : addSub_32bit" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/fetch_inst File: /home/gmankow/cpre381/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structual)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "control_inst : controlSignals" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv File: /home/gmankow/cpre381/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# Loading work.register_file(structural)#1
# Loading work.decoder_5t32(behavioral)#1
# Loading work.mux_32t1(behavioral)#1
# ** Warning: (vsim-3473) Component instance "immGen_inst : immediateGenerate" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv File: /home/gmankow/cpre381/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "ALU_inst : ALU" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv File: /home/gmankow/cpre381/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-8683) Uninitialized out port /tb/MyRiscv/fetch_inst/o_PC_final(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /tb/MyRiscv/oALUOut, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/alu_out.
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/IMem
# End time: 17:22:28 on Oct 15,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 15
