#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 21 00:03:44 2017
# Process ID: 7172
# Current directory: F:/VivadoProject/ComputerSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2956 F:\VivadoProject\ComputerSystem\ComputerSystem.xpr
# Log file: F:/VivadoProject/ComputerSystem/vivado.log
# Journal file: F:/VivadoProject/ComputerSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProject/ComputerSystem/ComputerSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/Vivado_IP/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/Vivado_IP/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/install/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 837.430 ; gain = 147.656
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ComputerSystemEx_PriorityOp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 882.285 ; gain = 672.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemEx_PriorityOp' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:129]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit_InstMOV' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter MOV bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:81]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit_InstMOV' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:23]
INFO: [Synth 8-638] synthesizing module 'PriorityOp_ROM' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-7172-Dear-pc/realtime/PriorityOp_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'PriorityOp_ROM' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-7172-Dear-pc/realtime/PriorityOp_ROM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-7172-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-7172-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector3' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector3.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector3' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector3.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:287]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemEx_PriorityOp' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 886.965 ; gain = 677.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 886.965 ; gain = 677.492
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/PriorityOp_ROM/PriorityOp_ROM.dcp' for cell 'ROM_PriorityOp'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1188.391 ; gain = 978.918
60 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.391 ; gain = 345.344
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 00:12:11 2017...
