0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0027: mov_imm:
	regs[5] = 0x1e5f89ce, opcode= 0x0b
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0033: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0036: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x003c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x003f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x004e: mov_imm:
	regs[5] = 0x9dfcf33d, opcode= 0x0b
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0057: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x005a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0084: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0087: mov_imm:
	regs[5] = 0xae076459, opcode= 0x0b
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0099: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x009c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x009f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00cc: mov_imm:
	regs[5] = 0xc3139bdb, opcode= 0x0b
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0105: mov_imm:
	regs[5] = 0xa25dbe21, opcode= 0x0b
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0132: mov_imm:
	regs[5] = 0x4351997f, opcode= 0x0b
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x03
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x03
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0177: mov_imm:
	regs[5] = 0x5f83c3e4, opcode= 0x0b
0x017d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0181: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x018f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0192: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01aa: mov_imm:
	regs[5] = 0x2bea8b9e, opcode= 0x0b
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01ce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01ef: mov_imm:
	regs[5] = 0xcb2b9c2b, opcode= 0x0b
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x020a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x020d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0213: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0216: mov_imm:
	regs[5] = 0x9d589dbe, opcode= 0x0b
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x03
0x023a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x023d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0246: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x024f: mov_imm:
	regs[5] = 0xeece8ef5, opcode= 0x0b
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x03
0x026a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0273: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0276: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0279: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x027c: mov_imm:
	regs[5] = 0x7fc6977b, opcode= 0x0b
0x0282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0285: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0288: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x028e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0294: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0297: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x029a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x029d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02ac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x02af: mov_imm:
	regs[5] = 0xd3d8083c, opcode= 0x0b
0x02b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02be: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02c7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02df: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x02e2: mov_imm:
	regs[5] = 0x33b74bca, opcode= 0x0b
0x02e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02f1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x02f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x02fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0306: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x030a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x030f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x03
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0321: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0324: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0327: mov_imm:
	regs[5] = 0x48eb590a, opcode= 0x0b
0x032d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0330: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0333: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x03
0x033c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0345: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x034b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x034e: mov_imm:
	regs[5] = 0x6d3b0753, opcode= 0x0b
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x03
0x035a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x035d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0360: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0366: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x036c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x036f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x037b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x037e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0384: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0387: mov_imm:
	regs[5] = 0xe310c065, opcode= 0x0b
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0396: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0399: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x039d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x03b7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x03ba: mov_imm:
	regs[5] = 0x9f4ba10c, opcode= 0x0b
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x03de: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x03e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0408: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x040b: mov_imm:
	regs[5] = 0x4b0854a3, opcode= 0x0b
0x0411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x03
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x03
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x043e: mov_imm:
	regs[5] = 0x92101ec6, opcode= 0x0b
0x0444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x045f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0468: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x046b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x046e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0471: mov_imm:
	regs[5] = 0x38ecdf68, opcode= 0x0b
0x0477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0483: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0486: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x048c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x048f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04a4: mov_imm:
	regs[5] = 0x64a8b848, opcode= 0x0b
0x04aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04ad: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x04bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x04c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04c5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04ce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x04d7: mov_imm:
	regs[5] = 0x5e15b512, opcode= 0x0b
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x04e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x04f5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04f8: mov_imm:
	regs[5] = 0x468e4d00, opcode= 0x0b
0x04fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0501: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0504: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0510: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0516: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0519: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x051c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x051f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0522: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0528: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0531: mov_imm:
	regs[5] = 0xbcdbc0a9, opcode= 0x0b
0x0537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0540: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0543: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x03
0x054c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x054f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x055b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x055e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0567: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x056a: mov_imm:
	regs[5] = 0x147f84e, opcode= 0x0b
0x0570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0573: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0576: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x057c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0588: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x058b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x058e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0594: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x059a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x059d: mov_imm:
	regs[5] = 0xdd36b264, opcode= 0x0b
0x05a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05ac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x05af: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05b8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x05ca: mov_imm:
	regs[5] = 0xf1fdba31, opcode= 0x0b
0x05d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x05f4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05f7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0600: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0603: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0606: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0612: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x03
0x061b: mov_imm:
	regs[5] = 0xcb9bc859, opcode= 0x0b
0x0621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0624: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0627: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x062a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x062d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0633: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x063f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0642: mov_imm:
	regs[5] = 0x5b7c7d8d, opcode= 0x0b
0x0648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x064b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x064e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x03
0x065a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0660: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0663: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0667: jmp_imm:
	pc += 0x1, opcode= 0x03
0x066c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0670: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0675: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0678: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x03
0x068a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x068d: mov_imm:
	regs[5] = 0x49c36f1e, opcode= 0x0b
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06bd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x06c0: mov_imm:
	regs[5] = 0x8bcce5b9, opcode= 0x0b
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x06d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x06ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x06ff: mov_imm:
	regs[5] = 0xf8717178, opcode= 0x0b
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x070b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x070e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0711: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0714: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x03
0x071d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0729: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x072c: mov_imm:
	regs[5] = 0xd5b78e49, opcode= 0x0b
0x0732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x03
0x073b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x073e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0744: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x074a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x074d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0750: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0753: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0756: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x075c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x075f: mov_imm:
	regs[5] = 0x85860395, opcode= 0x0b
0x0765: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0768: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0771: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0774: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x077a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x077d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0786: mov_imm:
	regs[5] = 0xec772b8, opcode= 0x0b
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0795: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x03
0x079e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x07a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x07aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07c2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07cb: mov_imm:
	regs[5] = 0x5beeb2f4, opcode= 0x0b
0x07d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07d4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x07d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07ef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x07f2: mov_imm:
	regs[5] = 0x86fcf885, opcode= 0x0b
0x07f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07fb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0822: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x03
0x082b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0834: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0843: mov_imm:
	regs[5] = 0x4f5f6457, opcode= 0x0b
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x084c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x084f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0855: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0867: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x086a: mov_imm:
	regs[5] = 0x4efc400d, opcode= 0x0b
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x03
0x088b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x088e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0891: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x03
0x089d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x08a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x08a3: mov_imm:
	regs[5] = 0x9bc57a87, opcode= 0x0b
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08b2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x08d3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x08d6: mov_imm:
	regs[5] = 0x45f1ca45, opcode= 0x0b
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x08e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x08e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x08ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x090f: mov_imm:
	regs[5] = 0x13c29e79, opcode= 0x0b
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0918: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x091e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0921: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0924: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x03
0x092d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x093c: mov_imm:
	regs[5] = 0x2069aeaf, opcode= 0x0b
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0945: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0948: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x094e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0954: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x095d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0960: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0963: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0966: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0969: mov_imm:
	regs[5] = 0xebbebfe, opcode= 0x0b
0x096f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0972: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x03
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0984: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0987: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x098a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x098d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0990: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0999: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x099c: mov_imm:
	regs[5] = 0x38b34bdb, opcode= 0x0b
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09b1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x09b4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x09ba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x09c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x09de: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x09e1: mov_imm:
	regs[5] = 0xdcfe3d, opcode= 0x0b
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09f0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09f9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a02: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a17: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a1a: mov_imm:
	regs[5] = 0x2064d7c2, opcode= 0x0b
0x0a20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a29: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a2c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a3e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a50: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a5c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a5f: mov_imm:
	regs[5] = 0x1001db73, opcode= 0x0b
0x0a65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a68: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a6b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a74: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a83: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a89: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a92: mov_imm:
	regs[5] = 0xc695c870, opcode= 0x0b
0x0a98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a9b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ab6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ac5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ac8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0acb: mov_imm:
	regs[5] = 0x6e4f49fc, opcode= 0x0b
0x0ad1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ad4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ad7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ada: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0add: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ae6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0af8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0afb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0afe: mov_imm:
	regs[5] = 0x6c3f9874, opcode= 0x0b
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b0d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b10: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b22: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b25: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b34: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b3a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0b3d: mov_imm:
	regs[5] = 0x4d0c77e8, opcode= 0x0b
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b52: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b6d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b79: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b7c: mov_imm:
	regs[5] = 0x80d49c11, opcode= 0x0b
0x0b82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b85: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b88: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b94: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ba0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ba9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0bac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0baf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bb8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0bbc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bc1: mov_imm:
	regs[5] = 0x62e517e4, opcode= 0x0b
0x0bc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0bcb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bd0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0bd3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bd6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0bdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0bdf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0be2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0be5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0be8: mov_imm:
	regs[5] = 0xcf14c790, opcode= 0x0b
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bfd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c06: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c0c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c12: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c1e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c2a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c2d: mov_imm:
	regs[5] = 0xdce48bbf, opcode= 0x0b
0x0c33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c36: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c39: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c57: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c60: mov_imm:
	regs[5] = 0x9d0dc58f, opcode= 0x0b
0x0c66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c6f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c72: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c78: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c7e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c81: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c88: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c90: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c9c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ca5: mov_imm:
	regs[5] = 0xb10d7949, opcode= 0x0b
0x0cab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0cae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0cb1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0cb4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cc3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0cc9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0ccc: mov_imm:
	regs[5] = 0xa52ee00d, opcode= 0x0b
0x0cd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0cd5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0cd8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0cde: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ced: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cf0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d02: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d05: mov_imm:
	regs[5] = 0xd35aeeba, opcode= 0x0b
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d14: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d17: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d20: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d2f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d32: mov_imm:
	regs[5] = 0xce0380c6, opcode= 0x0b
0x0d38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d3b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d3e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d44: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d4a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d4d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d56: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d62: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d65: mov_imm:
	regs[5] = 0xfee3cba, opcode= 0x0b
0x0d6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d6e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d71: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d7a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d89: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d95: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d98: mov_imm:
	regs[5] = 0x540ad051, opcode= 0x0b
0x0d9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0da1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0daa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0db0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0db6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0db9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0dbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0dbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0dc2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0dc8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0dcb: mov_imm:
	regs[5] = 0x5a2c88da, opcode= 0x0b
0x0dd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0dd4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0dd7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0dda: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ddd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0de0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0def: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0df8: mov_imm:
	regs[5] = 0xa303c736, opcode= 0x0b
0x0dfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e10: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e16: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e34: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e43: mov_imm:
	regs[5] = 0xf15298c7, opcode= 0x0b
0x0e49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e52: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e55: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e5e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e6d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e73: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e76: mov_imm:
	regs[5] = 0xe5468e95, opcode= 0x0b
0x0e7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e7f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e94: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e97: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0eb5: mov_imm:
	regs[5] = 0xcaf170f7, opcode= 0x0b
0x0ebb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ebe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ec2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ec7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0eca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ece: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ed3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ed6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ed9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0edc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0edf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0ee2: mov_imm:
	regs[5] = 0xc43f5f84, opcode= 0x0b
0x0ee8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0eeb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0eee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0efa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0efd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f18: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f1b: mov_imm:
	regs[5] = 0xf2a8177, opcode= 0x0b
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f2a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f51: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f54: mov_imm:
	regs[5] = 0x67c820da, opcode= 0x0b
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f66: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f6c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f70: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f75: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f84: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f8d: mov_imm:
	regs[5] = 0xb3594264, opcode= 0x0b
0x0f93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f99: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f9c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fa5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0fb4: mov_imm:
	regs[5] = 0x9bae577, opcode= 0x0b
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fc3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fcc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0fd2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0fd8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fdb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fe7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ff3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ff6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ff9: mov_imm:
	regs[5] = 0x5171beea, opcode= 0x0b
0x0fff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1002: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1005: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1008: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x100b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x100e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1017: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x101a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x101d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1020: mov_imm:
	regs[5] = 0x6835bfe4, opcode= 0x0b
0x1026: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1029: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1032: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1038: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1044: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x03
0x104d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1050: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1053: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1056: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1059: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x105c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x105f: mov_imm:
	regs[5] = 0xc47c5900, opcode= 0x0b
0x1065: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1068: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x106b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x106e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1077: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x107a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1083: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1086: mov_imm:
	regs[5] = 0xf85c96df, opcode= 0x0b
0x108c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x108f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1092: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1098: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x10c8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x10cb: mov_imm:
	regs[5] = 0x5feabaef, opcode= 0x0b
0x10d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x10d4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x10d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x10e9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10f2: mov_imm:
	regs[5] = 0xabe2714d, opcode= 0x0b
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1107: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1110: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1116: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1122: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1125: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1128: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x112b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x112e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1131: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1134: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1137: mov_imm:
	regs[5] = 0x89a65abf, opcode= 0x0b
0x113d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1146: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x114f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1158: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x115b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x115e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1167: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x116a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x116d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1170: mov_imm:
	regs[5] = 0x8318507b, opcode= 0x0b
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x03
0x117c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x117f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1182: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x03
0x118e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1194: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1197: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x119a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x119d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x11ac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x11af: mov_imm:
	regs[5] = 0x48eaf3b8, opcode= 0x0b
0x11b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x11bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x11d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x11dc: mov_imm:
	regs[5] = 0x47dcda07, opcode= 0x0b
0x11e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11eb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x11ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x11f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x11fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1200: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1203: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1206: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1209: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1212: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1215: mov_imm:
	regs[5] = 0x66afaaff, opcode= 0x0b
0x121c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1221: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1224: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1227: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1230: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1233: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x03
0x123c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1245: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1248: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1251: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x03
0x125a: mov_imm:
	regs[5] = 0x702499, opcode= 0x0b
0x1260: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1263: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1266: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x126c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1272: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1275: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x03
0x127e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1281: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1284: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1287: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x128a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1293: mov_imm:
	regs[5] = 0xd771a8e6, opcode= 0x0b
0x1299: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x12a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12bd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12c3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x12c6: mov_imm:
	regs[5] = 0xcc1014f9, opcode= 0x0b
0x12cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x12cf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x12de: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12f6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x12f9: mov_imm:
	regs[5] = 0x2a67ac3c, opcode= 0x0b
0x12ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1302: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x03
0x130b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x130e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1311: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1317: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x131a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x131d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1326: mov_imm:
	regs[5] = 0x902f19f3, opcode= 0x0b
0x132c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1335: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1338: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x133e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1344: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1347: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1350: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1353: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1356: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1359: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x135c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x135f: mov_imm:
	regs[5] = 0xdebe8d1a, opcode= 0x0b
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x03
0x136b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x136e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1377: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x137a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1389: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x138c: mov_imm:
	regs[5] = 0xb4efdaac, opcode= 0x0b
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1398: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x139b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x139e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x13a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13d4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x13d7: mov_imm:
	regs[5] = 0x4749f06b, opcode= 0x0b
0x13dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x13e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x13e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13fb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x13fe: mov_imm:
	regs[5] = 0x9fa80411, opcode= 0x0b
0x1404: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1407: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x140a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1410: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x03
0x141c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x141f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1422: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1425: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1428: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x142b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x142e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1437: mov_imm:
	regs[5] = 0xc95782d0, opcode= 0x0b
0x143d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1440: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1443: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1446: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1449: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1452: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x03
0x145b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x145e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1467: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x146a: mov_imm:
	regs[5] = 0x88ac3c1a, opcode= 0x0b
0x1470: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1473: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1476: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x147c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1482: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1485: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1488: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x148b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x148e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1497: mov_imm:
	regs[5] = 0xce826379, opcode= 0x0b
0x149d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14a0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14b5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x14bb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x14be: mov_imm:
	regs[5] = 0xeff67b38, opcode= 0x0b
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14cd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x14d0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x14d6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1500: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1503: mov_imm:
	regs[5] = 0x4fc93ea4, opcode= 0x0b
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x150f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1512: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1515: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1518: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x151b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x151e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1521: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x03
0x152a: mov_imm:
	regs[5] = 0x4db4952f, opcode= 0x0b
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x03
0x153c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1542: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x03
0x154e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1551: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1554: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1557: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x155a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x155d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1560: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1563: mov_imm:
	regs[5] = 0xf6c37ffa, opcode= 0x0b
0x1569: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1572: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1576: jmp_imm:
	pc += 0x1, opcode= 0x03
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x157e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x158d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1590: mov_imm:
	regs[5] = 0xad6e7a4c, opcode= 0x0b
0x1596: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1599: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x159c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x15ae: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15cc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15d5: mov_imm:
	regs[5] = 0x25c9c433, opcode= 0x0b
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x15de: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15ea: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15ff: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1602: mov_imm:
	regs[5] = 0x3e2e4b27, opcode= 0x0b
0x1608: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1611: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x03
0x161a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1620: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1626: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x162f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1641: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x03
0x164a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x164d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1656: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x165f: mov_imm:
	regs[5] = 0x9da71433, opcode= 0x0b
0x1665: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1668: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x166b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x166e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1671: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x03
0x167a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x167d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1683: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1686: mov_imm:
	regs[5] = 0x98f6652f, opcode= 0x0b
0x168c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x168f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1698: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x16a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16b6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x16bc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16c5: mov_imm:
	regs[5] = 0x5ac0ddc, opcode= 0x0b
0x16cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16ce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x16d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x16e9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x16ec: mov_imm:
	regs[5] = 0x1d59117a, opcode= 0x0b
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x16f8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x16fe: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1704: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x03
0x170d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1719: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x03
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1731: mov_imm:
	regs[5] = 0x51af8f4c, opcode= 0x0b
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x03
0x173d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1740: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1749: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1752: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1755: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1758: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x175b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x175e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1761: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1764: mov_imm:
	regs[5] = 0xc979a453, opcode= 0x0b
0x176a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1773: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x03
0x177c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1782: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1788: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x178b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x178e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1797: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x179a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x179d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x17a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17a9: mov_imm:
	regs[5] = 0x8a01392a, opcode= 0x0b
0x17af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17b2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x17d6: mov_imm:
	regs[5] = 0x566df6a9, opcode= 0x0b
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17e5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x17e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1806: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1818: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x181b: mov_imm:
	regs[5] = 0xfd7c64bc, opcode= 0x0b
0x1821: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1824: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x03
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1836: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1842: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x03
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x184e: mov_imm:
	regs[5] = 0xe80a03fb, opcode= 0x0b
0x1854: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x03
0x185d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1860: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1866: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x186c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x186f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1872: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x03
0x187b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x187e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1887: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1893: mov_imm:
	regs[5] = 0x1724f91b, opcode= 0x0b
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x189f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x18a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18b7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x18ba: mov_imm:
	regs[5] = 0x2dd9a142, opcode= 0x0b
0x18c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18c3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x18c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18f6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x18f9: mov_imm:
	regs[5] = 0xa75a1355, opcode= 0x0b
0x18ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1902: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1905: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1908: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x190b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x190e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x191a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1926: mov_imm:
	regs[5] = 0xe5771598, opcode= 0x0b
0x192d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1932: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1935: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x193e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1944: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1947: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x194a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x194d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1950: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1953: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1956: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x195a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x195f: mov_imm:
	regs[5] = 0x467fd904, opcode= 0x0b
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x03
0x196b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x197a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x197d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1980: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1995: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1998: mov_imm:
	regs[5] = 0x12f591d2, opcode= 0x0b
0x199e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19a1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x19a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x19ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19ce: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x19d1: mov_imm:
	regs[5] = 0xcc77c7a9, opcode= 0x0b
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x19e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a01: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a04: mov_imm:
	regs[5] = 0x97b94d7a, opcode= 0x0b
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a0d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a10: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a2b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a55: mov_imm:
	regs[5] = 0x9734c26f, opcode= 0x0b
0x1a5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a5e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a61: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a6a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a79: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a7c: mov_imm:
	regs[5] = 0x98560c33, opcode= 0x0b
0x1a82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a8b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a94: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1aa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1aa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ab2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ab5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ab8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1abb: mov_imm:
	regs[5] = 0x9f268605, opcode= 0x0b
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ac7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1aca: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1acd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ad0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ad3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ad6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ad9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1adc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ae5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1aee: mov_imm:
	regs[5] = 0xc0dc0d2a, opcode= 0x0b
0x1af4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1af7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b00: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b06: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b0c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b0f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b18: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b1e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b21: mov_imm:
	regs[5] = 0x878ad8a4, opcode= 0x0b
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b2a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b2e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b4b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b4e: mov_imm:
	regs[5] = 0x64fa9fb3, opcode= 0x0b
0x1b54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b57: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b5a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b66: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b78: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b84: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b8d: mov_imm:
	regs[5] = 0x6aa23922, opcode= 0x0b
0x1b93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b99: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ba2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ba5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ba8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bb1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1bbd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bc6: mov_imm:
	regs[5] = 0x46cc4247, opcode= 0x0b
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bdb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1bde: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1bf0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1bf3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1bf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bfc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c08: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c11: mov_imm:
	regs[5] = 0x131d39f0, opcode= 0x0b
0x1c17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c1a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c23: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c26: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c2f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c3b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c3e: mov_imm:
	regs[5] = 0x2ae5b979, opcode= 0x0b
0x1c44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c47: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c4a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c50: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c56: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c59: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c77: mov_imm:
	regs[5] = 0xb21bb169, opcode= 0x0b
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c86: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c89: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c8c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c95: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c9b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c9e: mov_imm:
	regs[5] = 0x15899464, opcode= 0x0b
0x1ca4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ca7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1caa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1cb0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1cb6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cb9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1cbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cc8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ccb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1cce: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1cd1: mov_imm:
	regs[5] = 0xbaa218e6, opcode= 0x0b
0x1cd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1cda: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1cdd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ce0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ce3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ce6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ce9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1cef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1cf2: mov_imm:
	regs[5] = 0x67d7b4cc, opcode= 0x0b
0x1cf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1cfb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d04: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d10: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d1c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d28: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d2e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d37: mov_imm:
	regs[5] = 0x5ff06afe, opcode= 0x0b
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d46: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d4f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d52: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d5b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d67: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d70: mov_imm:
	regs[5] = 0xd64205b7, opcode= 0x0b
0x1d76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d7a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d7f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d82: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d88: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d8e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d91: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d9a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1da0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1da3: mov_imm:
	regs[5] = 0x598eb278, opcode= 0x0b
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1db2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1dbe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1dc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1dc7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1dcd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1dd0: mov_imm:
	regs[5] = 0xd9efad8e, opcode= 0x0b
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ddf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1de2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1de8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1dee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1df1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1df4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1df7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1dfa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e0c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e0f: mov_imm:
	regs[5] = 0xda11e2e8, opcode= 0x0b
0x1e15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e18: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e21: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e24: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e33: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e3c: mov_imm:
	regs[5] = 0xc5ba2035, opcode= 0x0b
0x1e42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e45: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e48: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1e4e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1e54: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e57: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e66: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e6c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e6f: mov_imm:
	regs[5] = 0xfb3d5dbd, opcode= 0x0b
0x1e75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e7e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e81: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e84: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e99: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e9c: mov_imm:
	regs[5] = 0x14882c09, opcode= 0x0b
0x1ea2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ea5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1eae: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1eb4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ec0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ec9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ed2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ed6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1edb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ef0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ef9: mov_imm:
	regs[5] = 0x5dd843ce, opcode= 0x0b
0x1eff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f02: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f05: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f08: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f17: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f1d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f20: mov_imm:
	regs[5] = 0x61e5f08b, opcode= 0x0b
0x1f26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f2c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f32: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f38: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f3b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f44: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f4a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f53: mov_imm:
	regs[5] = 0xa291fc7, opcode= 0x0b
0x1f59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f5c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f5f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f62: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f6b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f77: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f7a: mov_imm:
	regs[5] = 0x4df62897, opcode= 0x0b
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f89: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f9e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1fa4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1fa7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1faa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fb0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fbc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1fbf: mov_imm:
	regs[5] = 0x9f5698b8, opcode= 0x0b
0x1fc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fd7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1fda: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fe3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fe6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fe9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ff8: mov_imm:
	regs[5] = 0xc3c7ed2a, opcode= 0x0b
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2004: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2010: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x201f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2022: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x03
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2037: mov_imm:
	regs[5] = 0xf5eba164, opcode= 0x0b
0x203d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2046: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x204f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x205b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2064: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2067: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x206a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x206d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2070: mov_imm:
	regs[5] = 0xa04b354b, opcode= 0x0b
0x2076: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2079: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x207c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2088: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x208e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2091: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2094: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2097: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x209a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x209d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x20a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20a9: mov_imm:
	regs[5] = 0xf6ce5cbe, opcode= 0x0b
0x20af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x20bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20e5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x20e8: mov_imm:
	regs[5] = 0xaa75e6a0, opcode= 0x0b
0x20ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20f1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x20f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x20fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2100: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2103: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2106: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x211b: mov_imm:
	regs[5] = 0x9175f7a4, opcode= 0x0b
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x212b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2130: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2134: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2139: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2142: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2145: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2148: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x214c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2151: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x03
0x215a: mov_imm:
	regs[5] = 0xae6330c3, opcode= 0x0b
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2163: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2166: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x216c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2172: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2175: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2178: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2181: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2184: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x03
0x218d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2190: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2199: mov_imm:
	regs[5] = 0x85d1be91, opcode= 0x0b
0x219f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21a8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x21ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21bd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x21c0: mov_imm:
	regs[5] = 0x7ee9ce16, opcode= 0x0b
0x21c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21c9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x21d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x21de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2205: mov_imm:
	regs[5] = 0x3f2ac54b, opcode= 0x0b
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2211: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x03
0x221a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x221d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2220: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2223: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2226: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x222a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x222f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2232: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2235: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2238: mov_imm:
	regs[5] = 0xf32cd722, opcode= 0x0b
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2244: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2247: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2250: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2256: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2262: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x03
0x226b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x226e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2271: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2274: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2277: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x227a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2283: mov_imm:
	regs[5] = 0xbf190fe4, opcode= 0x0b
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x228f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2292: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2295: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2298: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22a8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22ad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22b3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22bc: mov_imm:
	regs[5] = 0x25c8a18b, opcode= 0x0b
0x22c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x22c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x22ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x22d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22ec: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x22ef: mov_imm:
	regs[5] = 0xe4c7919d, opcode= 0x0b
0x22f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22f8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x22fb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22fe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2301: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x03
0x230a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x230d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2310: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2313: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2316: mov_imm:
	regs[5] = 0x7125cd89, opcode= 0x0b
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2322: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x03
0x232b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x232e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x03
0x233a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2340: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2352: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2355: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2358: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2361: mov_imm:
	regs[5] = 0xebc9eff6, opcode= 0x0b
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2370: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2379: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x237c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x237f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2386: jmp_imm:
	pc += 0x1, opcode= 0x03
0x238b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x238e: mov_imm:
	regs[5] = 0xd00e8cc6, opcode= 0x0b
0x2394: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2397: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23d0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23d6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x23da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23df: mov_imm:
	regs[5] = 0x7c00fabd, opcode= 0x0b
0x23e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x23e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x23eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23f4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2400: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2403: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x03
0x240c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x240f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2418: mov_imm:
	regs[5] = 0x6f2db36, opcode= 0x0b
0x241e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2421: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2424: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2430: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x03
0x243c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x243f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2442: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2445: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x03
0x244e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2451: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2454: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2457: mov_imm:
	regs[5] = 0xe22b3024, opcode= 0x0b
0x245d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2466: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x246f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2472: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2475: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2478: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x247b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x247e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2481: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2484: mov_imm:
	regs[5] = 0x85ed8efa, opcode= 0x0b
0x248a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x248e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2493: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2496: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x249c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x24a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24ba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x24ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24cf: mov_imm:
	regs[5] = 0x5a612898, opcode= 0x0b
0x24d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24d8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x24db: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24de: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24e7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24ed: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x24f0: mov_imm:
	regs[5] = 0xf0e4d2f6, opcode= 0x0b
0x24f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24f9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x24fc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2502: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x03
0x250e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2511: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2514: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x03
0x251d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2520: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2523: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2526: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2529: mov_imm:
	regs[5] = 0xea2b85a5, opcode= 0x0b
0x252f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2532: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2535: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2538: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x253b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x253e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2541: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2544: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2547: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x254a: mov_imm:
	regs[5] = 0xf0493bce, opcode= 0x0b
0x2550: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2553: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x03
0x255c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2562: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2568: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x256b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2574: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x03
0x257d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2586: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x258f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2592: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2595: mov_imm:
	regs[5] = 0x3919f40b, opcode= 0x0b
0x259b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25a4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x25a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25b0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25c5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25c8: mov_imm:
	regs[5] = 0x743c4b04, opcode= 0x0b
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x25d7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25e0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x25e6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x25ec: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25f5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2601: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2604: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x03
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2616: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2619: mov_imm:
	regs[5] = 0x66b92c7a, opcode= 0x0b
0x261f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x03
0x262b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x262e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2631: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x03
0x263a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x263d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2640: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2646: mov_imm:
	regs[5] = 0xa85c75b, opcode= 0x0b
0x264c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x264f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2652: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2658: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x265e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2661: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2667: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x266a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x266d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2670: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2679: mov_imm:
	regs[5] = 0x708fb987, opcode= 0x0b
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x268b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2694: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2697: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26af: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x26b2: mov_imm:
	regs[5] = 0xa3e4eece, opcode= 0x0b
0x26b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26e2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26ee: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26f7: mov_imm:
	regs[5] = 0xea2ff62b, opcode= 0x0b
0x26fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2706: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2709: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x270c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x270f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2712: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2715: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2718: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x271b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x271e: mov_imm:
	regs[5] = 0xd527edf6, opcode= 0x0b
0x2724: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2727: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x272a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2730: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2736: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2739: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x273c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x273f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2742: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x03
0x274b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2751: mov_imm:
	regs[5] = 0x4d955eb0, opcode= 0x0b
0x2757: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x275a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x275d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2760: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2763: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x03
0x276c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x276f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2778: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x277b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2784: mov_imm:
	regs[5] = 0xc48574c, opcode= 0x0b
0x278a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x278d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x279c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27a8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27ae: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x27b1: mov_imm:
	regs[5] = 0xf7adc708, opcode= 0x0b
0x27b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27ba: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x27bd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27c0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27cf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27db: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x27de: mov_imm:
	regs[5] = 0xefd5d46f, opcode= 0x0b
0x27e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27e7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x27ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x27f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x27f6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27f9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2802: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2805: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2808: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x280b: mov_imm:
	regs[5] = 0xd1d996b1, opcode= 0x0b
0x2811: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2814: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2817: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x281a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x281d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2820: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2823: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x03
0x282c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2830: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2835: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2838: mov_imm:
	regs[5] = 0xe1b65c78, opcode= 0x0b
0x283e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2847: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x284a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2856: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x285c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x285f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x03
0x286e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2871: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x03
0x287a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x287d: mov_imm:
	regs[5] = 0x2cfcca89, opcode= 0x0b
0x2883: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2886: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2889: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2892: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2895: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2898: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x289b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x289e: mov_imm:
	regs[5] = 0xa6b8a4b7, opcode= 0x0b
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x28ad: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x28b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28d4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x28da: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x28dd: mov_imm:
	regs[5] = 0xb9d7f32e, opcode= 0x0b
0x28e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x28e6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x28e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28f2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2901: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2904: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2907: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x290a: mov_imm:
	regs[5] = 0x2c1799f9, opcode= 0x0b
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2916: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2919: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x292c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2934: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2940: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2943: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2946: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2949: mov_imm:
	regs[5] = 0x4ce0ad3f, opcode= 0x0b
0x294f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2952: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2955: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2958: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x295b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2964: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2967: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x296a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x296d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2970: mov_imm:
	regs[5] = 0xa6944049, opcode= 0x0b
0x2976: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2979: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2982: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x03
0x298e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x03
0x299a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x299d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x29b5: mov_imm:
	regs[5] = 0x7972620f, opcode= 0x0b
0x29bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x29be: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x29c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29df: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x29e2: mov_imm:
	regs[5] = 0xa15f196b, opcode= 0x0b
0x29e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x29eb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x29ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x29f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x29fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a0c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a12: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a15: mov_imm:
	regs[5] = 0x5821c8cd, opcode= 0x0b
0x2a1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a24: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a27: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a39: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a3f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a42: mov_imm:
	regs[5] = 0x3547c360, opcode= 0x0b
0x2a48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a4b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a4e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a54: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a5a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a63: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a78: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a7e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a81: mov_imm:
	regs[5] = 0xa4145aec, opcode= 0x0b
0x2a87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a90: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a9f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2aa3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2aab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2aae: mov_imm:
	regs[5] = 0x52cd1b87, opcode= 0x0b
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2abd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ac0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ac6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2acc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2acf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ad2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ad5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ade: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ae1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ae4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ae7: mov_imm:
	regs[5] = 0x811427ae, opcode= 0x0b
0x2aed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2af0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2af3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2af6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2af9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2afc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2aff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b05: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b08: mov_imm:
	regs[5] = 0x5d2bcce2, opcode= 0x0b
0x2b0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b17: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b1a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b26: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b35: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b50: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b53: mov_imm:
	regs[5] = 0xfd53e916, opcode= 0x0b
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b62: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b66: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b6b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b7d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b83: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b86: mov_imm:
	regs[5] = 0x4193a5c5, opcode= 0x0b
0x2b8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b95: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b98: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ba4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2baa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2bb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bbc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2bc8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2bcb: mov_imm:
	regs[5] = 0x3e47cd68, opcode= 0x0b
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2be0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2be9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bf2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bf5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2bf8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c01: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c0d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c10: mov_imm:
	regs[5] = 0x369a82f1, opcode= 0x0b
0x2c16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c1f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c28: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c2e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c4c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c52: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c55: mov_imm:
	regs[5] = 0x20e347b9, opcode= 0x0b
0x2c5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c5e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c61: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c64: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c7f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c82: mov_imm:
	regs[5] = 0x257c6abe, opcode= 0x0b
0x2c88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c8b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c94: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ca0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ca3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ca6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ca9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2cac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cb5: mov_imm:
	regs[5] = 0xb707b53d, opcode= 0x0b
0x2cbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ccd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cd3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ce8: mov_imm:
	regs[5] = 0xb6da711, opcode= 0x0b
0x2cee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2cf1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2cf4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2cfa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d09: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d18: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d27: mov_imm:
	regs[5] = 0x1af31fed, opcode= 0x0b
0x2d2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d36: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d57: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d60: mov_imm:
	regs[5] = 0xc92c15e2, opcode= 0x0b
0x2d66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d6f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d72: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d78: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d7e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d81: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d9c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2da2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2da5: mov_imm:
	regs[5] = 0x13467ecb, opcode= 0x0b
0x2dab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2db4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dbd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2dc0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2dc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2dc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2dc9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dd5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2dd8: mov_imm:
	regs[5] = 0xdaca45f4, opcode= 0x0b
0x2dde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2de1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2de4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2df0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2df6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e0e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e14: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e17: mov_imm:
	regs[5] = 0x2a9f43fa, opcode= 0x0b
0x2e1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e26: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e29: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e2c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e35: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e44: mov_imm:
	regs[5] = 0xd3e5cac9, opcode= 0x0b
0x2e4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e4d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e56: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e80: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e89: mov_imm:
	regs[5] = 0x3467c5, opcode= 0x0b
0x2e8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e92: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e95: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e9e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ea1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ea4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ea7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2eaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ead: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2eb0: mov_imm:
	regs[5] = 0xa58a8064, opcode= 0x0b
0x2eb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2eb9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ebd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ec2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ece: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ed4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ed7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ee0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ee3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ee9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2eec: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ef5: mov_imm:
	regs[5] = 0x840ce42a, opcode= 0x0b
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2efe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f2b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f2e: mov_imm:
	regs[5] = 0x8e02004a, opcode= 0x0b
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f3d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f40: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f4c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f52: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f55: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f64: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f6a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f73: mov_imm:
	regs[5] = 0xad7536fb, opcode= 0x0b
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f82: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f85: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f88: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f97: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f9d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2fa0: mov_imm:
	regs[5] = 0xa6bb6c7, opcode= 0x0b
0x2fa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2faf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fb8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2fbe: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2fc4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2fc7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2fd0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2fd6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2fda: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fdf: mov_imm:
	regs[5] = 0x2dbd25f4, opcode= 0x0b
0x2fe5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2fe8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2feb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ff1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ffa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ffd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3000: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3009: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3012: mov_imm:
	regs[5] = 0xb4dd27a6, opcode= 0x0b
0x3018: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3021: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3024: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x302a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3036: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x303f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3042: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3045: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3048: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x304b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x304e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3051: mov_imm:
	regs[5] = 0x5a9e653f, opcode= 0x0b
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3060: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3064: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3069: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x306c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x306f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3078: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x307b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3084: mov_imm:
	regs[5] = 0x9cad6544, opcode= 0x0b
0x308a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x308d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3090: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3096: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x309c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x309f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30c0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x30c3: mov_imm:
	regs[5] = 0xeab45121, opcode= 0x0b
0x30c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30d2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30db: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30de: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30e7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30f3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x30f6: mov_imm:
	regs[5] = 0xb1e0849c, opcode= 0x0b
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3102: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x03
0x310b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x310e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x03
0x311a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3126: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3129: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x312d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3132: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3144: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x03
0x314d: mov_imm:
	regs[5] = 0x58997007, opcode= 0x0b
0x3153: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3156: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3159: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x315c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x315f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3165: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x03
0x316e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3171: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3174: mov_imm:
	regs[5] = 0x5fc27dc8, opcode= 0x0b
0x317a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x317d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3186: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x318c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3198: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x319b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x319e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31aa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31b6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x31b9: mov_imm:
	regs[5] = 0x7d5ff18b, opcode= 0x0b
0x31bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31c2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x31c5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x31c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31dd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x31e0: mov_imm:
	regs[5] = 0x3821d99b, opcode= 0x0b
0x31e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31e9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x31ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x31f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31fe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3201: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x320a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3216: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x321f: mov_imm:
	regs[5] = 0x300ee8d9, opcode= 0x0b
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x03
0x322b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x322e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3231: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3234: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x323a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x323d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3240: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3246: mov_imm:
	regs[5] = 0x14c310df, opcode= 0x0b
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3258: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x325e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3267: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x326a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x326d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3270: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3276: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3279: mov_imm:
	regs[5] = 0xb5fd2d80, opcode= 0x0b
0x327f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3288: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x328b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x328e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3297: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x329a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32a3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x32a6: mov_imm:
	regs[5] = 0xf876a01, opcode= 0x0b
0x32ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32af: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x32b2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x32b8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x32be: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32c1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32d0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x32dc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x32df: mov_imm:
	regs[5] = 0xbcd2ebab, opcode= 0x0b
0x32e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x32eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32f4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3312: mov_imm:
	regs[5] = 0xcb18f8ff, opcode= 0x0b
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x03
0x331e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3327: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x332a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3330: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x03
0x333c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3345: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x03
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x03
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3360: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3363: mov_imm:
	regs[5] = 0x5a2626b6, opcode= 0x0b
0x3369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x336c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x336f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3378: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x337e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x338a: mov_imm:
	regs[5] = 0x2ab797e8, opcode= 0x0b
0x3390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3393: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x03
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x33a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x33a8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33ab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33c0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33cc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x33cf: mov_imm:
	regs[5] = 0x536ade8, opcode= 0x0b
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33f9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33ff: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3408: mov_imm:
	regs[5] = 0x631a99c7, opcode= 0x0b
0x340e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3411: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3414: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x341a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3426: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3429: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3432: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3438: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x343b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x343e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3442: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3447: mov_imm:
	regs[5] = 0xb920b88c, opcode= 0x0b
0x344d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3450: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3459: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x345c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3460: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x346b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x346e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3471: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3474: mov_imm:
	regs[5] = 0x2439efa4, opcode= 0x0b
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x347d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3486: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x348f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x03
0x349b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x349e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34aa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34b3: mov_imm:
	regs[5] = 0x82f0e4f7, opcode= 0x0b
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34c2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x34c5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x34cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34e6: mov_imm:
	regs[5] = 0xcd9a725, opcode= 0x0b
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x34f5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x350d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x351c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x351f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3522: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3525: mov_imm:
	regs[5] = 0xa7b81b5e, opcode= 0x0b
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3537: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3540: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3549: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x03
0x355b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3564: mov_imm:
	regs[5] = 0x540b0ada, opcode= 0x0b
0x356a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x356d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3570: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x357f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3582: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x03
0x358b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x358e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3591: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x03
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35a3: mov_imm:
	regs[5] = 0x2071a243, opcode= 0x0b
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35b2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35bc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35c7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35e2: mov_imm:
	regs[5] = 0xd85ec345, opcode= 0x0b
0x35e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35f1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x35f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x35fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3600: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3603: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x360c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3618: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x361b: mov_imm:
	regs[5] = 0x9b23d75a, opcode= 0x0b
0x3621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x03
0x362a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x362d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3630: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x03
0x363c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x363f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3642: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3645: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3648: mov_imm:
	regs[5] = 0x37c4e8e0, opcode= 0x0b
0x364e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3651: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3654: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x365a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3660: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x03
0x367b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x367e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3684: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3687: mov_imm:
	regs[5] = 0x78a5a063, opcode= 0x0b
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3699: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x369c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x369f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36a5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x36ae: mov_imm:
	regs[5] = 0xbd17f822, opcode= 0x0b
0x36b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x36b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x36c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36de: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x36e2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36e7: mov_imm:
	regs[5] = 0x4bf6379b, opcode= 0x0b
0x36ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x36f0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x36f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x36f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x36f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3702: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x03
0x370b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x370e: mov_imm:
	regs[5] = 0x3a055687, opcode= 0x0b
0x3714: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3717: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3720: mov_imm:
	regs[30] = 0x3f6fe850, opcode= 0x0b
0x3726: mov_imm:
	regs[31] = 0xd20a81c, opcode= 0x0b
0x372c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x01
0x372f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x01
max register index:31
