Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 29 14:56:50 2023
| Host         : DESKTOP-FT54HI7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUTest_timing_summary_routed.rpt -pb PipelineCPUTest_timing_summary_routed.pb -rpx PipelineCPUTest_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUTest
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.019        0.000                      0                 1836        0.037        0.000                      0                 1836        1.500        0.000                       0                   660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       18.540        0.000                      0                 1763        0.037        0.000                      0                 1763       18.750        0.000                       0                   616  
  clk_out2_DCM_PLL        1.019        0.000                      0                   43        0.242        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.248        0.000                      0                   30        0.126        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       18.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.540ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.413ns  (logic 3.547ns (19.264%)  route 14.866ns (80.736%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 37.830 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          1.232    18.134    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X149Y117       LUT6 (Prop_lut6_I0_O)        0.299    18.433 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7/O
                         net (fo=1, routed)           0.000    18.433    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7_n_0
    SLICE_X149Y117       MUXF7 (Prop_muxf7_I1_O)      0.217    18.650 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    18.650    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_3_n_0
    SLICE_X149Y117       MUXF8 (Prop_muxf8_I1_O)      0.094    18.744 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.744    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1_n_0
    SLICE_X149Y117       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.628    37.830    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X149Y117       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism             -0.515    37.315    
                         clock uncertainty           -0.095    37.220    
    SLICE_X149Y117       FDRE (Setup_fdre_C_D)        0.064    37.284    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -18.744    
  -------------------------------------------------------------------
                         slack                                 18.540    

Slack (MET) :             18.569ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.395ns  (logic 3.360ns (18.266%)  route 15.035ns (81.734%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 37.828 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          0.721    17.623    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X150Y118       LUT6 (Prop_lut6_I0_O)        0.299    17.922 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=1, routed)           0.680    18.602    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X150Y118       LUT4 (Prop_lut4_I2_O)        0.124    18.726 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000    18.726    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X150Y118       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    37.828    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X150Y118       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism             -0.515    37.313    
                         clock uncertainty           -0.095    37.218    
    SLICE_X150Y118       FDRE (Setup_fdre_C_D)        0.077    37.295    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                 18.569    

Slack (MET) :             18.678ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 3.547ns (19.412%)  route 14.725ns (80.588%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          1.092    17.994    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X149Y119       LUT6 (Prop_lut6_I0_O)        0.299    18.293 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_7/O
                         net (fo=1, routed)           0.000    18.293    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_7_n_0
    SLICE_X149Y119       MUXF7 (Prop_muxf7_I1_O)      0.217    18.510 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    18.510    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3_n_0
    SLICE_X149Y119       MUXF8 (Prop_muxf8_I1_O)      0.094    18.604 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.604    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1_n_0
    SLICE_X149Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    37.827    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X149Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism             -0.515    37.312    
                         clock uncertainty           -0.095    37.217    
    SLICE_X149Y119       FDRE (Setup_fdre_C_D)        0.064    37.281    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                         -18.604    
  -------------------------------------------------------------------
                         slack                                 18.678    

Slack (MET) :             18.745ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.257ns  (logic 3.538ns (19.378%)  route 14.719ns (80.622%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 37.830 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          1.086    17.988    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X150Y117       LUT6 (Prop_lut6_I0_O)        0.299    18.287 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7/O
                         net (fo=1, routed)           0.000    18.287    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7_n_0
    SLICE_X150Y117       MUXF7 (Prop_muxf7_I1_O)      0.214    18.501 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    18.501    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3_n_0
    SLICE_X150Y117       MUXF8 (Prop_muxf8_I1_O)      0.088    18.589 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.589    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1_n_0
    SLICE_X150Y117       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.628    37.830    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X150Y117       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism             -0.515    37.315    
                         clock uncertainty           -0.095    37.220    
    SLICE_X150Y117       FDRE (Setup_fdre_C_D)        0.113    37.333    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                 18.745    

Slack (MET) :             18.767ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.184ns  (logic 3.542ns (19.479%)  route 14.642ns (80.521%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 37.828 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          1.008    17.910    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X149Y118       LUT6 (Prop_lut6_I0_O)        0.299    18.209 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_6/O
                         net (fo=1, routed)           0.000    18.209    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_6_n_0
    SLICE_X149Y118       MUXF7 (Prop_muxf7_I0_O)      0.212    18.421 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    18.421    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_3_n_0
    SLICE_X149Y118       MUXF8 (Prop_muxf8_I1_O)      0.094    18.515 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.515    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1_n_0
    SLICE_X149Y118       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    37.828    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X149Y118       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism             -0.515    37.313    
                         clock uncertainty           -0.095    37.218    
    SLICE_X149Y118       FDRE (Setup_fdre_C_D)        0.064    37.282    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         37.282    
                         arrival time                         -18.515    
  -------------------------------------------------------------------
                         slack                                 18.767    

Slack (MET) :             18.889ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.110ns  (logic 3.575ns (19.740%)  route 14.535ns (80.260%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          0.901    17.803    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X150Y120       LUT6 (Prop_lut6_I0_O)        0.299    18.102 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_4/O
                         net (fo=1, routed)           0.000    18.102    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_4_n_0
    SLICE_X150Y120       MUXF7 (Prop_muxf7_I0_O)      0.241    18.343 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    18.343    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_2_n_0
    SLICE_X150Y120       MUXF8 (Prop_muxf8_I0_O)      0.098    18.441 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.441    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_1_n_0
    SLICE_X150Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    37.827    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X150Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism             -0.515    37.312    
                         clock uncertainty           -0.095    37.217    
    SLICE_X150Y120       FDRE (Setup_fdre_C_D)        0.113    37.330    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                 18.889    

Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.098ns  (logic 3.575ns (19.754%)  route 14.523ns (80.246%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 37.828 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          0.889    17.791    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X152Y118       LUT6 (Prop_lut6_I0_O)        0.299    18.090 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_4/O
                         net (fo=1, routed)           0.000    18.090    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_4_n_0
    SLICE_X152Y118       MUXF7 (Prop_muxf7_I0_O)      0.241    18.331 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    18.331    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_2_n_0
    SLICE_X152Y118       MUXF8 (Prop_muxf8_I0_O)      0.098    18.429 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.429    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_1_n_0
    SLICE_X152Y118       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    37.828    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X152Y118       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism             -0.515    37.313    
                         clock uncertainty           -0.095    37.218    
    SLICE_X152Y118       FDRE (Setup_fdre_C_D)        0.113    37.331    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         37.331    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 18.902    

Slack (MET) :             19.383ns  (required time - arrival time)
  Source:                 CPUInst/MEM_WB_1/RegWrite_wb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.580ns  (logic 3.236ns (18.407%)  route 14.344ns (81.593%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.737     0.331    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X144Y126       FDRE                                         r  CPUInst/MEM_WB_1/RegWrite_wb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y126       FDRE (Prop_fdre_C_Q)         0.518     0.849 f  CPUInst/MEM_WB_1/RegWrite_wb_reg/Q
                         net (fo=98, routed)          1.639     2.489    CPUInst/MEM_WB_1/RegWrite_wb
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  CPUInst/MEM_WB_1/MemWriteData_mem[31]_i_9/O
                         net (fo=18, routed)          1.023     3.635    CPUInst/MEM_WB_1/RegWrite_wb_reg_0
    SLICE_X146Y126       LUT6 (Prop_lut6_I5_O)        0.124     3.759 r  CPUInst/MEM_WB_1/ALUResult0_carry_i_30/O
                         net (fo=38, routed)          1.877     5.637    CPUInst/ID_EX_1/char_tab_i_76_0
    SLICE_X147Y137       LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  CPUInst/ID_EX_1/ALUResult0_carry__2_i_17/O
                         net (fo=16, routed)          3.126     8.887    CPUInst/ID_EX_1/ALU_A[27]
    SLICE_X163Y130       LUT3 (Prop_lut3_I2_O)        0.150     9.037 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_14/O
                         net (fo=5, routed)           0.806     9.843    CPUInst/ID_EX_1/ALUResult_mem[27]_i_14_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I0_O)        0.326    10.169 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_16/O
                         net (fo=2, routed)           1.076    11.245    CPUInst/ID_EX_1/ALUResult_mem[21]_i_16_n_0
    SLICE_X161Y133       LUT4 (Prop_lut4_I0_O)        0.150    11.395 f  CPUInst/ID_EX_1/ALUResult_mem[21]_i_9/O
                         net (fo=3, routed)           0.981    12.375    CPUInst/ID_EX_1/ALUResult_mem[21]_i_9_n_0
    SLICE_X161Y136       LUT5 (Prop_lut5_I3_O)        0.326    12.701 f  CPUInst/ID_EX_1/char_tab_i_129/O
                         net (fo=1, routed)           0.570    13.271    CPUInst/ID_EX_1/char_tab_i_129_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I0_O)        0.124    13.395 r  CPUInst/ID_EX_1/char_tab_i_117/O
                         net (fo=1, routed)           0.763    14.158    CPUInst/ID_EX_1/char_tab_i_117_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  CPUInst/ID_EX_1/char_tab_i_104/O
                         net (fo=1, routed)           0.000    14.282    CPUInst/ID_EX_1/char_tab_i_104_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.214    14.496 r  CPUInst/ID_EX_1/char_tab_i_78/O
                         net (fo=1, routed)           1.192    15.688    sync_inst/char_tab_i_17_5
    SLICE_X153Y125       LUT6 (Prop_lut6_I5_O)        0.297    15.985 r  sync_inst/char_tab_i_40/O
                         net (fo=1, routed)           0.581    16.566    sync_inst/char_tab_i_40_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.000    16.690    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y123       MUXF7 (Prop_muxf7_I0_O)      0.212    16.902 r  sync_inst/char_tab_i_3/O
                         net (fo=27, routed)          0.710    17.612    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X150Y119       LUT6 (Prop_lut6_I4_O)        0.299    17.911 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    17.911    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X150Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    37.827    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X150Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism             -0.515    37.312    
                         clock uncertainty           -0.095    37.217    
    SLICE_X150Y119       FDRE (Setup_fdre_C_D)        0.077    37.294    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                         -17.911    
  -------------------------------------------------------------------
                         slack                                 19.383    

Slack (MET) :             22.778ns  (required time - arrival time)
  Source:                 CPUInst/IF_ID_1/Instruction_id_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/IF_ID_1/Instruction_id_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.570ns  (logic 1.882ns (11.358%)  route 14.688ns (88.642%))
  Logic Levels:           11  (LUT2=2 LUT5=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 40.427 - 40.000 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.735     0.329    CPUInst/IF_ID_1/cpu_clk_BUFG
    SLICE_X144Y125       FDRE                                         r  CPUInst/IF_ID_1/Instruction_id_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y125       FDRE (Prop_fdre_C_Q)         0.518     0.847 r  CPUInst/IF_ID_1/Instruction_id_reg[15]/Q
                         net (fo=45, routed)          3.388     4.236    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r1_0_31_18_23/ADDRB0
    SLICE_X148Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.360 r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r1_0_31_18_23/RAMB_D1/O
                         net (fo=2, routed)           0.950     5.310    CPUInst/MEM_WB_1/ReadData10[21]
    SLICE_X149Y138       LUT6 (Prop_lut6_I4_O)        0.124     5.434 r  CPUInst/MEM_WB_1/rs1Data_ex[21]_i_1/O
                         net (fo=8, routed)           0.797     6.230    CPUInst/MEM_WB_1/MemDout_wb_reg[31]_0[21]
    SLICE_X146Y137       LUT5 (Prop_lut5_I0_O)        0.124     6.354 r  CPUInst/MEM_WB_1/PC[31]_i_98/O
                         net (fo=1, routed)           1.177     7.531    CPUInst/MEM_WB_1/PC[31]_i_98_n_0
    SLICE_X146Y133       LUT6 (Prop_lut6_I3_O)        0.124     7.655 r  CPUInst/MEM_WB_1/PC[31]_i_77/O
                         net (fo=1, routed)           1.016     8.670    CPUInst/MEM_WB_1/PC[31]_i_77_n_0
    SLICE_X143Y129       LUT6 (Prop_lut6_I0_O)        0.124     8.794 f  CPUInst/MEM_WB_1/PC[31]_i_58/O
                         net (fo=1, routed)           0.518     9.313    CPUInst/MEM_WB_1/PC[31]_i_58_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.437 f  CPUInst/MEM_WB_1/PC[31]_i_37/O
                         net (fo=1, routed)           1.045    10.482    CPUInst/MEM_WB_1/PC[31]_i_37_n_0
    SLICE_X146Y133       LUT6 (Prop_lut6_I3_O)        0.124    10.606 f  CPUInst/MEM_WB_1/PC[31]_i_22/O
                         net (fo=1, routed)           0.710    11.315    CPUInst/MEM_WB_1/PC[31]_i_22_n_0
    SLICE_X145Y135       LUT6 (Prop_lut6_I2_O)        0.124    11.439 r  CPUInst/MEM_WB_1/PC[31]_i_16/O
                         net (fo=1, routed)           0.903    12.342    CPUInst/IF_ID_1/char_tab_i_44
    SLICE_X147Y127       LUT6 (Prop_lut6_I2_O)        0.124    12.466 r  CPUInst/IF_ID_1/PC[31]_i_10/O
                         net (fo=2, routed)           0.494    12.960    CPUInst/IF_ID_1/JumpFlag[0]
    SLICE_X146Y124       LUT2 (Prop_lut2_I1_O)        0.124    13.084 f  CPUInst/IF_ID_1/PC[31]_i_6/O
                         net (fo=33, routed)          1.413    14.497    CPUInst/IF_ID_1/Instruction_id_reg[6]_0
    SLICE_X143Y136       LUT2 (Prop_lut2_I1_O)        0.124    14.621 r  CPUInst/IF_ID_1/PC_id[31]_i_1/O
                         net (fo=58, routed)          2.278    16.899    CPUInst/IF_ID_1/PC_id[31]_i_1_n_0
    SLICE_X146Y122       FDRE                                         r  CPUInst/IF_ID_1/Instruction_id_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.621    40.427    CPUInst/IF_ID_1/cpu_clk_BUFG
    SLICE_X146Y122       FDRE                                         r  CPUInst/IF_ID_1/Instruction_id_reg[2]/C
                         clock pessimism             -0.132    40.295    
                         clock uncertainty           -0.095    40.201    
    SLICE_X146Y122       FDRE (Setup_fdre_C_R)       -0.524    39.677    CPUInst/IF_ID_1/Instruction_id_reg[2]
  -------------------------------------------------------------------
                         required time                         39.677    
                         arrival time                         -16.899    
  -------------------------------------------------------------------
                         slack                                 22.778    

Slack (MET) :             22.778ns  (required time - arrival time)
  Source:                 CPUInst/IF_ID_1/Instruction_id_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/IF_ID_1/Instruction_id_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.570ns  (logic 1.882ns (11.358%)  route 14.688ns (88.642%))
  Logic Levels:           11  (LUT2=2 LUT5=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 40.427 - 40.000 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.735     0.329    CPUInst/IF_ID_1/cpu_clk_BUFG
    SLICE_X144Y125       FDRE                                         r  CPUInst/IF_ID_1/Instruction_id_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y125       FDRE (Prop_fdre_C_Q)         0.518     0.847 r  CPUInst/IF_ID_1/Instruction_id_reg[15]/Q
                         net (fo=45, routed)          3.388     4.236    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r1_0_31_18_23/ADDRB0
    SLICE_X148Y137       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.360 r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r1_0_31_18_23/RAMB_D1/O
                         net (fo=2, routed)           0.950     5.310    CPUInst/MEM_WB_1/ReadData10[21]
    SLICE_X149Y138       LUT6 (Prop_lut6_I4_O)        0.124     5.434 r  CPUInst/MEM_WB_1/rs1Data_ex[21]_i_1/O
                         net (fo=8, routed)           0.797     6.230    CPUInst/MEM_WB_1/MemDout_wb_reg[31]_0[21]
    SLICE_X146Y137       LUT5 (Prop_lut5_I0_O)        0.124     6.354 r  CPUInst/MEM_WB_1/PC[31]_i_98/O
                         net (fo=1, routed)           1.177     7.531    CPUInst/MEM_WB_1/PC[31]_i_98_n_0
    SLICE_X146Y133       LUT6 (Prop_lut6_I3_O)        0.124     7.655 r  CPUInst/MEM_WB_1/PC[31]_i_77/O
                         net (fo=1, routed)           1.016     8.670    CPUInst/MEM_WB_1/PC[31]_i_77_n_0
    SLICE_X143Y129       LUT6 (Prop_lut6_I0_O)        0.124     8.794 f  CPUInst/MEM_WB_1/PC[31]_i_58/O
                         net (fo=1, routed)           0.518     9.313    CPUInst/MEM_WB_1/PC[31]_i_58_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.437 f  CPUInst/MEM_WB_1/PC[31]_i_37/O
                         net (fo=1, routed)           1.045    10.482    CPUInst/MEM_WB_1/PC[31]_i_37_n_0
    SLICE_X146Y133       LUT6 (Prop_lut6_I3_O)        0.124    10.606 f  CPUInst/MEM_WB_1/PC[31]_i_22/O
                         net (fo=1, routed)           0.710    11.315    CPUInst/MEM_WB_1/PC[31]_i_22_n_0
    SLICE_X145Y135       LUT6 (Prop_lut6_I2_O)        0.124    11.439 r  CPUInst/MEM_WB_1/PC[31]_i_16/O
                         net (fo=1, routed)           0.903    12.342    CPUInst/IF_ID_1/char_tab_i_44
    SLICE_X147Y127       LUT6 (Prop_lut6_I2_O)        0.124    12.466 r  CPUInst/IF_ID_1/PC[31]_i_10/O
                         net (fo=2, routed)           0.494    12.960    CPUInst/IF_ID_1/JumpFlag[0]
    SLICE_X146Y124       LUT2 (Prop_lut2_I1_O)        0.124    13.084 f  CPUInst/IF_ID_1/PC[31]_i_6/O
                         net (fo=33, routed)          1.413    14.497    CPUInst/IF_ID_1/Instruction_id_reg[6]_0
    SLICE_X143Y136       LUT2 (Prop_lut2_I1_O)        0.124    14.621 r  CPUInst/IF_ID_1/PC_id[31]_i_1/O
                         net (fo=58, routed)          2.278    16.899    CPUInst/IF_ID_1/PC_id[31]_i_1_n_0
    SLICE_X146Y122       FDRE                                         r  CPUInst/IF_ID_1/Instruction_id_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.621    40.427    CPUInst/IF_ID_1/cpu_clk_BUFG
    SLICE_X146Y122       FDRE                                         r  CPUInst/IF_ID_1/Instruction_id_reg[3]/C
                         clock pessimism             -0.132    40.295    
                         clock uncertainty           -0.095    40.201    
    SLICE_X146Y122       FDRE (Setup_fdre_C_R)       -0.524    39.677    CPUInst/IF_ID_1/Instruction_id_reg[3]
  -------------------------------------------------------------------
                         required time                         39.677    
                         arrival time                         -16.899    
  -------------------------------------------------------------------
                         slack                                 22.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.613     0.377    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X151Y131       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y131       FDRE (Prop_fdre_C_Q)         0.141     0.518 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[14]/Q
                         net (fo=1, routed)           0.056     0.574    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/D
    SLICE_X150Y131       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.883     0.945    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/WCLK
    SLICE_X150Y131       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
                         clock pessimism             -0.555     0.390    
    SLICE_X150Y131       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.537    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.610     0.374    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X151Y128       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141     0.515 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[10]/Q
                         net (fo=1, routed)           0.056     0.571    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/D
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.942    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.555     0.387    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.534    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.611     0.375    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X147Y129       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y129       FDRE (Prop_fdre_C_Q)         0.141     0.516 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[3]/Q
                         net (fo=1, routed)           0.113     0.629    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/D
    SLICE_X148Y129       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.881     0.943    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/WCLK
    SLICE_X148Y129       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.532     0.411    
    SLICE_X148Y129       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.558    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.611     0.375    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X147Y129       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y129       FDRE (Prop_fdre_C_Q)         0.141     0.516 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[4]/Q
                         net (fo=1, routed)           0.113     0.629    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/D
    SLICE_X148Y129       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.881     0.943    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/WCLK
    SLICE_X148Y129       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.532     0.411    
    SLICE_X148Y129       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.557    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.380ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.616     0.380    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X145Y134       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y134       FDRE (Prop_fdre_C_Q)         0.141     0.521 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[25]/Q
                         net (fo=1, routed)           0.116     0.638    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/D
    SLICE_X148Y134       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.886     0.948    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/WCLK
    SLICE_X148Y134       RAMS64E                                      r  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/CLK
                         clock pessimism             -0.532     0.416    
    SLICE_X148Y134       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.563    CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.609     0.373    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X143Y128       FDRE                                         r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y128       FDRE (Prop_fdre_C_Q)         0.141     0.514 r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.270     0.784    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/ADDRD0
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X142Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.696    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.609     0.373    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X143Y128       FDRE                                         r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y128       FDRE (Prop_fdre_C_Q)         0.141     0.514 r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.270     0.784    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/ADDRD0
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X142Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.696    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.609     0.373    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X143Y128       FDRE                                         r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y128       FDRE (Prop_fdre_C_Q)         0.141     0.514 r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.270     0.784    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/ADDRD0
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X142Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.696    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.609     0.373    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X143Y128       FDRE                                         r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y128       FDRE (Prop_fdre_C_Q)         0.141     0.514 r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.270     0.784    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/ADDRD0
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X142Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.696    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.609     0.373    CPUInst/MEM_WB_1/cpu_clk_BUFG
    SLICE_X143Y128       FDRE                                         r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y128       FDRE (Prop_fdre_C_Q)         0.141     0.514 r  CPUInst/MEM_WB_1/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.270     0.784    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/ADDRD0
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X142Y127       RAMD32                                       r  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X142Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.696    CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   DCM_INST/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X144Y123  CPUInst/IF_1/PC_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X144Y139  CPUInst/IF_1/PC_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X144Y139  CPUInst/IF_1/PC_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X144Y139  CPUInst/IF_1/PC_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X144Y138  CPUInst/IF_1/PC_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X141Y138  CPUInst/IF_1/PC_reg[24]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X141Y138  CPUInst/IF_1/PC_reg[25]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y128  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X150Y131  CPUInst/DataRAM_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X148Y126  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X146Y131  CPUInst/ID_1/registers_ID/RBWRegisters0/regs_reg_r1_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.718ns (28.870%)  route 1.769ns (71.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.643    -0.001    TMDS_inst/clear
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.396     1.512    
                         clock uncertainty           -0.065     1.446    
    SLICE_X156Y114       FDRE (Setup_fdre_C_R)       -0.429     1.017    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.718ns (28.870%)  route 1.769ns (71.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.643    -0.001    TMDS_inst/clear
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.396     1.512    
                         clock uncertainty           -0.065     1.446    
    SLICE_X156Y114       FDRE (Setup_fdre_C_R)       -0.429     1.017    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.718ns (28.870%)  route 1.769ns (71.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.643    -0.001    TMDS_inst/clear
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.396     1.512    
                         clock uncertainty           -0.065     1.446    
    SLICE_X156Y114       FDRE (Setup_fdre_C_R)       -0.429     1.017    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.718ns (28.870%)  route 1.769ns (71.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.643    -0.001    TMDS_inst/clear
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.396     1.512    
                         clock uncertainty           -0.065     1.446    
    SLICE_X156Y114       FDRE (Setup_fdre_C_R)       -0.429     1.017    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.718ns (28.870%)  route 1.769ns (71.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.643    -0.001    TMDS_inst/clear
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.396     1.512    
                         clock uncertainty           -0.065     1.446    
    SLICE_X156Y114       FDRE (Setup_fdre_C_R)       -0.429     1.017    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.718ns (29.012%)  route 1.757ns (70.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 1.833 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.631    -0.013    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     1.833    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism             -0.435     1.398    
                         clock uncertainty           -0.065     1.332    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     1.127    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.718ns (29.012%)  route 1.757ns (70.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 1.833 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.631    -0.013    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     1.833    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism             -0.435     1.398    
                         clock uncertainty           -0.065     1.332    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     1.127    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.718ns (29.200%)  route 1.741ns (70.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 1.834 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.615    -0.029    TMDS_inst/clear
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.632     1.834    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism             -0.435     1.399    
                         clock uncertainty           -0.065     1.333    
    SLICE_X155Y114       FDRE (Setup_fdre_C_CE)      -0.205     1.128    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.718ns (29.200%)  route 1.741ns (70.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 1.834 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.615    -0.029    TMDS_inst/clear
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.632     1.834    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism             -0.435     1.399    
                         clock uncertainty           -0.065     1.333    
    SLICE_X155Y114       FDRE (Setup_fdre_C_CE)      -0.205     1.128    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.718ns (29.200%)  route 1.741ns (70.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 1.834 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -2.488    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.419    -2.069 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          1.126    -0.943    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.299    -0.644 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.615    -0.029    TMDS_inst/clear
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.632     1.834    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
                         clock pessimism             -0.435     1.399    
                         clock uncertainty           -0.065     1.333    
    SLICE_X155Y114       FDRE (Setup_fdre_C_CE)      -0.205     1.128    TMDS_inst/TmdsRed_reg[8]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.160    -0.291    TMDS_inst/bit_q_reg__0[3]
    SLICE_X157Y114       LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.246    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X157Y114       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y114       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.214    -0.579    
    SLICE_X157Y114       FDRE (Hold_fdre_C_D)         0.091    -0.488    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsGreen_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.280%)  route 0.131ns (34.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y114       FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  TMDS_inst/TmdsGreen_reg[9]/Q
                         net (fo=1, routed)           0.131    -0.313    TMDS_inst/TmdsGreen[9]
    SLICE_X157Y114       LUT6 (Prop_lut6_I2_O)        0.098    -0.215 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.215    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X157Y114       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y114       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.212    -0.577    
    SLICE_X157Y114       FDRE (Hold_fdre_C_D)         0.092    -0.485    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.248    -0.203    TMDS_inst/bit_q_reg__0[3]
    SLICE_X156Y114       LUT5 (Prop_lut5_I3_O)        0.043    -0.160 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    TMDS_inst/p_0_in[4]
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.227    -0.592    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.107    -0.485    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.256    -0.195    TMDS_inst/bit_q_reg__0[3]
    SLICE_X157Y114       LUT6 (Prop_lut6_I4_O)        0.045    -0.150 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.150    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X157Y114       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y114       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.214    -0.579    
    SLICE_X157Y114       FDRE (Hold_fdre_C_D)         0.092    -0.487    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.248    -0.203    TMDS_inst/bit_q_reg__0[3]
    SLICE_X156Y114       LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    TMDS_inst/p_0_in[3]
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.227    -0.592    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.092    -0.500    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.620%)  route 0.271ns (54.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.271    -0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT3 (Prop_lut3_I0_O)        0.099    -0.095 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    TMDS_inst/p_0_in[2]
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.227    -0.592    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.107    -0.485    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.226ns (45.511%)  route 0.271ns (54.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.271    -0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT2 (Prop_lut2_I0_O)        0.098    -0.096 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    TMDS_inst/p_0_in[1]
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.227    -0.592    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.091    -0.501    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.224ns (34.974%)  route 0.416ns (65.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.416    -0.048    TMDS_inst/bit_q_reg__0[0]
    SLICE_X156Y114       LUT1 (Prop_lut1_I0_O)        0.096     0.048 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.048    TMDS_inst/p_0_in[0]
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.227    -0.592    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.107    -0.485    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.646%)  route 0.367ns (66.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.196    -0.255    TMDS_inst/bit_q_reg__0[3]
    SLICE_X156Y114       LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.171    -0.039    TMDS_inst/clear
    SLICE_X158Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/C
                         clock pessimism             -0.212    -0.577    
    SLICE_X158Y113       FDRE (Hold_fdre_C_CE)       -0.016    -0.593    TMDS_inst/TmdsGreen_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.646%)  route 0.367ns (66.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.592    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.196    -0.255    TMDS_inst/bit_q_reg__0[3]
    SLICE_X156Y114       LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.171    -0.039    TMDS_inst/clear
    SLICE_X158Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism             -0.212    -0.577    
    SLICE_X158Y113       FDRE (Hold_fdre_C_CE)       -0.016    -0.593    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X157Y114  TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X157Y114  TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X157Y114  TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y115  TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y114  TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X158Y115  TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y114  TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y114  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y114  TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y115  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y114  TMDS_inst/TmdsBlue_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y115  TMDS_inst/TmdsBlue_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y115  TMDS_inst/TmdsBlue_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y114  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y114  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y114  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y115  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y116  TMDS_inst/TmdsBlue_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y115  TMDS_inst/TmdsBlue_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y114  TMDS_inst/TmdsGreen_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   DCM_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.456ns (19.962%)  route 1.828ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.825    -2.488    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y114       FDSE                                         r  TMDS_inst/encode_green/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDSE (Prop_fdse_C_Q)         0.456    -2.032 r  TMDS_inst/encode_green/q_reg[2]/Q
                         net (fo=1, routed)           1.828    -0.204    TMDS_inst/encode_green_n_7
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/C
                         clock pessimism             -0.604     1.304    
                         clock uncertainty           -0.215     1.089    
    SLICE_X158Y114       FDRE (Setup_fdre_C_D)       -0.045     1.044    TMDS_inst/TmdsGreen_reg[2]
  -------------------------------------------------------------------
                         required time                          1.044    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.863%)  route 1.840ns (80.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 1.907 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.823    -2.490    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y115       FDSE                                         r  TMDS_inst/encode_green/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDSE (Prop_fdse_C_Q)         0.456    -2.034 r  TMDS_inst/encode_green/q_reg[7]/Q
                         net (fo=1, routed)           1.840    -0.194    TMDS_inst/encode_green_n_2
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     1.907    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
                         clock pessimism             -0.604     1.303    
                         clock uncertainty           -0.215     1.088    
    SLICE_X158Y115       FDRE (Setup_fdre_C_D)       -0.013     1.075    TMDS_inst/TmdsGreen_reg[7]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.200%)  route 1.801ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.825    -2.488    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y114       FDSE                                         r  TMDS_inst/encode_green/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDSE (Prop_fdse_C_Q)         0.456    -2.032 r  TMDS_inst/encode_green/q_reg[3]/Q
                         net (fo=1, routed)           1.801    -0.231    TMDS_inst/encode_green_n_6
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism             -0.604     1.304    
                         clock uncertainty           -0.215     1.089    
    SLICE_X158Y114       FDRE (Setup_fdre_C_D)       -0.045     1.044    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                          1.044    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.343%)  route 1.786ns (79.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.752    -2.561    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X155Y113       FDSE                                         r  TMDS_inst/encode_red/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y113       FDSE (Prop_fdse_C_Q)         0.456    -2.105 r  TMDS_inst/encode_red/q_reg[2]/Q
                         net (fo=1, routed)           1.786    -0.319    TMDS_inst/encode_red_n_7
    SLICE_X156Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/C
                         clock pessimism             -0.604     1.304    
                         clock uncertainty           -0.215     1.089    
    SLICE_X156Y113       FDRE (Setup_fdre_C_D)       -0.081     1.008    TMDS_inst/TmdsRed_reg[2]
  -------------------------------------------------------------------
                         required time                          1.008    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.518ns (24.484%)  route 1.598ns (75.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 1.834 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.751    -2.562    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X152Y114       FDSE                                         r  TMDS_inst/encode_blue/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y114       FDSE (Prop_fdse_C_Q)         0.518    -2.044 r  TMDS_inst/encode_blue/q_reg[3]/Q
                         net (fo=1, routed)           1.598    -0.446    TMDS_inst/encode_blue_n_7
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.632     1.834    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism             -0.604     1.230    
                         clock uncertainty           -0.215     1.015    
    SLICE_X155Y114       FDRE (Setup_fdre_C_D)       -0.103     0.912    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.912    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.456ns (21.353%)  route 1.680ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.826    -2.487    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X156Y112       FDSE                                         r  TMDS_inst/encode_red/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y112       FDSE (Prop_fdse_C_Q)         0.456    -2.031 r  TMDS_inst/encode_red/q_reg[1]/Q
                         net (fo=1, routed)           1.680    -0.352    TMDS_inst/encode_red_n_8
    SLICE_X157Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism             -0.604     1.304    
                         clock uncertainty           -0.215     1.089    
    SLICE_X157Y113       FDRE (Setup_fdre_C_D)       -0.081     1.008    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                          1.008    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.009%)  route 1.715ns (78.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 1.906 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.491ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.822    -2.491    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X159Y116       FDSE                                         r  TMDS_inst/encode_blue/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y116       FDSE (Prop_fdse_C_Q)         0.456    -2.035 r  TMDS_inst/encode_blue/q_reg[5]/Q
                         net (fo=1, routed)           1.715    -0.321    TMDS_inst/encode_blue_n_5
    SLICE_X158Y116       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.704     1.906    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y116       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/C
                         clock pessimism             -0.604     1.302    
                         clock uncertainty           -0.215     1.087    
    SLICE_X158Y116       FDRE (Setup_fdre_C_D)       -0.028     1.059    TMDS_inst/TmdsBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          1.059    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.513%)  route 1.767ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.752    -2.561    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X155Y113       FDSE                                         r  TMDS_inst/encode_red/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y113       FDSE (Prop_fdse_C_Q)         0.456    -2.105 r  TMDS_inst/encode_red/q_reg[7]/Q
                         net (fo=1, routed)           1.767    -0.338    TMDS_inst/encode_red_n_2
    SLICE_X156Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
                         clock pessimism             -0.604     1.304    
                         clock uncertainty           -0.215     1.089    
    SLICE_X156Y113       FDRE (Setup_fdre_C_D)       -0.043     1.046    TMDS_inst/TmdsRed_reg[7]
  -------------------------------------------------------------------
                         required time                          1.046    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.456ns (21.625%)  route 1.653ns (78.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 1.908 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.826    -2.487    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y112       FDSE                                         r  TMDS_inst/encode_red/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y112       FDSE (Prop_fdse_C_Q)         0.456    -2.031 r  TMDS_inst/encode_red/q_reg[0]/Q
                         net (fo=1, routed)           1.653    -0.378    TMDS_inst/encode_red_n_9
    SLICE_X157Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.706     1.908    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism             -0.604     1.304    
                         clock uncertainty           -0.215     1.089    
    SLICE_X157Y113       FDRE (Setup_fdre_C_D)       -0.067     1.022    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.856%)  route 1.539ns (77.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 1.833 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.823    -2.490    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y115       FDSE                                         r  TMDS_inst/encode_blue/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDSE (Prop_fdse_C_Q)         0.456    -2.034 r  TMDS_inst/encode_blue/q_reg[8]/Q
                         net (fo=1, routed)           1.539    -0.495    TMDS_inst/encode_blue_n_2
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     1.833    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism             -0.604     1.229    
                         clock uncertainty           -0.215     1.014    
    SLICE_X155Y115       FDRE (Setup_fdre_C_D)       -0.105     0.909    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.485%)  route 0.583ns (80.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.618    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X155Y113       FDRE                                         r  TMDS_inst/encode_red/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  TMDS_inst/encode_red/q_reg[9]/Q
                         net (fo=1, routed)           0.583     0.105    TMDS_inst/encode_red_n_0
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.888    -0.392    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/C
                         clock pessimism              0.097    -0.295    
                         clock uncertainty            0.215    -0.081    
    SLICE_X155Y114       FDRE (Hold_fdre_C_D)         0.060    -0.021    TMDS_inst/TmdsRed_reg[9]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.542%)  route 0.564ns (77.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.618    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X152Y115       FDSE                                         r  TMDS_inst/encode_blue/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDSE (Prop_fdse_C_Q)         0.164    -0.454 r  TMDS_inst/encode_blue/q_reg[0]/Q
                         net (fo=1, routed)           0.564     0.109    TMDS_inst/encode_blue_n_10
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.887    -0.393    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism              0.097    -0.296    
                         clock uncertainty            0.215    -0.082    
    SLICE_X155Y115       FDRE (Hold_fdre_C_D)         0.063    -0.019    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.964%)  route 0.583ns (78.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.618    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X152Y114       FDSE                                         r  TMDS_inst/encode_blue/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y114       FDSE (Prop_fdse_C_Q)         0.164    -0.454 r  TMDS_inst/encode_blue/q_reg[3]/Q
                         net (fo=1, routed)           0.583     0.128    TMDS_inst/encode_blue_n_7
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.888    -0.392    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism              0.097    -0.295    
                         clock uncertainty            0.215    -0.081    
    SLICE_X155Y114       FDRE (Hold_fdre_C_D)         0.059    -0.022    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.537%)  route 0.620ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.642    -0.593    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X159Y116       FDSE                                         r  TMDS_inst/encode_blue/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  TMDS_inst/encode_blue/q_reg[1]/Q
                         net (fo=1, routed)           0.620     0.167    TMDS_inst/encode_blue_n_9
    SLICE_X158Y116       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.913    -0.367    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y116       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism              0.097    -0.270    
                         clock uncertainty            0.215    -0.056    
    SLICE_X158Y116       FDRE (Hold_fdre_C_D)         0.059     0.003    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.513%)  route 0.621ns (81.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.644    -0.591    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y115       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           0.621     0.170    TMDS_inst/encode_green_n_9
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism              0.097    -0.268    
                         clock uncertainty            0.215    -0.054    
    SLICE_X158Y114       FDRE (Hold_fdre_C_D)         0.052    -0.002    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.986%)  route 0.602ns (81.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.592    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/encode_blue/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/encode_blue/q_reg[9]/Q
                         net (fo=1, routed)           0.602     0.150    TMDS_inst/encode_blue_n_1
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.888    -0.392    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y114       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism              0.097    -0.295    
                         clock uncertainty            0.215    -0.081    
    SLICE_X155Y114       FDRE (Hold_fdre_C_D)         0.059    -0.022    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.797%)  route 0.609ns (81.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.592    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y115       FDSE                                         r  TMDS_inst/encode_blue/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  TMDS_inst/encode_blue/q_reg[8]/Q
                         net (fo=1, routed)           0.609     0.158    TMDS_inst/encode_blue_n_2
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.887    -0.393    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism              0.097    -0.296    
                         clock uncertainty            0.215    -0.082    
    SLICE_X155Y115       FDRE (Hold_fdre_C_D)         0.059    -0.023    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.003%)  route 0.688ns (82.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.618    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X155Y113       FDSE                                         r  TMDS_inst/encode_red/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  TMDS_inst/encode_red/q_reg[6]/Q
                         net (fo=1, routed)           0.688     0.211    TMDS_inst/encode_red_n_3
    SLICE_X156Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y113       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism              0.097    -0.268    
                         clock uncertainty            0.215    -0.054    
    SLICE_X156Y113       FDRE (Hold_fdre_C_D)         0.072     0.018    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.706%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.592    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y114       FDRE                                         r  TMDS_inst/encode_green/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  TMDS_inst/encode_green/q_reg[9]/Q
                         net (fo=1, routed)           0.655     0.204    TMDS_inst/encode_green_n_0
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.365    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism              0.097    -0.268    
                         clock uncertainty            0.215    -0.054    
    SLICE_X158Y114       FDRE (Hold_fdre_C_D)         0.064     0.010    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.855%)  route 0.649ns (82.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.592    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y115       FDSE                                         r  TMDS_inst/encode_blue/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y115       FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  TMDS_inst/encode_blue/q_reg[4]/Q
                         net (fo=1, routed)           0.649     0.198    TMDS_inst/encode_blue_n_6
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.914    -0.366    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism              0.097    -0.269    
                         clock uncertainty            0.215    -0.055    
    SLICE_X158Y115       FDRE (Hold_fdre_C_D)         0.052    -0.003    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.200    





