
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035302                       # Number of seconds simulated
sim_ticks                                 35301500292                       # Number of ticks simulated
final_tick                               564865880229                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83790                       # Simulator instruction rate (inst/s)
host_op_rate                                   106059                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2689004                       # Simulator tick rate (ticks/s)
host_mem_usage                               16879176                       # Number of bytes of host memory used
host_seconds                                 13128.09                       # Real time elapsed on the host
sim_insts                                  1100000001                       # Number of instructions simulated
sim_ops                                    1392352235                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1573248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1574656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       515584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            515584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        12291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12302                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4028                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4028                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        39885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     44566038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44605923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        39885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14605158                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14605158                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14605158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        39885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     44566038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59211081                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 84655877                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31006634                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25434777                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2018039                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      12961425                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12085431                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3156749                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        86977                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     32022382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              170311153                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31006634                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15242180                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              36596471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10809586                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6456236                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          15666141                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        808709                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83834468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.496609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.336799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47237997     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3657749      4.36%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3198055      3.81%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3441244      4.10%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2998846      3.58%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1570758      1.87%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1024126      1.22%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2715182      3.24%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         17990511     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83834468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.366267                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.011805                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         33686467                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6036575                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          34815156                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        543340                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8752921                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5079236                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6509                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      201995636                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         51092                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8752921                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35357718                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2556471                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       787317                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          33652976                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2727057                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      195135109                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         11255                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1705649                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        745500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          163                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    271088743                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     909889817                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    909889817                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     168259218                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        102829479                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        33830                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17808                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7237542                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     19236174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     10019257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       239526                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3199989                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          183949748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        33816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         147787277                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       279757                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61050005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    186560305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83834468                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.762846                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.910224                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29641303     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17837204     21.28%     56.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11961645     14.27%     70.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7631464      9.10%     80.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7536232      8.99%     88.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4428859      5.28%     94.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3396656      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       745608      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       655497      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83834468                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1084223     69.91%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             39      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         204959     13.22%     83.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        261670     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     121583033     82.27%     82.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2017105      1.36%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15737035     10.65%     94.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      8434082      5.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      147787277                       # Type of FU issued
system.switch_cpus.iq.rate                   1.745741                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1550891                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010494                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    381239666                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    245034621                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    143642188                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      149338168                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       262831                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7024045                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          464                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2277584                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8752921                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1814032                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        156917                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    183983564                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       313224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      19236174                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     10019257                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17794                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         112620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          6645                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1233460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1130300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2363760                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     145206964                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      14786747                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2580309                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             22981145                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20586036                       # Number of branches executed
system.switch_cpus.iew.exec_stores            8194398                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.715261                       # Inst execution rate
system.switch_cpus.iew.wb_sent              143789094                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             143642188                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          93709088                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         261789646                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.696778                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.357956                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     61564628                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2043001                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75081547                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.630519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.173449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29779984     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20445888     27.23%     66.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8375952     11.16%     78.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4287954      5.71%     83.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3685272      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1811694      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1994028      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1009660      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3691115      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75081547                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122421920                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               19953799                       # Number of memory references committed
system.switch_cpus.commit.loads              12212129                       # Number of loads committed
system.switch_cpus.commit.membars               16022                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17573934                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110146126                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3691115                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            255376980                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           376734336                       # The number of ROB writes
system.switch_cpus.timesIdled                   39398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  821409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.846559                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846559                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.181253                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.181253                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        655592400                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       197050353                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       189427342                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          32044                       # number of misc regfile writes
system.l2.replacements                          12302                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           787836                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28686                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.464129                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           355.999605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      10.312383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5960.072158                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.176907                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           10057.438947                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021728                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.363774                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.613857                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        83227                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   83227                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21208                       # number of Writeback hits
system.l2.Writeback_hits::total                 21208                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         83227                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83227                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        83227                       # number of overall hits
system.l2.overall_hits::total                   83227                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        12291                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12302                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        12291                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12302                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        12291                       # number of overall misses
system.l2.overall_misses::total                 12302                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       440818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    558341294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       558782112                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       440818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    558341294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        558782112                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       440818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    558341294                       # number of overall miss cycles
system.l2.overall_miss_latency::total       558782112                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        95518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               95529                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21208                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21208                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        95518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95529                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        95518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95529                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.128677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128778                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.128677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128778                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.128677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128778                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 40074.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 45426.840290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45422.054300                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 40074.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 45426.840290                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45422.054300                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 40074.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 45426.840290                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45422.054300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4028                       # number of writebacks
system.l2.writebacks::total                      4028                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        12291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12302                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        12291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        12291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12302                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       376889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    487540554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    487917443                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       376889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    487540554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    487917443                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       376889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    487540554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    487917443                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.128677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128778                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.128677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.128677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128778                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 34262.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 39666.467659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39661.635750                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 34262.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 39666.467659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39661.635750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 34262.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 39666.467659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39661.635750                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                550.996582                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015673790                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    551                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1843328.112523                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    10.996582                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.017623                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.865385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.883007                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15666129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15666129                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15666129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15666129                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15666129                       # number of overall hits
system.cpu.icache.overall_hits::total        15666129                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            12                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             12                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total            12                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       531247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       531247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       531247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       531247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       531247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       531247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15666141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15666141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15666141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15666141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15666141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15666141                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 44270.583333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44270.583333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 44270.583333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 44270.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       452488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       452488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       452488                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       452488                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 41135.272727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41135.272727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 41135.272727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 41135.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  95518                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                191890170                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  95774                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2003.572682                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   234.498166                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      21.501834                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.916008                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.083992                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     11625863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11625863                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7709475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7709475                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        16988                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16988                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     19335338                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19335338                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     19335338                       # number of overall hits
system.cpu.dcache.overall_hits::total        19335338                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       353812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        353812                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       353862                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         353862                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       353862                       # number of overall misses
system.cpu.dcache.overall_misses::total        353862                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   9335808034                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9335808034                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      1785200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1785200                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   9337593234                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9337593234                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   9337593234                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9337593234                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     11979675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11979675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        16988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     19689200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19689200                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     19689200                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19689200                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.029534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029534                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.017972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.017972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017972                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26386.352170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26386.352170                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data        35704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        35704                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26387.668735                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26387.668735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26387.668735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26387.668735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21208                       # number of writebacks
system.cpu.dcache.writebacks::total             21208                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       258294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       258294                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       258344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       258344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       258344                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       258344                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        95518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        95518                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        95518                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        95518                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        95518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        95518                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1310688383                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1310688383                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1310688383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1310688383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1310688383                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1310688383                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004851                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13721.899359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13721.899359                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13721.899359                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13721.899359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13721.899359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13721.899359                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
