INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'D:/vitis/xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'salon' on host 'dundun' (Windows NT_amd64 version 6.2) on Sat Dec 21 23:27:39 +0700 2024
INFO: [HLS 200-10] In directory 'D:/vitis/test1'
Sourcing Tcl script 'D:/vitis/test1/test/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project test 
INFO: [HLS 200-10] Opening project 'D:/vitis/test1/test'.
INFO: [HLS 200-1510] Running: set_top ecc_kernel 
INFO: [HLS 200-1510] Running: add_files ecc_kernel.cpp 
INFO: [HLS 200-10] Adding design file 'ecc_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ecc_kernel.h 
INFO: [HLS 200-10] Adding design file 'ecc_kernel.h' to the project
INFO: [HLS 200-1510] Running: add_files ecc_operations.cpp 
INFO: [HLS 200-10] Adding design file 'ecc_operations.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ecc_operations.h 
INFO: [HLS 200-10] Adding design file 'ecc_operations.h' to the project
INFO: [HLS 200-1510] Running: add_files gf_math.cpp 
INFO: [HLS 200-10] Adding design file 'gf_math.cpp' to the project
INFO: [HLS 200-1510] Running: add_files gf_math.h 
INFO: [HLS 200-10] Adding design file 'gf_math.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ecc_testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'ecc_testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/vitis/test1/test/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 45ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 45 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ecc_kernel ecc_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vitis/xilinx/Vivado/2021.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 23:27:54 2024...
INFO: [HLS 200-802] Generated output file test/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.734 seconds; current allocated memory: 405.445 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.75 seconds; peak allocated memory: 1.078 GB.
