
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.65

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sign_mode (input port clocked by core_clock)
Endpoint: product[10] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     9    0.25    0.00    0.00    0.20 ^ sign_mode (in)
                                         sign_mode (net)
                  0.00    0.00    0.20 ^ _707_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.11    0.37    0.23    0.43 v _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         product[10] (net)
                  0.37    0.00    0.43 v product[10] (out)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.12    0.00    0.00    0.20 ^ b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 ^ _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.50    0.36    0.56 ^ _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _000_ (net)
                  0.50    0.00    0.56 ^ _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.20    0.12    0.68 v _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.20    0.00    0.68 v _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.24    0.92 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    0.92 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.21    1.12 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.11    0.00    1.12 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.32 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.32 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.52    1.83 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.19    0.00    1.83 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    1.92 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.10    0.00    1.92 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.53    2.45 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.17    0.00    2.45 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.45    2.90 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.17    0.00    2.90 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    2.97 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.08    0.00    2.97 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.26    0.44    3.42 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _447_ (net)
                  0.26    0.00    3.42 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.16    3.58 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.19    0.00    3.58 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.02    0.15    0.12    3.70 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.15    0.00    3.70 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.04    0.15    0.34    4.04 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _020_ (net)
                  0.15    0.00    4.04 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.25    4.29 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.29 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.36    0.25    4.53 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.36    0.00    4.53 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.79 v _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.09    0.00    4.79 v _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.11    0.59    0.36    5.15 ^ _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         product[14] (net)
                  0.59    0.00    5.15 ^ product[14] (out)
                                  5.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                  4.65   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.12    0.00    0.00    0.20 ^ b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 ^ _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.50    0.36    0.56 ^ _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _000_ (net)
                  0.50    0.00    0.56 ^ _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.20    0.12    0.68 v _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.20    0.00    0.68 v _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.24    0.92 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    0.92 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.21    1.12 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.11    0.00    1.12 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.32 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.32 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.52    1.83 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.19    0.00    1.83 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    1.92 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.10    0.00    1.92 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.53    2.45 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.17    0.00    2.45 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.45    2.90 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.17    0.00    2.90 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    2.97 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.08    0.00    2.97 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.26    0.44    3.42 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _447_ (net)
                  0.26    0.00    3.42 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.16    3.58 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.19    0.00    3.58 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.02    0.15    0.12    3.70 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.15    0.00    3.70 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.04    0.15    0.34    4.04 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _020_ (net)
                  0.15    0.00    4.04 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.25    4.29 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.29 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.36    0.25    4.53 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.36    0.00    4.53 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.79 v _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.09    0.00    4.79 v _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.11    0.59    0.36    5.15 ^ _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         product[14] (net)
                  0.59    0.00    5.15 ^ product[14] (out)
                                  5.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                  4.65   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.91e-02   1.71e-02   8.62e-08   3.62e-02 100.0%
Clock                  0.00e+00   0.00e+00   2.16e-07   2.16e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.91e-02   1.71e-02   3.03e-07   3.62e-02 100.0%
                          52.8%      47.2%       0.0%
