
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003288                       # Number of seconds simulated
sim_ticks                                  3288236820                       # Number of ticks simulated
final_tick                               574791159939                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75251                       # Simulator instruction rate (inst/s)
host_op_rate                                   102956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 244993                       # Simulator tick rate (ticks/s)
host_mem_usage                               16881668                       # Number of bytes of host memory used
host_seconds                                 13421.78                       # Real time elapsed on the host
sim_insts                                  1010000003                       # Number of instructions simulated
sim_ops                                    1381849746                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       192768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               194688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        28928                       # Number of bytes written to this memory
system.physmem.bytes_written::total             28928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1506                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1521                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             226                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  226                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       583900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     58623515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59207414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       583900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             583900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8797420                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8797420                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8797420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       583900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     58623515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68004834                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  7885461                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2871385                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2507771                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       184869                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1411728                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1373018                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           207170                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5847                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3379969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15970710                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2871385                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1580188                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3287026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          906324                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         393930                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1666497                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         74242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7781358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.364130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.173119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4494332     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           163534      2.10%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           298211      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           280028      3.60%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           455992      5.86%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           475742      6.11%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           114276      1.47%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            86177      1.11%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1413066     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7781358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364137                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.025336                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3488643                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        381024                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3179076                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         12898                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         719707                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       313860                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           722                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17871172                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1305                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         719707                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3637822                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          134747                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        43434                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3041466                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        204173                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17388548                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             9                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          69515                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         82727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     23100856                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      79154603                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79154603                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14913019                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          8187806                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2054                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            547801                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2665457                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       581962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         9546                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       196245                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16440028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13837506                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18353                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5011500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     13744152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7781358                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.778289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.840683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2718504     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1447937     18.61%     53.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1257730     16.16%     69.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       773121      9.94%     79.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       805064     10.35%     89.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       472802      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       211594      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        55932      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        38674      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7781358                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54807     66.33%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17696     21.42%     87.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10124     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10856854     78.46%     78.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109661      0.79%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2374762     17.16%     96.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       495229      3.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13837506                       # Type of FU issued
system.switch_cpus.iq.rate                   1.754813                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               82627                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005971                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35557349                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     21453579                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13376030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13920133                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        34347                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       780503                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       143021                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         719707                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           74867                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          5918                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16442033                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        19957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2665457                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       581962                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        97537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       109865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207402                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13572697                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2280248                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       264808                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2763223                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2047931                       # Number of branches executed
system.switch_cpus.iew.exec_stores             482975                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.721231                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13391546                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13376030                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8217963                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          20092669                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.696290                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.409003                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5070321                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       185164                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7061651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.610357                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.310087                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3266005     46.25%     46.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1493838     21.15%     67.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833776     11.81%     79.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       283874      4.02%     83.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       272215      3.85%     87.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       113735      1.61%     88.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       297842      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        88749      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       411617      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7061651                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11371778                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2323892                       # Number of memory references committed
system.switch_cpus.commit.loads               1884951                       # Number of loads committed
system.switch_cpus.commit.membars                1000                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779029                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9931216                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        411617                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             23092133                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33604501                       # The number of ROB writes
system.switch_cpus.timesIdled                    3038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  104103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.788546                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.788546                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.268157                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.268157                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62762739                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17544277                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18396883                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2000                       # number of misc regfile writes
system.l2.replacements                           1521                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           173264                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9713                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.838361                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks                  192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      14.926994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     766.340366                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7218.732640                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023438                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001822                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.093547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.881193                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         3535                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3535                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              971                       # number of Writeback hits
system.l2.Writeback_hits::total                   971                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          3535                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3535                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         3535                       # number of overall hits
system.l2.overall_hits::total                    3535                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1506                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1521                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1506                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1521                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1506                       # number of overall misses
system.l2.overall_misses::total                  1521                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       970044                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     86250615                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        87220659                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       970044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     86250615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         87220659                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       970044                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     86250615                       # number of overall miss cycles
system.l2.overall_miss_latency::total        87220659                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5056                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          971                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               971                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5041                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5056                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5041                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5056                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.298750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.300831                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.298750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300831                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.298750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300831                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 64669.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57271.324701                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57344.285996                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 64669.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57271.324701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57344.285996                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 64669.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57271.324701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57344.285996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  226                       # number of writebacks
system.l2.writebacks::total                       226                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1521                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1521                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1521                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       882668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     77241376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     78124044                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       882668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     77241376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78124044                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       882668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     77241376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78124044                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.298750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.300831                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.298750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.298750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300831                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58844.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51289.094290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51363.605523                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 58844.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51289.094290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51363.605523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 58844.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51289.094290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51363.605523                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.926963                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001698593                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1848152.385609                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.926963                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.023921                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868473                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1666479                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1666479                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1666479                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1666479                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1666479                       # number of overall hits
system.cpu.icache.overall_hits::total         1666479                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           18                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           18                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             18                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           18                       # number of overall misses
system.cpu.icache.overall_misses::total            18                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1228676                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1228676                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1228676                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1228676                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1228676                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1228676                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1666497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1666497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1666497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1666497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1666497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1666497                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68259.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68259.777778                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68259.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68259.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68259.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68259.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       998661                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       998661                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       998661                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       998661                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       998661                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       998661                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66577.400000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66577.400000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 66577.400000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66577.400000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 66577.400000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66577.400000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5041                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223936400                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5297                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42276.080800                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   199.785171                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      56.214829                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.780411                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.219589                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2068042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2068042                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       436940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         436940                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1000                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2504982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2504982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2504982                       # number of overall hits
system.cpu.dcache.overall_hits::total         2504982                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15950                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15950                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15950                       # number of overall misses
system.cpu.dcache.overall_misses::total         15950                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    669998435                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    669998435                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    669998435                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    669998435                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    669998435                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    669998435                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2083992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2083992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2520932                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2520932                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2520932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2520932                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007654                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006327                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006327                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 42006.171473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42006.171473                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 42006.171473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42006.171473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 42006.171473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42006.171473                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu.dcache.writebacks::total               971                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        10909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10909                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10909                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5041                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5041                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    112280503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    112280503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    112280503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    112280503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    112280503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    112280503                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22273.458242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22273.458242                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22273.458242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22273.458242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22273.458242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22273.458242                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
