#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-39-g83834959)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xfa11f0 .scope module, "ProcTest_v" "ProcTest_v" 2 7;
 .timescale -9 -12;
v0xff4800_0 .var "CLK", 0 0;
v0xff48c0_0 .var "ClkNum", 7 0;
v0xff49a0_0 .var "Reset_L", 0 0;
v0xff4a70_0 .net "WB_data", 63 0, v0xfebc40_0;  1 drivers
v0xff4b10_0 .net "currentPC", 63 0, v0xff3210_0;  1 drivers
v0xff4c50_0 .net "first_instruction", 31 0, v0xff2650_0;  1 drivers
v0xff4d10_0 .net "instruction", 31 0, v0xff3550_0;  1 drivers
v0xff4db0_0 .var "passed", 7 0;
v0xff4e70_0 .var "startPC", 63 0;
v0xff4ff0_0 .var "watchdog", 15 0;
E_0xf6b1a0 .event edge, v0xff4ff0_0;
S_0xf58460 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0xfa11f0;
 .timescale -9 -12;
v0xfcb100_0 .var "numTests", 7 0;
v0xfceec0_0 .var "passed", 7 0;
TD_ProcTest_v.allPassed ;
    %load/vec4 v0xfceec0_0;
    %load/vec4 v0xfcb100_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0xfceec0_0, v0xfcb100_0 {0 0 0};
T_0.1 ;
    %end;
S_0xfe7020 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0xfa11f0;
 .timescale -9 -12;
v0xfc95f0_0 .var "actualOut", 63 0;
v0xfb6c90_0 .var "expectedOut", 63 0;
v0xfe7250_0 .var "passed", 7 0;
v0xfe7310_0 .var "testType", 256 0;
TD_ProcTest_v.passTest ;
    %load/vec4 v0xfc95f0_0;
    %load/vec4 v0xfb6c90_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0xfe7310_0 {0 0 0};
    %load/vec4 v0xfe7250_0;
    %addi 1, 0, 8;
    %store/vec4 v0xfe7250_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0xfe7310_0, v0xfc95f0_0, v0xfb6c90_0 {0 0 0};
T_1.3 ;
    %end;
S_0xfe73f0 .scope module, "uut" "processor" 2 49, 3 15 0, S_0xfa11f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "WB_data";
    .port_info 4 /OUTPUT 32 "instructionOut";
    .port_info 5 /OUTPUT 32 "IFID_instruction_debug";
    .port_info 6 /INPUT 1 "CLK";
v0xff0d20_0 .net "ALUB_in1_choice", 63 0, v0xfe94f0_0;  1 drivers
v0xff0e30_0 .net "ALUinA", 63 0, v0xfe8ae0_0;  1 drivers
v0xff0f40_0 .net "ALUinB", 63 0, v0xfe9bc0_0;  1 drivers
v0xff1030_0 .net "BranchPC", 0 0, v0xfeeaa0_0;  1 drivers
v0xff10d0_0 .net "CLK", 0 0, v0xff4800_0;  1 drivers
v0xff11c0_0 .net "Control_Sel", 0 0, v0xff05d0_0;  1 drivers
v0xff1260_0 .var "EXMEM_ALUout", 63 0;
v0xff1300_0 .var "EXMEM_M", 3 0;
v0xff13c0_0 .var "EXMEM_PC", 63 0;
v0xff1480_0 .var "EXMEM_WB", 1 0;
v0xff1540_0 .var "EXMEM_WReg", 4 0;
v0xff1630_0 .var "EXMEM_Zero", 0 0;
v0xff1700_0 .var "EXMEM_rDataB", 63 0;
v0xff17d0_0 .net "ForwardA", 1 0, v0xfeb1c0_0;  1 drivers
v0xff1870_0 .net "ForwardB", 1 0, v0xfeb280_0;  1 drivers
v0xff1960_0 .var "IDEX_ALUfield", 10 0;
v0xff1a40_0 .var "IDEX_ALUop", 0 0;
v0xff1bf0_0 .var "IDEX_EX", 3 0;
v0xff1c90_0 .var "IDEX_M", 3 0;
v0xff1d50_0 .var "IDEX_PC", 63 0;
v0xff1e40_0 .var "IDEX_SignExtender", 63 0;
v0xff1f30_0 .var "IDEX_WB", 1 0;
v0xff2010_0 .var "IDEX_WReg", 4 0;
v0xff20d0_0 .var "IDEX_rDataA", 63 0;
v0xff21a0_0 .var "IDEX_rDataB", 63 0;
v0xff2270_0 .var "IDEX_rm", 4 0;
v0xff2340_0 .var "IDEX_rn", 4 0;
v0xff2410_0 .var "IFID_PC", 63 0;
v0xff24e0_0 .net "IFID_WriteEn", 0 0, v0xff0180_0;  1 drivers
v0xff25b0_0 .var "IFID_instruction", 31 0;
v0xff2650_0 .var "IFID_instruction_debug", 31 0;
v0xff2730_0 .var "MEMWB_ALUout", 63 0;
v0xff2820_0 .var "MEMWB_WB", 1 0;
v0xff28e0_0 .var "MEMWB_WReg", 4 0;
v0xff29f0_0 .var "MEMWB_rData", 63 0;
v0xff2ab0_0 .net "PC_WriteEn", 0 0, v0xff0500_0;  1 drivers
v0xff2ba0_0 .net "WB_data", 63 0, v0xfebc40_0;  alias, 1 drivers
v0xff2c40_0 .net *"_ivl_5", 0 0, L_0xff5240;  1 drivers
v0xff2d20_0 .net *"_ivl_7", 4 0, L_0xff52e0;  1 drivers
v0xff2e00_0 .net *"_ivl_9", 4 0, L_0xff5470;  1 drivers
v0xff2ee0_0 .net "aluctrl", 3 0, v0xfef1b0_0;  1 drivers
v0xff2fa0_0 .net "aluout", 63 0, v0xfe7b90_0;  1 drivers
v0xff3070_0 .net "alusrc", 0 0, v0xfef290_0;  1 drivers
v0xff3140_0 .net "branch", 0 0, v0xfef330_0;  1 drivers
v0xff3210_0 .var "currentpc", 63 0;
v0xff32e0_0 .net "dmemout", 63 0, v0xfea840_0;  1 drivers
v0xff33b0_0 .net "extimm", 63 0, v0xfee3a0_0;  1 drivers
v0xff3480_0 .net "instruction", 31 0, v0xff0be0_0;  1 drivers
v0xff3550_0 .var "instructionOut", 31 0;
v0xff35f0_0 .net "mem2reg", 0 0, v0xfef3f0_0;  1 drivers
v0xff36c0_0 .net "memread", 0 0, v0xfef500_0;  1 drivers
v0xff3790_0 .net "memwrite", 0 0, v0xfef5c0_0;  1 drivers
v0xff3860_0 .net "nextPC", 63 0, v0xfec3a0_0;  1 drivers
v0xff3930_0 .net "opcode", 10 0, L_0xff56c0;  1 drivers
v0xff3a00_0 .net "rd", 4 0, L_0xff50b0;  1 drivers
v0xff3ad0_0 .net "reg2loc", 0 0, v0xfef760_0;  1 drivers
v0xff3ba0_0 .net "regoutA", 63 0, L_0x1005ff0;  1 drivers
v0xff3c70_0 .net "regoutB", 63 0, L_0x1006700;  1 drivers
v0xff3d40_0 .net "regwrite", 0 0, v0xfef820_0;  1 drivers
v0xff3e10_0 .net "resetl", 0 0, v0xff49a0_0;  1 drivers
v0xff3eb0_0 .net "rm", 4 0, L_0xff5150;  1 drivers
v0xff3f50_0 .net "rn", 4 0, L_0xff5540;  1 drivers
v0xff4040_0 .net "signop", 2 0, v0xfef8e0_0;  1 drivers
v0xff4130_0 .net "startpc", 63 0, v0xff4e70_0;  1 drivers
v0xff41d0_0 .net "uncond_branch", 0 0, v0xfef9a0_0;  1 drivers
v0xff4680_0 .net "zero", 0 0, L_0x1006ef0;  1 drivers
L_0xff50b0 .part v0xff25b0_0, 0, 5;
L_0xff5150 .part v0xff25b0_0, 5, 5;
L_0xff5240 .part v0xff25b0_0, 28, 1;
L_0xff52e0 .part v0xff25b0_0, 0, 5;
L_0xff5470 .part v0xff25b0_0, 16, 5;
L_0xff5540 .functor MUXZ 5, L_0xff5470, L_0xff52e0, L_0xff5240, C4<>;
L_0xff56c0 .part v0xff25b0_0, 21, 11;
L_0xff57b0 .part v0xff1480_0, 0, 1;
L_0xff58a0 .part v0xff2820_0, 0, 1;
L_0xff5940 .part v0xff1c90_0, 0, 1;
L_0x10068f0 .part v0xff2820_0, 0, 1;
L_0x1006a80 .part v0xff25b0_0, 0, 26;
L_0x1007030 .part v0xff2820_0, 1, 1;
L_0x10070d0 .part v0xff1300_0, 0, 1;
L_0x10071f0 .part v0xff1300_0, 1, 1;
L_0x10072e0 .part v0xff1300_0, 2, 1;
L_0x1007410 .part v0xff1300_0, 3, 1;
S_0xfe7630 .scope module, "ALU" "ALU" 3 248, 4 10 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /OUTPUT 1 "Zero";
    .port_info 2 /INPUT 64 "BusA";
    .port_info 3 /INPUT 64 "BusB";
    .port_info 4 /INPUT 4 "ALUCtrl";
    .port_info 5 /INPUT 1 "Clk";
v0xfe78f0_0 .net "ALUCtrl", 3 0, v0xff1bf0_0;  1 drivers
v0xfe79f0_0 .net "BusA", 63 0, v0xfe8ae0_0;  alias, 1 drivers
v0xfe7ad0_0 .net "BusB", 63 0, v0xfe9bc0_0;  alias, 1 drivers
v0xfe7b90_0 .var "BusW", 63 0;
v0xfe7c70_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfe7d80_0 .net "Zero", 0 0, L_0x1006ef0;  alias, 1 drivers
L_0x7fec9a9632e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfe7e40_0 .net/2u *"_ivl_0", 63 0, L_0x7fec9a9632e8;  1 drivers
v0xfe7f20_0 .net *"_ivl_2", 0 0, L_0x1006c70;  1 drivers
L_0x7fec9a963330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xfe7fe0_0 .net/2s *"_ivl_4", 1 0, L_0x7fec9a963330;  1 drivers
L_0x7fec9a963378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfe80c0_0 .net/2s *"_ivl_6", 1 0, L_0x7fec9a963378;  1 drivers
v0xfe81a0_0 .net *"_ivl_8", 1 0, L_0x1006d60;  1 drivers
E_0xf6ae40 .event edge, v0xfe78f0_0, v0xfe7ad0_0, v0xfe79f0_0;
L_0x1006c70 .cmp/eq 64, v0xfe7b90_0, L_0x7fec9a9632e8;
L_0x1006d60 .functor MUXZ 2, L_0x7fec9a963378, L_0x7fec9a963330, L_0x1006c70, C4<>;
L_0x1006ef0 .part L_0x1006d60, 0, 1;
S_0xfe8340 .scope module, "ALUA" "Mux3to1" 3 244, 5 1 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 64 "in3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "en";
v0xfe85d0_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfe8690_0 .net "ctrl", 1 0, v0xfeb1c0_0;  alias, 1 drivers
L_0x7fec9a9632a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xfe8750_0 .net "en", 0 0, L_0x7fec9a9632a0;  1 drivers
v0xfe87f0_0 .net "in1", 63 0, v0xff20d0_0;  1 drivers
v0xfe88d0_0 .net "in2", 63 0, v0xfebc40_0;  alias, 1 drivers
v0xfe8a00_0 .net "in3", 63 0, v0xff1260_0;  1 drivers
v0xfe8ae0_0 .var "out", 63 0;
E_0xfd1840 .event edge, v0xfe8690_0, v0xfe87f0_0, v0xfe88d0_0, v0xfe8a00_0;
S_0xfe8ca0 .scope module, "ALUB" "Mux3to1" 3 240, 5 1 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 64 "in3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "en";
v0xfe8fa0_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfe90b0_0 .net "ctrl", 1 0, v0xfeb280_0;  alias, 1 drivers
L_0x7fec9a963258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xfe9190_0 .net "en", 0 0, L_0x7fec9a963258;  1 drivers
v0xfe9230_0 .net "in1", 63 0, v0xff21a0_0;  1 drivers
v0xfe9310_0 .net "in2", 63 0, v0xfebc40_0;  alias, 1 drivers
v0xfe9420_0 .net "in3", 63 0, v0xff1260_0;  alias, 1 drivers
v0xfe94f0_0 .var "out", 63 0;
E_0xfe8f30 .event edge, v0xfe90b0_0, v0xfe9230_0, v0xfe88d0_0, v0xfe8a00_0;
S_0xfe96d0 .scope module, "ALUB_in1_src" "Mux2to1" 3 236, 6 1 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 1 "ctrl";
v0xfe9920_0 .net "ctrl", 0 0, v0xff1a40_0;  1 drivers
v0xfe9a00_0 .net "in1", 63 0, v0xfe94f0_0;  alias, 1 drivers
v0xfe9af0_0 .net "in2", 63 0, v0xff1e40_0;  1 drivers
v0xfe9bc0_0 .var "out", 63 0;
E_0xf6b330 .event edge, v0xfe9920_0, v0xfe94f0_0, v0xfe9af0_0;
S_0xfe9d40 .scope module, "DataMemory" "DataMemory" 3 256, 7 5 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0xfea510_0 .net "Address", 63 0, v0xff1260_0;  alias, 1 drivers
v0xfea640_0 .net "Clock", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfea700_0 .net "MemoryRead", 0 0, L_0x10070d0;  1 drivers
v0xfea7a0_0 .net "MemoryWrite", 0 0, L_0x10071f0;  1 drivers
v0xfea840_0 .var "ReadData", 63 0;
v0xfea970_0 .net "WriteData", 63 0, v0xff1700_0;  1 drivers
v0xfeaa50 .array "memBank", 0 1023, 7 0;
E_0xfea050 .event posedge, v0xfe7c70_0;
E_0xfea0d0/0 .event edge, v0xfea700_0, v0xfe8a00_0;
E_0xfea0d0/1 .event posedge, v0xfe7c70_0;
E_0xfea0d0 .event/or E_0xfea0d0/0, E_0xfea0d0/1;
S_0xfea130 .scope task, "initset" "initset" 7 16, 7 16 0, S_0xfe9d40;
 .timescale -9 -12;
v0xfea330_0 .var "addr", 63 0;
v0xfea430_0 .var "data", 63 0;
TD_ProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0xfea330_0;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %load/vec4 v0xfea430_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0xfea330_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xfeaa50, 4, 0;
    %end;
S_0xfeac10 .scope module, "FU" "ForwardingUnit" 3 187, 8 1 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ForwardA";
    .port_info 1 /OUTPUT 2 "ForwardB";
    .port_info 2 /INPUT 1 "EXMEM_RegWrite";
    .port_info 3 /INPUT 1 "MEMWB_RegWrite";
    .port_info 4 /INPUT 5 "EXMEM_WriteRegister";
    .port_info 5 /INPUT 5 "MEMWB_WriteRegister";
    .port_info 6 /INPUT 5 "IDEX_rm";
    .port_info 7 /INPUT 5 "IDEX_rn";
    .port_info 8 /INPUT 1 "Clk";
v0xfeaf80_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfeb040_0 .net "EXMEM_RegWrite", 0 0, L_0xff57b0;  1 drivers
v0xfeb100_0 .net "EXMEM_WriteRegister", 4 0, v0xff1540_0;  1 drivers
v0xfeb1c0_0 .var "ForwardA", 1 0;
v0xfeb280_0 .var "ForwardB", 1 0;
v0xfeb320_0 .net "IDEX_rm", 4 0, v0xff2270_0;  1 drivers
v0xfeb3e0_0 .net "IDEX_rn", 4 0, v0xff2340_0;  1 drivers
v0xfeb4c0_0 .net "MEMWB_RegWrite", 0 0, L_0xff58a0;  1 drivers
v0xfeb580_0 .net "MEMWB_WriteRegister", 4 0, v0xff28e0_0;  1 drivers
E_0xfe9f70/0 .event edge, v0xfeb3e0_0, v0xfeb320_0, v0xfeb580_0, v0xfeb100_0;
E_0xfe9f70/1 .event edge, v0xfeb4c0_0, v0xfeb040_0;
E_0xfe9f70/2 .event posedge, v0xfe7c70_0;
E_0xfe9f70 .event/or E_0xfe9f70/0, E_0xfe9f70/1, E_0xfe9f70/2;
S_0xfeb780 .scope module, "Memory_WB_Mux" "Mux2to1" 3 252, 6 1 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 1 "ctrl";
v0xfeb990_0 .net "ctrl", 0 0, L_0x1007030;  1 drivers
v0xfeba70_0 .net "in1", 63 0, v0xff2730_0;  1 drivers
v0xfebb50_0 .net "in2", 63 0, v0xff29f0_0;  1 drivers
v0xfebc40_0 .var "out", 63 0;
E_0xfeb910 .event edge, v0xfeb990_0, v0xfeba70_0, v0xfebb50_0;
S_0xfebdd0 .scope module, "PCLogic" "PCLogic" 3 266, 9 3 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Unconditional";
    .port_info 6 /INPUT 1 "WriteEn";
v0xfec140_0 .net "ALUZero", 0 0, v0xff1630_0;  1 drivers
v0xfec220_0 .net "Branch", 0 0, L_0x10072e0;  1 drivers
v0xfec2e0_0 .net "CurrPC", 63 0, v0xff2410_0;  1 drivers
v0xfec3a0_0 .var "NextPC", 63 0;
v0xfec480_0 .net "SignExtImm64", 63 0, v0xff13c0_0;  1 drivers
v0xfec5b0_0 .net "Unconditional", 0 0, L_0x1007410;  1 drivers
v0xfec670_0 .net "WriteEn", 0 0, v0xff0500_0;  alias, 1 drivers
E_0xfec0a0/0 .event edge, v0xfec670_0, v0xfec220_0, v0xfec140_0, v0xfec5b0_0;
E_0xfec0a0/1 .event edge, v0xfec480_0, v0xfec2e0_0;
E_0xfec0a0 .event/or E_0xfec0a0/0, E_0xfec0a0/1;
S_0xfec850 .scope module, "RegisterFile" "RegisterFile" 3 226, 10 3 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0xfeca70_0 .net "BusA", 63 0, L_0x1005ff0;  alias, 1 drivers
v0xfecb70_0 .net "BusB", 63 0, L_0x1006700;  alias, 1 drivers
v0xfecc50_0 .net "BusW", 63 0, v0xfebc40_0;  alias, 1 drivers
v0xfeccf0_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfecd90_0 .net "RA", 4 0, L_0xff5150;  alias, 1 drivers
v0xfecec0_0 .net "RB", 4 0, L_0xff5540;  alias, 1 drivers
v0xfecfa0_0 .net "RW", 4 0, v0xff28e0_0;  alias, 1 drivers
v0xfed060_0 .net "RegWr", 0 0, L_0x10068f0;  1 drivers
v0xfed100_0 .net *"_ivl_0", 31 0, L_0xff5a70;  1 drivers
v0xfed1e0_0 .net *"_ivl_10", 63 0, L_0x1005db0;  1 drivers
v0xfed2c0_0 .net *"_ivl_12", 6 0, L_0x1005e80;  1 drivers
L_0x7fec9a9630f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfed3a0_0 .net *"_ivl_15", 1 0, L_0x7fec9a9630f0;  1 drivers
v0xfed480_0 .net *"_ivl_18", 31 0, L_0x10061d0;  1 drivers
L_0x7fec9a963138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfed560_0 .net *"_ivl_21", 26 0, L_0x7fec9a963138;  1 drivers
L_0x7fec9a963180 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0xfed640_0 .net/2u *"_ivl_22", 31 0, L_0x7fec9a963180;  1 drivers
v0xfed720_0 .net *"_ivl_24", 0 0, L_0x1006390;  1 drivers
L_0x7fec9a9631c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfed7e0_0 .net/2u *"_ivl_26", 63 0, L_0x7fec9a9631c8;  1 drivers
v0xfed8c0_0 .net *"_ivl_28", 63 0, L_0x10064d0;  1 drivers
L_0x7fec9a963018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfed9a0_0 .net *"_ivl_3", 26 0, L_0x7fec9a963018;  1 drivers
v0xfeda80_0 .net *"_ivl_30", 6 0, L_0x10065c0;  1 drivers
L_0x7fec9a963210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfedb60_0 .net *"_ivl_33", 1 0, L_0x7fec9a963210;  1 drivers
L_0x7fec9a963060 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0xfedc40_0 .net/2u *"_ivl_4", 31 0, L_0x7fec9a963060;  1 drivers
v0xfedd20_0 .net *"_ivl_6", 0 0, L_0x1005c40;  1 drivers
L_0x7fec9a9630a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfedde0_0 .net/2u *"_ivl_8", 63 0, L_0x7fec9a9630a8;  1 drivers
v0xfedec0_0 .var/i "i", 31 0;
v0xfedfa0 .array "registers", 0 31, 63 0;
E_0xfebfb0 .event negedge, v0xfe7c70_0;
L_0xff5a70 .concat [ 5 27 0 0], L_0xff5150, L_0x7fec9a963018;
L_0x1005c40 .cmp/eq 32, L_0xff5a70, L_0x7fec9a963060;
L_0x1005db0 .array/port v0xfedfa0, L_0x1005e80;
L_0x1005e80 .concat [ 5 2 0 0], L_0xff5150, L_0x7fec9a9630f0;
L_0x1005ff0 .functor MUXZ 64, L_0x1005db0, L_0x7fec9a9630a8, L_0x1005c40, C4<>;
L_0x10061d0 .concat [ 5 27 0 0], L_0xff5540, L_0x7fec9a963138;
L_0x1006390 .cmp/eq 32, L_0x10061d0, L_0x7fec9a963180;
L_0x10064d0 .array/port v0xfedfa0, L_0x10065c0;
L_0x10065c0 .concat [ 5 2 0 0], L_0xff5540, L_0x7fec9a963210;
L_0x1006700 .functor MUXZ 64, L_0x10064d0, L_0x7fec9a9631c8, L_0x1006390, C4<>;
S_0xfee160 .scope module, "SignExtender" "SignExtender" 3 232, 11 3 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
    .port_info 3 /INPUT 1 "Clk";
v0xfee3a0_0 .var "BusImm", 63 0;
v0xfee4a0_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfee560_0 .net "Ctrl", 2 0, v0xfef8e0_0;  alias, 1 drivers
v0xfee630_0 .net "Imm26", 25 0, L_0x1006a80;  1 drivers
v0xfee710_0 .net "shift", 1 0, L_0x10069e0;  1 drivers
E_0xfee320 .event edge, v0xfe7c70_0;
L_0x10069e0 .part L_0x1006a80, 21, 2;
S_0xfee8c0 .scope module, "branchPC" "BranchPC" 3 262, 9 18 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "BranchPC";
    .port_info 1 /INPUT 64 "ExtendedImm";
    .port_info 2 /INPUT 64 "CurrentPC";
    .port_info 3 /INPUT 1 "Clk";
v0xfeeaa0_0 .var "BranchPC", 0 0;
v0xfeeb80_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfeec40_0 .net "CurrentPC", 63 0, v0xff1d50_0;  1 drivers
v0xfeed10_0 .net "ExtendedImm", 63 0, v0xff1e40_0;  alias, 1 drivers
S_0xfeee90 .scope module, "control" "control" 3 211, 12 19 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
    .port_info 11 /INPUT 1 "Clk";
v0xfef0f0_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfef1b0_0 .var "aluop", 3 0;
v0xfef290_0 .var "alusrc", 0 0;
v0xfef330_0 .var "branch", 0 0;
v0xfef3f0_0 .var "mem2reg", 0 0;
v0xfef500_0 .var "memread", 0 0;
v0xfef5c0_0 .var "memwrite", 0 0;
v0xfef680_0 .net "opcode", 10 0, L_0xff56c0;  alias, 1 drivers
v0xfef760_0 .var "reg2loc", 0 0;
v0xfef820_0 .var "regwrite", 0 0;
v0xfef8e0_0 .var "signop", 2 0;
v0xfef9a0_0 .var "uncond_branch", 0 0;
E_0xfef070 .event edge, v0xfef680_0;
S_0xfefbc0 .scope module, "hdu" "HazardDetectionUnit" 3 199, 13 3 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "PC_WriteEn";
    .port_info 1 /OUTPUT 1 "IFID_WriteEn";
    .port_info 2 /OUTPUT 1 "Stall_flush";
    .port_info 3 /INPUT 1 "IDEX_MemRead";
    .port_info 4 /INPUT 5 "IDEX_rd";
    .port_info 5 /INPUT 5 "IFID_rn";
    .port_info 6 /INPUT 5 "IFID_rm";
    .port_info 7 /INPUT 5 "IFID_rd";
    .port_info 8 /INPUT 1 "Clk";
v0xfeff10_0 .net "Clk", 0 0, v0xff4800_0;  alias, 1 drivers
v0xfeffd0_0 .net "IDEX_MemRead", 0 0, L_0xff5940;  1 drivers
v0xff0090_0 .net "IDEX_rd", 4 0, v0xff2010_0;  1 drivers
v0xff0180_0 .var "IFID_WriteEn", 0 0;
v0xff0240_0 .net "IFID_rd", 4 0, L_0xff50b0;  alias, 1 drivers
v0xff0370_0 .net "IFID_rm", 4 0, L_0xff5150;  alias, 1 drivers
v0xff0430_0 .net "IFID_rn", 4 0, L_0xff5540;  alias, 1 drivers
v0xff0500_0 .var "PC_WriteEn", 0 0;
v0xff05d0_0 .var "Stall_flush", 0 0;
E_0xfefe80 .event edge, v0xfecec0_0, v0xfecd90_0, v0xff0090_0, v0xfeffd0_0;
S_0xff0770 .scope module, "imem" "InstructionMemory" 3 206, 14 3 0, S_0xfe73f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0xfcff30 .param/l "MemSize" 0 14 5, +C4<00000000000000000000000000101000>;
P_0xfcff70 .param/l "T_rd" 0 14 4, +C4<00000000000000000000000000010100>;
v0xff0ae0_0 .net "Address", 63 0, v0xff3210_0;  alias, 1 drivers
v0xff0be0_0 .var "Data", 31 0;
E_0xff0a60 .event edge, v0xff0ae0_0;
    .scope S_0xfeac10;
T_3 ;
    %wait E_0xfe9f70;
    %load/vec4 v0xfeb040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xfeb100_0;
    %load/vec4 v0xfeb320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %inv;
    %load/vec4 v0xfeb4c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xfeb580_0;
    %load/vec4 v0xfeb320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfeb1c0_0, 4, 1;
    %load/vec4 v0xfeb040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xfeb100_0;
    %load/vec4 v0xfeb320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfeb1c0_0, 4, 1;
    %load/vec4 v0xfeb040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xfeb100_0;
    %load/vec4 v0xfeb3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %inv;
    %load/vec4 v0xfeb4c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xfeb580_0;
    %load/vec4 v0xfeb3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfeb280_0, 4, 1;
    %load/vec4 v0xfeb040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xfeb100_0;
    %load/vec4 v0xfeb3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfeb280_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xfefbc0;
T_4 ;
    %wait E_0xfefe80;
    %load/vec4 v0xfeffd0_0;
    %load/vec4 v0xff0090_0;
    %load/vec4 v0xff0430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff0090_0;
    %load/vec4 v0xff0370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff0500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff0180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff05d0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff0500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff0180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff05d0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xff0770;
T_5 ;
    %wait E_0xff0a60;
    %load/vec4 v0xff0ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 2432697313, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 2432698338, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 2332164129, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 2332164130, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2332164129, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 2332164130, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2332164129, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 2332164130, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 2332164129, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 2332164130, 0, 32;
    %store/vec4 v0xff0be0_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xfeee90;
T_6 ;
    %wait E_0xfef070;
    %load/vec4 v0xfef680_0;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 1161, 1, 11;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 1673, 1, 11;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 1687, 3, 11;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 3, 3, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 7, 3, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef290_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xfef3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfef5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfef9a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xfef1b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xfef8e0_0, 0;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xfec850;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfedec0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0xfedec0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0xfedec0_0;
    %store/vec4a v0xfedfa0, 4, 0;
    %load/vec4 v0xfedec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfedec0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfec850;
T_8 ;
    %wait E_0xfea050;
    %vpi_call 10 22 "$display", "reg1: %d, reg2: %d", &A<v0xfedfa0, 1>, &A<v0xfedfa0, 2> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0xfec850;
T_9 ;
    %wait E_0xfebfb0;
    %load/vec4 v0xfed060_0;
    %load/vec4 v0xfecfa0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 1000, 0;
    %load/vec4 v0xfecc50_0;
    %load/vec4 v0xfecfa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfedfa0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xfee160;
T_10 ;
    %wait E_0xfee320;
    %load/vec4 v0xfee560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 3, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0xfee630_0;
    %parti/s 1, 21, 6;
    %replicate 53;
    %load/vec4 v0xfee630_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0xfee630_0;
    %parti/s 1, 20, 6;
    %replicate 56;
    %load/vec4 v0xfee630_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0xfee630_0;
    %parti/s 1, 25, 6;
    %replicate 39;
    %load/vec4 v0xfee630_0;
    %parti/s 25, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0xfee630_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0xfee630_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xfee710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0xfee630_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xfee630_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0xfee630_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0xfee630_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0xfee3a0_0, 0, 64;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xfe96d0;
T_11 ;
    %wait E_0xf6b330;
    %load/vec4 v0xfe9920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xfe9a00_0;
    %assign/vec4 v0xfe9bc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xfe9920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xfe9af0_0;
    %assign/vec4 v0xfe9bc0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xfe8ca0;
T_12 ;
    %wait E_0xfe8f30;
    %load/vec4 v0xfe90b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xfe9230_0;
    %assign/vec4 v0xfe94f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xfe90b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xfe9310_0;
    %assign/vec4 v0xfe94f0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xfe90b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xfe9420_0;
    %assign/vec4 v0xfe94f0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xfe8340;
T_13 ;
    %wait E_0xfd1840;
    %load/vec4 v0xfe8690_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xfe87f0_0;
    %assign/vec4 v0xfe8ae0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xfe8690_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0xfe88d0_0;
    %assign/vec4 v0xfe8ae0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xfe8690_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0xfe8a00_0;
    %assign/vec4 v0xfe8ae0_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xfe7630;
T_14 ;
    %wait E_0xf6ae40;
    %load/vec4 v0xfe78f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0xfe79f0_0;
    %load/vec4 v0xfe7ad0_0;
    %and;
    %assign/vec4 v0xfe7b90_0, 0;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0xfe79f0_0;
    %load/vec4 v0xfe7ad0_0;
    %or;
    %assign/vec4 v0xfe7b90_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0xfe79f0_0;
    %load/vec4 v0xfe7ad0_0;
    %add;
    %assign/vec4 v0xfe7b90_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0xfe79f0_0;
    %load/vec4 v0xfe7ad0_0;
    %sub;
    %assign/vec4 v0xfe7b90_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0xfe7ad0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %assign/vec4 v0xfe7b90_0, 0;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0xfe7ad0_0;
    %assign/vec4 v0xfe7b90_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xfeb780;
T_15 ;
    %wait E_0xfeb910;
    %load/vec4 v0xfeb990_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0xfeba70_0;
    %assign/vec4 v0xfebc40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xfeb990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xfebb50_0;
    %assign/vec4 v0xfebc40_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xfe9d40;
T_16 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xfea330_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xfea430_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xfea130;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0xfea330_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0xfea430_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xfea130;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0xfea330_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0xfea430_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xfea130;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0xfea330_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0xfea430_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xfea130;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0xfea330_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xfea430_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xfea130;
    %join;
    %end;
    .thread T_16;
    .scope S_0xfe9d40;
T_17 ;
    %wait E_0xfea0d0;
    %load/vec4 v0xfea700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0xfea510_0;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xfeaa50, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xfea840_0, 4, 5;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xfe9d40;
T_18 ;
    %wait E_0xfea050;
    %load/vec4 v0xfea7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0xfea510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
    %load/vec4 v0xfea970_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0xfea510_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfeaa50, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xfee8c0;
T_19 ;
    %wait E_0xfea050;
    %load/vec4 v0xfeec40_0;
    %load/vec4 v0xfeed10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %pad/u 1;
    %assign/vec4 v0xfeeaa0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0xfebdd0;
T_20 ;
    %wait E_0xfec0a0;
    %load/vec4 v0xfec670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0xfec220_0;
    %load/vec4 v0xfec140_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xfec5b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.2, 9;
    %load/vec4 v0xfec480_0;
    %store/vec4 v0xfec3a0_0, 0, 64;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xfec2e0_0;
    %addi 4, 0, 64;
    %store/vec4 v0xfec3a0_0, 0, 64;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xfec2e0_0;
    %store/vec4 v0xfec3a0_0, 0, 64;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xfe73f0;
T_21 ;
    %wait E_0xfebfb0;
    %load/vec4 v0xff3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0xff3860_0;
    %assign/vec4 v0xff3210_0, 0;
    %load/vec4 v0xff3480_0;
    %assign/vec4 v0xff3550_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xff4130_0;
    %assign/vec4 v0xff3210_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xfe73f0;
T_22 ;
    %wait E_0xfea050;
    %load/vec4 v0xff3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0xff24e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xff3210_0;
    %assign/vec4 v0xff2410_0, 0;
    %load/vec4 v0xff3480_0;
    %assign/vec4 v0xff25b0_0, 0;
    %load/vec4 v0xff3480_0;
    %assign/vec4 v0xff2650_0, 0;
T_22.2 ;
    %load/vec4 v0xff11c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0xff3d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1f30_0, 4, 5;
    %load/vec4 v0xff35f0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1f30_0, 4, 5;
    %load/vec4 v0xff3070_0;
    %assign/vec4 v0xff1a40_0, 0;
    %load/vec4 v0xff25b0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0xff2010_0, 0;
    %load/vec4 v0xff36c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %load/vec4 v0xff3790_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %load/vec4 v0xff3140_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %load/vec4 v0xff41d0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %load/vec4 v0xff2ee0_0;
    %assign/vec4 v0xff1bf0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1f30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1f30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff1a40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xff2010_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xff1c90_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xff1bf0_0, 0;
T_22.5 ;
    %load/vec4 v0xff2410_0;
    %assign/vec4 v0xff1d50_0, 0;
    %load/vec4 v0xff3ba0_0;
    %assign/vec4 v0xff20d0_0, 0;
    %load/vec4 v0xff3c70_0;
    %assign/vec4 v0xff21a0_0, 0;
    %load/vec4 v0xff33b0_0;
    %assign/vec4 v0xff1e40_0, 0;
    %load/vec4 v0xff3480_0;
    %parti/s 11, 21, 6;
    %assign/vec4 v0xff1960_0, 0;
    %load/vec4 v0xff3eb0_0;
    %assign/vec4 v0xff2270_0, 0;
    %load/vec4 v0xff3f50_0;
    %assign/vec4 v0xff2340_0, 0;
    %load/vec4 v0xff1f30_0;
    %assign/vec4 v0xff1480_0, 0;
    %load/vec4 v0xff1c90_0;
    %assign/vec4 v0xff1300_0, 0;
    %load/vec4 v0xff3860_0;
    %assign/vec4 v0xff13c0_0, 0;
    %load/vec4 v0xff4680_0;
    %assign/vec4 v0xff1630_0, 0;
    %load/vec4 v0xff2fa0_0;
    %assign/vec4 v0xff1260_0, 0;
    %load/vec4 v0xff21a0_0;
    %assign/vec4 v0xff1700_0, 0;
    %load/vec4 v0xff2010_0;
    %assign/vec4 v0xff1540_0, 0;
    %load/vec4 v0xff1030_0;
    %pad/u 64;
    %assign/vec4 v0xff13c0_0, 0;
    %load/vec4 v0xff1480_0;
    %assign/vec4 v0xff2820_0, 0;
    %load/vec4 v0xff32e0_0;
    %assign/vec4 v0xff29f0_0, 0;
    %load/vec4 v0xff1260_0;
    %assign/vec4 v0xff2730_0, 0;
    %load/vec4 v0xff1540_0;
    %assign/vec4 v0xff28e0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xfa11f0;
T_23 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0xfa11f0;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff49a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xff4e70_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xff4db0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xff48c0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xff4ff0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff49a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xff4e70_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff49a0_0, 0, 1;
T_24.0 ;
    %load/vec4 v0xff4b10_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_24.1, 5;
    %delay 120000, 0;
    %jmp T_24.0;
T_24.1 ;
    %delay 120000, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0xfa11f0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff4800_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0xfa11f0;
T_26 ;
    %delay 60000, 0;
    %load/vec4 v0xff4800_0;
    %inv;
    %store/vec4 v0xff4800_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0xff4800_0;
    %inv;
    %store/vec4 v0xff4800_0, 0, 1;
    %load/vec4 v0xff48c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0xff48c0_0, 0, 8;
    %vpi_call 2 114 "$display", " " {0 0 0};
    %vpi_call 2 115 "$display", "CLOCK: %d", v0xff48c0_0 {0 0 0};
    %load/vec4 v0xff4ff0_0;
    %addi 1, 0, 16;
    %store/vec4 v0xff4ff0_0, 0, 16;
    %jmp T_26;
    .thread T_26;
    .scope S_0xfa11f0;
T_27 ;
    %wait E_0xf6b1a0;
    %load/vec4 v0xff4ff0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 123 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Processor_tb.v";
    "Processor.v";
    "./ALU.v";
    "./3To1Mux.v";
    "./2To1Mux.v";
    "./DataMemory.v";
    "./ForwardingUnitSequential.v";
    "./PC.v";
    "./RegisterFile.v";
    "./SignExtender.v";
    "./Controller.v";
    "./HazardDetectionUnit.v";
    "./InstructionMemory.v";
