Matthew Arnold , Stephen Fink , Vivek Sarkar , Peter F. Sweeney, A comparative study of static and profile-based heuristics for inlining, ACM SIGPLAN Notices, v.35 n.7, p.52-64, July 2000[doi>10.1145/351403.351416]
A. Balboni , W. Fornaciari , D. Sciuto, Partitioning and Exploration Strategies in the TOSCA Co-Design Flow, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.62, March 18-20, 1996
Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000[doi>10.1109/2.839323]
Cooper, K., Hall, M., and Kennedy, K. 1993. A methodology for procedure cloning. Comput. Lang. 19, 2.
Petru Eles , Zebo Peng , Krzysztof Kuchcinski , Alexa Doboli, Hardware/Software Partitioning with Iterative Improvement Heuristics, Proceedings of the 9th international symposium on System synthesis, p.71, November 06-08, 1996
Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993[doi>10.1109/54.245964]
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.84-100, March 1998[doi>10.1109/92.661251]
Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993[doi>10.1109/54.232470]
Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996[doi>10.1109/2.546613]
Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.122-127, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309896]
Jörg Henkel , Rolf Ernst, A hardware/software partitioner using a dynamically determined granularity, Proceedings of the 34th annual Design Automation Conference, p.691-696, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266323]
Enoch Hwang , Frank Vahid , Yu-Chin Hsu, FSMD functional partitioning for low power, Proceedings of the conference on Design, automation and test in Europe, p.7-es, January 1999, Munich, Germany[doi>10.1145/307418.307432]
Asawaree Kalavade , Edward A. Lee, A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
Peter Voigt Knudsen , Jan Madsen, PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.85, March 18-20, 1996
Lagnese, E. and Thomas, D. 1991. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Comput-Aid. Des. 10 (July), 847--860.
Erik Ruf , Daniel Weise, Using types to avoid redundant specialization, ACM SIGPLAN Notices, v.26 n.9, p.321-333, Sept. 1991[doi>10.1145/115866.115902]
Greg Stitt , Frank Vahid, Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic, IEEE Design & Test, v.19 n.6, p.36-43, November 2002[doi>10.1109/MDT.2002.1047742]
Frank Vahid, Procedure exlining: a transformation for improved system and behavioral synthesis, Proceedings of the 8th international symposium on System synthesis, p.84-89, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224506]
Frank Vahid, Procedure cloning: a transformation for improved system-level functional partitioning, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.1, p.70-96, Jan. 1999[doi>10.1145/298865.298871]
F. Vahid, Techniques for minimizing and balancing I/O during functional partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.1, p.69-75, November 2006[doi>10.1109/43.739060]
Frank Vahid , Thuy Dm Le , Yu-Chin Hsu, Functional partitioning improvements over structural partitioning for packaging constraints and synthesis: tool performance, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.181-208, April 1998[doi>10.1145/290833.290841]
Wan, M., Ichikawa, Y., Lidsky, D., and Rabaey, J. 1998. An Energy conscious methodology for early design exploration of heterogeneous DSP's. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), 111--117.
Wayne H. Wolf, An architectural co-synthesis algorithm for distributed, embedded computing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.2, p.218-229, June 1997[doi>10.1109/92.585225]
Sun Wu , Udi Manber, Fast text searching: allowing errors, Communications of the ACM, v.35 n.10, p.83-91, Oct. 1992[doi>10.1145/135239.135244]
