Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Apr 11 16:15:52 2021
| Host         : LAPTOP-SATCEDK8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                     | scan[5]_i_1_n_0  |                3 |              4 |
|  clk_IBUF_BUFG |                     | state[1]         |                2 |              4 |
|  clk_IBUF_BUFG |                     |                  |                3 |              7 |
|  clk_IBUF_BUFG | seg_data[6]_i_1_n_0 |                  |                2 |              7 |
|  clk_IBUF_BUFG |                     | clear            |                6 |             21 |
+----------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 7      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


