Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 23 16:24:40 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of top_design_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 23 16:24:40 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 13) to (Rev. 14)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 20:48:37 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_voltage_control_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_voltage_control_0_0 from PSC:hls:voltage_control:1.1 (Rev. 1704140952) to PSC:hls:voltage_control:1.2 (Rev. 1706022042)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 20:48:37 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_phase_generator_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_phase_generator_0_0 from PSC:hls:phase_generator:1.0 (Rev. 1705122200) to PSC:hls:phase_generator:1.1 (Rev. 1706022047)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 20:34:23 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_current_ref_generator_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_current_ref_generator_0_0 from PSC:hls:current_ref_generator:1.3 (Rev. 1704121913) to PSC:hls:current_ref_generator:1.4 (Rev. 1706022031)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 20:17:15 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_vsi_control_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_vsi_control_0_0 from PSC:hls:vsi_control:2.0 (Rev. 1705212104) to PSC:hls:vsi_control:2.1 (Rev. 1706022015)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 19:55:49 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_current_control_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_current_control_0_0 from PSC:hls:current_control:1.0 (Rev. 1704121910) to PSC:hls:current_control:1.1 (Rev. 1706021950)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon May 29 20:14:19 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_pwm_3rdharm_0_2'

1. Summary
----------

SUCCESS in the conversion of top_design_pwm_3rdharm_0_2 (PSC:lib3ph:pwm_3rdharm:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon May 29 20:14:19 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_pwm_3rdharm_0_1'

1. Summary
----------

SUCCESS in the conversion of top_design_pwm_3rdharm_0_1 (PSC:lib3ph:pwm_3rdharm:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon May 29 19:22:33 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_fsm_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_fsm_controller_0_0 (PSC:lib3ph:fsm_controller:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon May 29 19:22:33 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_design_adc_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_design_adc_interface_0_0 (PSC:lib3ph:adc_interface:1.0) from (Rev. 9) to (Rev. 11)

