                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module system_top
system_top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
#lappend search_path /home/IC/Projects/System/RTL/ALU
#lappend search_path /home/IC/Projects/System/RTL/Clock_Divider
#lappend search_path /home/IC/Projects/System/RTL/Clock_Gating
#lappend search_path /home/IC/Projects/System/RTL/DATA_SYNC
#lappend search_path /home/IC/Projects/System/RTL/BIT_SYNC
#lappend search_path /home/IC/Projects/System/RTL/RegFile
#lappend search_path /home/IC/Projects/System/RTL/RST_SYNC
#lappend search_path /home/IC/Projects/System/RTL/SYS_CTRL
#lappend search_path /home/IC/Projects/System/RTL/UART/UART_RX
#lappend search_path /home/IC/Projects/System/RTL/UART/UART_TX
#lappend search_path /home/IC/Projects/System/RTL/UART/UART_TOP
lappend search_path /home/IC/Projects/System/RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format ALU.v
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/System/RTL/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU.v

Statistics for case statements in always block at line 34 in file
	'/home/IC/Projects/System/RTL/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Projects/System/RTL/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format $file_format bit_synchronizer.v
Loading verilog file '/home/IC/Projects/System/RTL/bit_synchronizer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/bit_synchronizer.v

Inferred memory devices in process
	in routine bit_synchronizer line 14 in file
		'/home/IC/Projects/System/RTL/bit_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SYNC_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    register_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/bit_synchronizer.db:bit_synchronizer'
Loaded 1 design.
Current design is 'bit_synchronizer'.
bit_synchronizer
read_file -format $file_format CLK_GATE.v
Loading verilog file '/home/IC/Projects/System/RTL/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/RTL/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/RTL/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format $file_format clock_divider.v
Loading verilog file '/home/IC/Projects/System/RTL/clock_divider.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/clock_divider.v

Inferred memory devices in process
	in routine clock_divider line 14 in file
		'/home/IC/Projects/System/RTL/clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/clock_divider.db:clock_divider'
Loaded 1 design.
Current design is 'clock_divider'.
clock_divider
read_file -format $file_format CONFIG_MACROS_Rx.v
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
read_file -format $file_format CONFIG_MACROS_SYS.v
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_SYS.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CONFIG_MACROS_SYS.v
No designs were read
read_file -format $file_format CONFIG_MACROS_TOP.v
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CONFIG_MACROS_TOP.v
No designs were read
read_file -format $file_format CONFIG_MACROS_Tx.v
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v
No designs were read
read_file -format $file_format CTRL_RX.v
Loading verilog file '/home/IC/Projects/System/RTL/CTRL_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CTRL_RX.v

Statistics for case statements in always block at line 103 in file
	'/home/IC/Projects/System/RTL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    auto/auto     |
|           109            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 221 in file
	'/home/IC/Projects/System/RTL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_RX line 87 in file
		'/home/IC/Projects/System/RTL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 363 in file
		'/home/IC/Projects/System/RTL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   RF_ADDR_REG_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 379 in file
		'/home/IC/Projects/System/RTL/CTRL_RX.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| UART_SEND_RF_DATA_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine CTRL_RX line 395 in file
		'/home/IC/Projects/System/RTL/CTRL_RX.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| UART_SEND_ALU_DATA_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/CTRL_RX.db:CTRL_RX'
Loaded 1 design.
Current design is 'CTRL_RX'.
CTRL_RX
read_file -format $file_format SYS_CTRL.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format $file_format CTRL_TX.v
Loading verilog file '/home/IC/Projects/System/RTL/CTRL_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CTRL_TX.v

Statistics for case statements in always block at line 49 in file
	'/home/IC/Projects/System/RTL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 97 in file
	'/home/IC/Projects/System/RTL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_TX line 33 in file
		'/home/IC/Projects/System/RTL/CTRL_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/CTRL_TX.db:CTRL_TX'
Loaded 1 design.
Current design is 'CTRL_TX'.
CTRL_TX
read_file -format $file_format data_sampling.v
Loading verilog file '/home/IC/Projects/System/RTL/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/data_sampling.v

Inferred memory devices in process
	in routine data_sampling line 11 in file
		'/home/IC/Projects/System/RTL/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format data_synchronizer.v
Loading verilog file '/home/IC/Projects/System/RTL/data_synchronizer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/data_synchronizer.v

Inferred memory devices in process
	in routine data_synchronizer line 14 in file
		'/home/IC/Projects/System/RTL/data_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ff_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_synchronizer line 20 in file
		'/home/IC/Projects/System/RTL/data_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_synchronizer line 26 in file
		'/home/IC/Projects/System/RTL/data_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/data_synchronizer.db:data_synchronizer'
Loaded 1 design.
Current design is 'data_synchronizer'.
data_synchronizer
read_file -format $file_format deserializer.v
Loading verilog file '/home/IC/Projects/System/RTL/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/deserializer.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v

Inferred memory devices in process
	in routine deserializer line 13 in file
		'/home/IC/Projects/System/RTL/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format edge_bit_counter.v
Loading verilog file '/home/IC/Projects/System/RTL/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 11 in file
		'/home/IC/Projects/System/RTL/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format FSM.v
Loading verilog file '/home/IC/Projects/System/RTL/FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/FSM.v

Statistics for case statements in always block at line 56 in file
	'/home/IC/Projects/System/RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 104 in file
	'/home/IC/Projects/System/RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           116            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine FSM line 45 in file
		'/home/IC/Projects/System/RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/FSM.db:FSM'
Loaded 1 design.
Current design is 'FSM'.
FSM
read_file -format $file_format mux.v
Loading verilog file '/home/IC/Projects/System/RTL/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/mux.v

Statistics for case statements in always block at line 6 in file
	'/home/IC/Projects/System/RTL/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/mux.db:mux'
Loaded 1 design.
Current design is 'mux'.
mux
read_file -format $file_format parity_calc.v
Loading verilog file '/home/IC/Projects/System/RTL/parity_calc.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/parity_calc.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v

Inferred memory devices in process
	in routine parity_calc line 11 in file
		'/home/IC/Projects/System/RTL/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/parity_calc.db:parity_calc'
Loaded 1 design.
Current design is 'parity_calc'.
parity_calc
read_file -format $file_format parity_check.v
Loading verilog file '/home/IC/Projects/System/RTL/parity_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/parity_check.v

Inferred memory devices in process
	in routine parity_check line 13 in file
		'/home/IC/Projects/System/RTL/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/parity_check.db:parity_check'
Loaded 1 design.
Current design is 'parity_check'.
parity_check
read_file -format $file_format RegFile.v
Loading verilog file '/home/IC/Projects/System/RTL/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RegFile.v

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Projects/System/RTL/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format $file_format RST_synchronizer.v
Loading verilog file '/home/IC/Projects/System/RTL/RST_synchronizer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RST_synchronizer.v

Inferred memory devices in process
	in routine RST_synchronizer line 11 in file
		'/home/IC/Projects/System/RTL/RST_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ff_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/RST_synchronizer.db:RST_synchronizer'
Loaded 1 design.
Current design is 'RST_synchronizer'.
RST_synchronizer
read_file -format $file_format Serializer.v
Loading verilog file '/home/IC/Projects/System/RTL/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Serializer.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v

Inferred memory devices in process
	in routine Serializer line 16 in file
		'/home/IC/Projects/System/RTL/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     INT_REG_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 25 in file
		'/home/IC/Projects/System/RTL/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format $file_format stop_check.v
Loading verilog file '/home/IC/Projects/System/RTL/stop_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/stop_check.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/stop_check.db:stop_check'
Loaded 1 design.
Current design is 'stop_check'.
stop_check
read_file -format $file_format strt_check.v
Loading verilog file '/home/IC/Projects/System/RTL/strt_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/strt_check.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/strt_check.db:strt_check'
Loaded 1 design.
Current design is 'strt_check'.
strt_check
read_file -format $file_format system_top.v
Loading verilog file '/home/IC/Projects/System/RTL/system_top.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_SYS.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/system_top.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_SYS.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/system_top.db:system_top'
Loaded 1 design.
Current design is 'system_top'.
system_top
read_file -format $file_format Tx_FSM.v
Loading verilog file '/home/IC/Projects/System/RTL/Tx_FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Tx_FSM.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v

Statistics for case statements in always block at line 52 in file
	'/home/IC/Projects/System/RTL/Tx_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 98 in file
	'/home/IC/Projects/System/RTL/Tx_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Tx_FSM line 41 in file
		'/home/IC/Projects/System/RTL/Tx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PS_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Tx_FSM line 117 in file
		'/home/IC/Projects/System/RTL/Tx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Tx_FSM.db:Tx_FSM'
Loaded 1 design.
Current design is 'Tx_FSM'.
Tx_FSM
read_file -format $file_format UART_Rx.v
Loading verilog file '/home/IC/Projects/System/RTL/UART_Rx.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_Rx.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART_Rx.db:UART_Rx'
Loaded 1 design.
Current design is 'UART_Rx'.
UART_Rx
read_file -format $file_format UART_TOP.v
Loading verilog file '/home/IC/Projects/System/RTL/UART_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_TOP.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_TOP.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART_TOP.db:UART_TOP'
Loaded 1 design.
Current design is 'UART_TOP'.
UART_TOP
read_file -format $file_format UART_TX.v
Loading verilog file '/home/IC/Projects/System/RTL/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_TX.v
Opening include file /home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'system_top'.
{system_top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'system_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (25 designs)              /home/IC/Projects/System/RTL/system_top.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep  2 02:36:05 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      1

Cells                                                              17
    Cells do not drive (LINT-1)                                    17

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C70' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C62' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C114' does not drive any nets. (LINT-1)
Warning: In design 'system_top', net 'SYNC_TX_busy' driven by pin 'U0_bit_synchronizer/SYNC[0]' has no loads. (LINT-2)
Warning: In design 'system_top', net 'REG3_div[5]' driven by pin 'UO_RegFile/REG3[5]' has no loads. (LINT-2)
Warning: In design 'system_top', net 'REG3_div[6]' driven by pin 'UO_RegFile/REG3[6]' has no loads. (LINT-2)
Warning: In design 'system_top', net 'REG3_div[7]' driven by pin 'UO_RegFile/REG3[7]' has no loads. (LINT-2)
Warning: In design 'system_top', net 'REG2_UART_convig[7]' driven by pin 'UO_RegFile/REG2[7]' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', output port 'data_samp_en' is connected directly to output port 'counter_en'. (LINT-31)
Warning: In design 'CTRL_RX', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design system_top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'bit_synchronizer'
  Processing 'RST_synchronizer_0'
  Processing 'data_synchronizer_0'
  Processing 'CLK_GATE'
  Processing 'clock_divider'
  Processing 'stop_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'data_sampling'
  Processing 'FSM'
  Processing 'UART_Rx'
  Processing 'parity_calc'
  Processing 'Serializer'
  Processing 'mux'
  Processing 'Tx_FSM'
  Processing 'UART_TX'
  Processing 'UART_TOP'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'CTRL_TX'
  Processing 'CTRL_RX'
  Processing 'SYS_CTRL'
  Processing 'system_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'clock_divider_DW01_cmp2_0'
  Processing 'clock_divider_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'FSM_DW01_cmp2_0'
  Processing 'FSM_DW01_add_0'
  Processing 'FSM_DW01_cmp6_0'
  Processing 'FSM_DW01_dec_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'
  Processing 'clock_divider_DW01_inc_0'
  Processing 'clock_divider_DW02_mult_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   36135.3      0.00       0.0       1.6                          
    0:00:05   36135.3      0.00       0.0       1.6                          
    0:00:05   36135.3      0.00       0.0       1.6                          
    0:00:05   36135.3      0.00       0.0       1.6                          
    0:00:05   36135.3      0.00       0.0       1.6                          
    0:00:06   18245.9      0.00       0.0       1.2                          
    0:00:06   18193.0      0.00       0.0       1.2                          
    0:00:06   18193.0      0.00       0.0       1.2                          
    0:00:06   18193.0      0.00       0.0       1.2                          
    0:00:06   18155.3      0.00       0.0       1.2                          
    0:00:06   18155.3      0.00       0.0       1.2                          
    0:00:06   18115.3      0.00       0.0       0.0                          
    0:00:06   18115.3      0.00       0.0       0.0                          
    0:00:06   18115.3      0.00       0.0       0.0                          
    0:00:06   18115.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   18115.3      0.00       0.0       0.0                          
    0:00:06   18115.3      0.00       0.0       0.0                          
    0:00:06   18112.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   18112.9      0.00       0.0       0.0                          
    0:00:06   18112.9      0.00       0.0       0.0                          
    0:00:06   18028.2      0.00       0.0       0.0                          
    0:00:06   18010.6      0.00       0.0       0.0                          
    0:00:06   17990.6      0.00       0.0       0.0                          
    0:00:06   17983.5      0.00       0.0       0.0                          
    0:00:06   17980.0      0.00       0.0       0.0                          
    0:00:06   17980.0      0.00       0.0       0.0                          
    0:00:06   17980.0      0.00       0.0       0.0                          
    0:00:06   17967.0      0.00       0.0       0.0                          
    0:00:06   17967.0      0.00       0.0       0.0                          
    0:00:06   17967.0      0.00       0.0       0.0                          
    0:00:06   17967.0      0.00       0.0       0.0                          
    0:00:06   17967.0      0.00       0.0       0.0                          
    0:00:06   17967.0      0.00       0.0       0.0                          
    0:00:06   17974.1      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/system_top.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module system_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/system_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module system_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/Synthesis/sdf/system_top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
275
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
3
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 287 Mbytes.
Memory usage for this session 287 Mbytes.
CPU usage for this session 10 seconds ( 0.00 hours ).

Thank you...
