
JointControlKathana.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3c8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800a598  0800a598  0001a598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa68  0800aa68  00020248  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa68  0800aa68  0001aa68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa70  0800aa70  00020248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa70  0800aa70  0001aa70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa74  0800aa74  0001aa74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  0800aa78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  20000248  0800acc0  00020248  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  0800acc0  00020610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY
 12 .debug_info   000115cf  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002705  00000000  00000000  00031847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e78  00000000  00000000  00033f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d58  00000000  00000000  00034dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003e10  00000000  00000000  00035b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122cd  00000000  00000000  00039930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d34aa  00000000  00000000  0004bbfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011f0a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050cc  00000000  00000000  0011f0f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000248 	.word	0x20000248
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a580 	.word	0x0800a580

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000024c 	.word	0x2000024c
 800020c:	0800a580 	.word	0x0800a580

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	4b10      	ldr	r3, [pc, #64]	; (8001084 <MX_DMA_Init+0x4c>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	4a0f      	ldr	r2, [pc, #60]	; (8001084 <MX_DMA_Init+0x4c>)
 8001048:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800104c:	6313      	str	r3, [r2, #48]	; 0x30
 800104e:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <MX_DMA_Init+0x4c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	2010      	movs	r0, #16
 8001060:	f001 fb27 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001064:	2010      	movs	r0, #16
 8001066:	f001 fb40 	bl	80026ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2011      	movs	r0, #17
 8001070:	f001 fb1f 	bl	80026b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001074:	2011      	movs	r0, #17
 8001076:	f001 fb38 	bl	80026ea <HAL_NVIC_EnableIRQ>

}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800

08001088 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08a      	sub	sp, #40	; 0x28
 800108c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	4b38      	ldr	r3, [pc, #224]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	4a37      	ldr	r2, [pc, #220]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010a8:	f043 0304 	orr.w	r3, r3, #4
 80010ac:	6313      	str	r3, [r2, #48]	; 0x30
 80010ae:	4b35      	ldr	r3, [pc, #212]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	4b31      	ldr	r3, [pc, #196]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	4a30      	ldr	r2, [pc, #192]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ca:	4b2e      	ldr	r3, [pc, #184]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	4b2a      	ldr	r3, [pc, #168]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	4a29      	ldr	r2, [pc, #164]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	6313      	str	r3, [r2, #48]	; 0x30
 80010e6:	4b27      	ldr	r3, [pc, #156]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	4b23      	ldr	r3, [pc, #140]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a22      	ldr	r2, [pc, #136]	; (8001184 <MX_GPIO_Init+0xfc>)
 80010fc:	f043 0302 	orr.w	r3, r3, #2
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b20      	ldr	r3, [pc, #128]	; (8001184 <MX_GPIO_Init+0xfc>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Motor4_In2_Pin|Motor1_In2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8001114:	481c      	ldr	r0, [pc, #112]	; (8001188 <MX_GPIO_Init+0x100>)
 8001116:	f002 f813 	bl	8003140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Motor4_In1_Pin|TimeStartOut_Pin|Motor3_In2_Pin|Motor3_In1_Pin
 800111a:	2200      	movs	r2, #0
 800111c:	f240 7131 	movw	r1, #1841	; 0x731
 8001120:	481a      	ldr	r0, [pc, #104]	; (800118c <MX_GPIO_Init+0x104>)
 8001122:	f002 f80d 	bl	8003140 <HAL_GPIO_WritePin>
                          |Motor2_In1_Pin|Motor2_In2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PA10 */
  GPIO_InitStruct.Pin = Motor4_In2_Pin|Motor1_In2_Pin|GPIO_PIN_10;
 8001126:	f44f 63c2 	mov.w	r3, #1552	; 0x610
 800112a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4619      	mov	r1, r3
 800113e:	4812      	ldr	r0, [pc, #72]	; (8001188 <MX_GPIO_Init+0x100>)
 8001140:	f001 fe6a 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = Motor4_In1_Pin|TimeStartOut_Pin|Motor3_In2_Pin|Motor3_In1_Pin
 8001144:	f240 7331 	movw	r3, #1841	; 0x731
 8001148:	617b      	str	r3, [r7, #20]
                          |Motor2_In1_Pin|Motor2_In2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	480b      	ldr	r0, [pc, #44]	; (800118c <MX_GPIO_Init+0x104>)
 800115e:	f001 fe5b 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TimeStart_Pin;
 8001162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001168:	2300      	movs	r3, #0
 800116a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TimeStart_GPIO_Port, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	4804      	ldr	r0, [pc, #16]	; (8001188 <MX_GPIO_Init+0x100>)
 8001178:	f001 fe4e 	bl	8002e18 <HAL_GPIO_Init>

}
 800117c:	bf00      	nop
 800117e:	3728      	adds	r7, #40	; 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800
 8001188:	40020000 	.word	0x40020000
 800118c:	40020400 	.word	0x40020400

08001190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001196:	f001 f91b 	bl	80023d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119a:	f000 f8c7 	bl	800132c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119e:	f7ff ff73 	bl	8001088 <MX_GPIO_Init>
  MX_DMA_Init();
 80011a2:	f7ff ff49 	bl	8001038 <MX_DMA_Init>
  MX_TIM2_Init();
 80011a6:	f000 fb23 	bl	80017f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011aa:	f000 fb75 	bl	8001898 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011ae:	f000 fbc7 	bl	8001940 <MX_TIM4_Init>
  MX_TIM5_Init();
 80011b2:	f000 fc19 	bl	80019e8 <MX_TIM5_Init>
  MX_TIM12_Init();
 80011b6:	f000 fc8f 	bl	8001ad8 <MX_TIM12_Init>
  MX_TIM10_Init();
 80011ba:	f000 fc69 	bl	8001a90 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80011be:	f000 ff9d 	bl	80020fc <MX_USART2_UART_Init>
  MX_TIM13_Init();
 80011c2:	f000 fcdd 	bl	8001b80 <MX_TIM13_Init>
  MX_TIM14_Init();
 80011c6:	f000 fd29 	bl	8001c1c <MX_TIM14_Init>
  MX_USART3_UART_Init();
 80011ca:	f000 ffc1 	bl	8002150 <MX_USART3_UART_Init>
//  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // PWM Motor 3
//	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // PWM Motor 4

//	__MOTOR_INIT_ENCODER(&motor1);
//	__MOTOR_INIT_ENCODER(&motor2);
	__MOTOR_INIT_ENCODER(&motor3);
 80011ce:	4b4e      	ldr	r3, [pc, #312]	; (8001308 <main+0x178>)
 80011d0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80011d4:	4b4c      	ldr	r3, [pc, #304]	; (8001308 <main+0x178>)
 80011d6:	805a      	strh	r2, [r3, #2]
 80011d8:	4b4b      	ldr	r3, [pc, #300]	; (8001308 <main+0x178>)
 80011da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011de:	461a      	mov	r2, r3
 80011e0:	4b49      	ldr	r3, [pc, #292]	; (8001308 <main+0x178>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	fb03 f202 	mul.w	r2, r3, r2
 80011ea:	4b47      	ldr	r3, [pc, #284]	; (8001308 <main+0x178>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	4947      	ldr	r1, [pc, #284]	; (800130c <main+0x17c>)
 80011f0:	fba1 1202 	umull	r1, r2, r1, r2
 80011f4:	0952      	lsrs	r2, r2, #5
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	4b43      	ldr	r3, [pc, #268]	; (8001308 <main+0x178>)
 80011fa:	6a1b      	ldr	r3, [r3, #32]
 80011fc:	4a42      	ldr	r2, [pc, #264]	; (8001308 <main+0x178>)
 80011fe:	8d11      	ldrh	r1, [r2, #40]	; 0x28
 8001200:	2200      	movs	r2, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f001 ff9c 	bl	8003140 <HAL_GPIO_WritePin>
 8001208:	4b3f      	ldr	r3, [pc, #252]	; (8001308 <main+0x178>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	4a3e      	ldr	r2, [pc, #248]	; (8001308 <main+0x178>)
 800120e:	8d51      	ldrh	r1, [r2, #42]	; 0x2a
 8001210:	2201      	movs	r2, #1
 8001212:	4618      	mov	r0, r3
 8001214:	f001 ff94 	bl	8003140 <HAL_GPIO_WritePin>
 8001218:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800121c:	f001 f94a 	bl	80024b4 <HAL_Delay>
 8001220:	4b39      	ldr	r3, [pc, #228]	; (8001308 <main+0x178>)
 8001222:	2200      	movs	r2, #0
 8001224:	81da      	strh	r2, [r3, #14]
 8001226:	4b38      	ldr	r3, [pc, #224]	; (8001308 <main+0x178>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	4b36      	ldr	r3, [pc, #216]	; (8001308 <main+0x178>)
 800122e:	2200      	movs	r2, #0
 8001230:	805a      	strh	r2, [r3, #2]
 8001232:	4b35      	ldr	r3, [pc, #212]	; (8001308 <main+0x178>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	4b33      	ldr	r3, [pc, #204]	; (8001308 <main+0x178>)
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	4a32      	ldr	r2, [pc, #200]	; (8001308 <main+0x178>)
 8001240:	8d11      	ldrh	r1, [r2, #40]	; 0x28
 8001242:	2200      	movs	r2, #0
 8001244:	4618      	mov	r0, r3
 8001246:	f001 ff7b 	bl	8003140 <HAL_GPIO_WritePin>
 800124a:	4b2f      	ldr	r3, [pc, #188]	; (8001308 <main+0x178>)
 800124c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124e:	4a2e      	ldr	r2, [pc, #184]	; (8001308 <main+0x178>)
 8001250:	8d51      	ldrh	r1, [r2, #42]	; 0x2a
 8001252:	2200      	movs	r2, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f001 ff73 	bl	8003140 <HAL_GPIO_WritePin>
 800125a:	4b2b      	ldr	r3, [pc, #172]	; (8001308 <main+0x178>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	213c      	movs	r1, #60	; 0x3c
 8001260:	4618      	mov	r0, r3
 8001262:	f002 ff2c 	bl	80040be <HAL_TIM_Encoder_Start_IT>
 8001266:	4b28      	ldr	r3, [pc, #160]	; (8001308 <main+0x178>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2200      	movs	r2, #0
 800126e:	625a      	str	r2, [r3, #36]	; 0x24
//	__MOTOR_INIT_ENCODER(&motor4);

	HAL_TIM_Base_Start_IT(&htim10);
 8001270:	4827      	ldr	r0, [pc, #156]	; (8001310 <main+0x180>)
 8001272:	f002 fd31 	bl	8003cd8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001276:	213c      	movs	r1, #60	; 0x3c
 8001278:	4826      	ldr	r0, [pc, #152]	; (8001314 <main+0x184>)
 800127a:	f002 fe92 	bl	8003fa2 <HAL_TIM_Encoder_Start>
//	__MOTOR_SETDC(&motor2, dc);
//	__MOTOR_SETDC(&motor3, dc);
//	__MOTOR_SETDC(&motor4, dc);

//	start_time = HAL_GetTick();
	uint32_t tickstart = HAL_GetTick();
 800127e:	f001 f90d 	bl	800249c <HAL_GetTick>
 8001282:	6038      	str	r0, [r7, #0]
	uint32_t wait = 10000;
 8001284:	f242 7310 	movw	r3, #10000	; 0x2710
 8001288:	607b      	str	r3, [r7, #4]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001290:	d013      	beq.n	80012ba <main+0x12a>
	{
		wait += (uint32_t)(uwTickFreq);
 8001292:	4b21      	ldr	r3, [pc, #132]	; (8001318 <main+0x188>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4413      	add	r3, r2
 800129c:	607b      	str	r3, [r7, #4]
	}

	while((HAL_GetTick() - tickstart) < wait)
 800129e:	e00c      	b.n	80012ba <main+0x12a>
	{
		TxUart[0] = 0;
 80012a0:	4b1e      	ldr	r3, [pc, #120]	; (800131c <main+0x18c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
		TxUart[1] = 1;
 80012a6:	4b1d      	ldr	r3, [pc, #116]	; (800131c <main+0x18c>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	705a      	strb	r2, [r3, #1]
		HAL_UART_Transmit(&huart3, TxUart, sizeof(TxUart), HAL_MAX_DELAY);
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	2202      	movs	r2, #2
 80012b2:	491a      	ldr	r1, [pc, #104]	; (800131c <main+0x18c>)
 80012b4:	481a      	ldr	r0, [pc, #104]	; (8001320 <main+0x190>)
 80012b6:	f003 fcf6 	bl	8004ca6 <HAL_UART_Transmit>
	while((HAL_GetTick() - tickstart) < wait)
 80012ba:	f001 f8ef 	bl	800249c <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d8ea      	bhi.n	80012a0 <main+0x110>

		/* SEND INFO TO PYTHON (LASCIARE DECOMMENTATA SOLO UNA DELLE SEGUENTI LINEE DI CODICE)*/

		//sprintf(message,"%d %f %f %d\r\n",motor2.dir,motor1.duty_cycle,motor2.angular_position,HAL_GetTick()-start_time);
		//sprintf(message,"%d %f %f %d\r\n",motor2.dir,motor2.duty_cycle,motor2.angular_position,HAL_GetTick()-start_time);
		  sprintf(message,"%d",motor3.angular_position);
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <main+0x178>)
 80012cc:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4914      	ldr	r1, [pc, #80]	; (8001324 <main+0x194>)
 80012d4:	4814      	ldr	r0, [pc, #80]	; (8001328 <main+0x198>)
 80012d6:	f005 fb5f 	bl	8006998 <siprintf>
		  TxUart[0] = (motor3.angular_position >> 8) & 0xFF;
 80012da:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <main+0x178>)
 80012dc:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012e0:	121b      	asrs	r3, r3, #8
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4b0d      	ldr	r3, [pc, #52]	; (800131c <main+0x18c>)
 80012e8:	701a      	strb	r2, [r3, #0]
		  TxUart[1] = motor3.angular_position & 0xFF;
 80012ea:	4b07      	ldr	r3, [pc, #28]	; (8001308 <main+0x178>)
 80012ec:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4b0a      	ldr	r3, [pc, #40]	; (800131c <main+0x18c>)
 80012f4:	705a      	strb	r2, [r3, #1]
		//sprintf(message,"%d %f %f %d\r\n",motor4.dir,motor4.duty_cycle,motor4.angular_position,HAL_GetTick()-start_time);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_UART_Transmit(&huart3, TxUart, sizeof(TxUart), HAL_MAX_DELAY);
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
 80012fa:	2202      	movs	r2, #2
 80012fc:	4907      	ldr	r1, [pc, #28]	; (800131c <main+0x18c>)
 80012fe:	4808      	ldr	r0, [pc, #32]	; (8001320 <main+0x190>)
 8001300:	f003 fcd1 	bl	8004ca6 <HAL_UART_Transmit>
		  sprintf(message,"%d",motor3.angular_position);
 8001304:	e7e1      	b.n	80012ca <main+0x13a>
 8001306:	bf00      	nop
 8001308:	20000000 	.word	0x20000000
 800130c:	51eb851f 	.word	0x51eb851f
 8001310:	20000394 	.word	0x20000394
 8001314:	20000274 	.word	0x20000274
 8001318:	20000070 	.word	0x20000070
 800131c:	20000268 	.word	0x20000268
 8001320:	200004f8 	.word	0x200004f8
 8001324:	0800a598 	.word	0x0800a598
 8001328:	20000264 	.word	0x20000264

0800132c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b094      	sub	sp, #80	; 0x50
 8001330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001332:	f107 031c 	add.w	r3, r7, #28
 8001336:	2234      	movs	r2, #52	; 0x34
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f004 fca4 	bl	8005c88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001340:	f107 0308 	add.w	r3, r7, #8
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	4b23      	ldr	r3, [pc, #140]	; (80013e4 <SystemClock_Config+0xb8>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001358:	4a22      	ldr	r2, [pc, #136]	; (80013e4 <SystemClock_Config+0xb8>)
 800135a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800135e:	6413      	str	r3, [r2, #64]	; 0x40
 8001360:	4b20      	ldr	r3, [pc, #128]	; (80013e4 <SystemClock_Config+0xb8>)
 8001362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800136c:	2300      	movs	r3, #0
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <SystemClock_Config+0xbc>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001378:	4a1b      	ldr	r2, [pc, #108]	; (80013e8 <SystemClock_Config+0xbc>)
 800137a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <SystemClock_Config+0xbc>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001388:	603b      	str	r3, [r7, #0]
 800138a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138c:	2302      	movs	r3, #2
 800138e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001390:	2301      	movs	r3, #1
 8001392:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001394:	2310      	movs	r3, #16
 8001396:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001398:	2300      	movs	r3, #0
 800139a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	4618      	mov	r0, r3
 80013a2:	f002 f9ab 	bl	80036fc <HAL_RCC_OscConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80013ac:	f000 f866 	bl	800147c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b0:	230f      	movs	r3, #15
 80013b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f001 fed2 	bl	8003174 <HAL_RCC_ClockConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013d6:	f000 f851 	bl	800147c <Error_Handler>
  }
}
 80013da:	bf00      	nop
 80013dc:	3750      	adds	r7, #80	; 0x50
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40007000 	.word	0x40007000

080013ec <HAL_TIM_IC_CaptureCallback>:

uint32_t counter = 0;
int32_t count = 0;
int16_t position = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	/*QUI VENGONO GESTITE LE LETTURE DALL'ENCODER*/

	if(htim->Instance == TIM3){
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a1c      	ldr	r2, [pc, #112]	; (800146c <HAL_TIM_IC_CaptureCallback+0x80>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d030      	beq.n	8001460 <HAL_TIM_IC_CaptureCallback+0x74>
		/*Encoder Motor 1*/
//		motor1.cnt_tick = (int32_t)__HAL_TIM_GET_COUNTER(htim);
//		__MOTOR_ESTIMATE_ANGULAR_POSITION(&motor1);

	}	else if(htim->Instance == TIM2){
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001406:	d113      	bne.n	8001430 <HAL_TIM_IC_CaptureCallback+0x44>
		/*Encoder Motor 3 */
		motor3.cnt_tick = (int32_t)__HAL_TIM_GET_COUNTER(htim);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140e:	461a      	mov	r2, r3
 8001410:	4b17      	ldr	r3, [pc, #92]	; (8001470 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001412:	609a      	str	r2, [r3, #8]
		__MOTOR_ESTIMATE_ANGULAR_POSITION(&motor3);
 8001414:	4b16      	ldr	r3, [pc, #88]	; (8001470 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	4a15      	ldr	r2, [pc, #84]	; (8001470 <HAL_TIM_IC_CaptureCallback+0x84>)
 800141a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800141c:	fb03 f202 	mul.w	r2, r3, r2
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001424:	fb92 f3f3 	sdiv	r3, r2, r3
 8001428:	b21a      	sxth	r2, r3
 800142a:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_TIM_IC_CaptureCallback+0x84>)
 800142c:	81da      	strh	r2, [r3, #14]
	}	else if(htim->Instance == TIM5){
		/*Encoder Motor 2*/
//		motor2.cnt_tick = (int32_t)__HAL_TIM_GET_COUNTER(htim);
//		__MOTOR_ESTIMATE_ANGULAR_POSITION(&motor2);
	}
}
 800142e:	e017      	b.n	8001460 <HAL_TIM_IC_CaptureCallback+0x74>
	}	else if(htim->Instance == TIM4){
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0f      	ldr	r2, [pc, #60]	; (8001474 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d112      	bne.n	8001460 <HAL_TIM_IC_CaptureCallback+0x74>
		motor4.cnt_tick = (int32_t)__HAL_TIM_GET_COUNTER(htim);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001440:	461a      	mov	r2, r3
 8001442:	4b0d      	ldr	r3, [pc, #52]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001444:	609a      	str	r2, [r3, #8]
		__MOTOR_ESTIMATE_ANGULAR_POSITION(&motor4);
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800144c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800144e:	fb03 f202 	mul.w	r2, r3, r2
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	fb92 f3f3 	sdiv	r3, r2, r3
 800145a:	b21a      	sxth	r2, r3
 800145c:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800145e:	81da      	strh	r2, [r3, #14]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	40000400 	.word	0x40000400
 8001470:	20000000 	.word	0x20000000
 8001474:	40000800 	.word	0x40000800
 8001478:	20000034 	.word	0x20000034

0800147c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001480:	b672      	cpsid	i
}
 8001482:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001484:	e7fe      	b.n	8001484 <Error_Handler+0x8>
	...

08001488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <HAL_MspInit+0x4c>)
 8001494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001496:	4a0f      	ldr	r2, [pc, #60]	; (80014d4 <HAL_MspInit+0x4c>)
 8001498:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800149c:	6453      	str	r3, [r2, #68]	; 0x44
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <HAL_MspInit+0x4c>)
 80014a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <HAL_MspInit+0x4c>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	4a08      	ldr	r2, [pc, #32]	; (80014d4 <HAL_MspInit+0x4c>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <HAL_MspInit+0x4c>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	603b      	str	r3, [r7, #0]
 80014c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40023800 	.word	0x40023800

080014d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <NMI_Handler+0x4>

080014de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <HardFault_Handler+0x4>

080014e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <MemManage_Handler+0x4>

080014ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ee:	e7fe      	b.n	80014ee <BusFault_Handler+0x4>

080014f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <UsageFault_Handler+0x4>

080014f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	indx++;
 8001524:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <SysTick_Handler+0x74>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	4a1a      	ldr	r2, [pc, #104]	; (8001594 <SysTick_Handler+0x74>)
 800152c:	6013      	str	r3, [r2, #0]
	if(indx == 500){
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <SysTick_Handler+0x74>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001536:	d128      	bne.n	800158a <SysTick_Handler+0x6a>
//		__MOTOR_SPEED_EVAL(&motor1);
//		__MOTOR_SPEED_EVAL(&motor2);
		__MOTOR_SPEED_EVAL(&motor3);
 8001538:	4b17      	ldr	r3, [pc, #92]	; (8001598 <SysTick_Handler+0x78>)
 800153a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800153e:	461a      	mov	r2, r3
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <SysTick_Handler+0x78>)
 8001542:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	b29b      	uxth	r3, r3
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	b29b      	uxth	r3, r3
 800154e:	b21a      	sxth	r2, r3
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <SysTick_Handler+0x78>)
 8001552:	825a      	strh	r2, [r3, #18]
 8001554:	4b10      	ldr	r3, [pc, #64]	; (8001598 <SysTick_Handler+0x78>)
 8001556:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800155a:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <SysTick_Handler+0x78>)
 800155c:	821a      	strh	r2, [r3, #16]
		__MOTOR_SPEED_EVAL(&motor4);
 800155e:	4b0f      	ldr	r3, [pc, #60]	; (800159c <SysTick_Handler+0x7c>)
 8001560:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001564:	461a      	mov	r2, r3
 8001566:	4b0d      	ldr	r3, [pc, #52]	; (800159c <SysTick_Handler+0x7c>)
 8001568:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	b29b      	uxth	r3, r3
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	b29b      	uxth	r3, r3
 8001574:	b21a      	sxth	r2, r3
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <SysTick_Handler+0x7c>)
 8001578:	825a      	strh	r2, [r3, #18]
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <SysTick_Handler+0x7c>)
 800157c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <SysTick_Handler+0x7c>)
 8001582:	821a      	strh	r2, [r3, #16]
		indx = 0;
 8001584:	4b03      	ldr	r3, [pc, #12]	; (8001594 <SysTick_Handler+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800158a:	f000 ff73 	bl	8002474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000026c 	.word	0x2000026c
 8001598:	20000000 	.word	0x20000000
 800159c:	20000034 	.word	0x20000034

080015a0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80015a4:	4802      	ldr	r0, [pc, #8]	; (80015b0 <DMA1_Stream5_IRQHandler+0x10>)
 80015a6:	f001 f9fb 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	2000053c 	.word	0x2000053c

080015b4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80015b8:	4802      	ldr	r0, [pc, #8]	; (80015c4 <DMA1_Stream6_IRQHandler+0x10>)
 80015ba:	f001 f9f1 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	2000059c 	.word	0x2000059c

080015c8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80015cc:	4802      	ldr	r0, [pc, #8]	; (80015d8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80015ce:	f002 fe24 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000394 	.word	0x20000394

080015dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <TIM2_IRQHandler+0x10>)
 80015e2:	f002 fe1a 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000274 	.word	0x20000274

080015f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015f4:	4802      	ldr	r0, [pc, #8]	; (8001600 <TIM3_IRQHandler+0x10>)
 80015f6:	f002 fe10 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200002bc 	.word	0x200002bc

08001604 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <TIM4_IRQHandler+0x10>)
 800160a:	f002 fe06 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000304 	.word	0x20000304

08001618 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <USART2_IRQHandler+0x10>)
 800161e:	f003 fbd5 	bl	8004dcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200004b4 	.word	0x200004b4

0800162c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <TIM5_IRQHandler+0x10>)
 8001632:	f002 fdf2 	bl	800421a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	2000034c 	.word	0x2000034c

08001640 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return 1;
 8001644:	2301      	movs	r3, #1
}
 8001646:	4618      	mov	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <_kill>:

int _kill(int pid, int sig)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800165a:	f004 faeb 	bl	8005c34 <__errno>
 800165e:	4603      	mov	r3, r0
 8001660:	2216      	movs	r2, #22
 8001662:	601a      	str	r2, [r3, #0]
  return -1;
 8001664:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <_exit>:

void _exit (int status)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001678:	f04f 31ff 	mov.w	r1, #4294967295
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ffe7 	bl	8001650 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001682:	e7fe      	b.n	8001682 <_exit+0x12>

08001684 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	e00a      	b.n	80016ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001696:	f3af 8000 	nop.w
 800169a:	4601      	mov	r1, r0
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	1c5a      	adds	r2, r3, #1
 80016a0:	60ba      	str	r2, [r7, #8]
 80016a2:	b2ca      	uxtb	r2, r1
 80016a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697a      	ldr	r2, [r7, #20]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	dbf0      	blt.n	8001696 <_read+0x12>
  }

  return len;
 80016b4:	687b      	ldr	r3, [r7, #4]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b086      	sub	sp, #24
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	60f8      	str	r0, [r7, #12]
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ca:	2300      	movs	r3, #0
 80016cc:	617b      	str	r3, [r7, #20]
 80016ce:	e009      	b.n	80016e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	60ba      	str	r2, [r7, #8]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	3301      	adds	r3, #1
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697a      	ldr	r2, [r7, #20]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	dbf1      	blt.n	80016d0 <_write+0x12>
  }
  return len;
 80016ec:	687b      	ldr	r3, [r7, #4]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <_close>:

int _close(int file)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001702:	4618      	mov	r0, r3
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800171e:	605a      	str	r2, [r3, #4]
  return 0;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <_isatty>:

int _isatty(int file)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001736:	2301      	movs	r3, #1
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001768:	4a14      	ldr	r2, [pc, #80]	; (80017bc <_sbrk+0x5c>)
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <_sbrk+0x60>)
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001774:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <_sbrk+0x64>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <_sbrk+0x64>)
 800177e:	4a12      	ldr	r2, [pc, #72]	; (80017c8 <_sbrk+0x68>)
 8001780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	429a      	cmp	r2, r3
 800178e:	d207      	bcs.n	80017a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001790:	f004 fa50 	bl	8005c34 <__errno>
 8001794:	4603      	mov	r3, r0
 8001796:	220c      	movs	r2, #12
 8001798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	e009      	b.n	80017b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <_sbrk+0x64>)
 80017b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b2:	68fb      	ldr	r3, [r7, #12]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20020000 	.word	0x20020000
 80017c0:	00000400 	.word	0x00000400
 80017c4:	20000270 	.word	0x20000270
 80017c8:	20000610 	.word	0x20000610

080017cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <SystemInit+0x20>)
 80017d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017d6:	4a05      	ldr	r2, [pc, #20]	; (80017ec <SystemInit+0x20>)
 80017d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	2224      	movs	r2, #36	; 0x24
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f004 fa42 	bl	8005c88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800180c:	4b21      	ldr	r3, [pc, #132]	; (8001894 <MX_TIM2_Init+0xa4>)
 800180e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001812:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001814:	4b1f      	ldr	r3, [pc, #124]	; (8001894 <MX_TIM2_Init+0xa4>)
 8001816:	2200      	movs	r2, #0
 8001818:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181a:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <MX_TIM2_Init+0xa4>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001820:	4b1c      	ldr	r3, [pc, #112]	; (8001894 <MX_TIM2_Init+0xa4>)
 8001822:	f04f 32ff 	mov.w	r2, #4294967295
 8001826:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001828:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <MX_TIM2_Init+0xa4>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182e:	4b19      	ldr	r3, [pc, #100]	; (8001894 <MX_TIM2_Init+0xa4>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001834:	2303      	movs	r3, #3
 8001836:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001838:	2300      	movs	r3, #0
 800183a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800183c:	2301      	movs	r3, #1
 800183e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001840:	2300      	movs	r3, #0
 8001842:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001848:	2300      	movs	r3, #0
 800184a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800184c:	2301      	movs	r3, #1
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	4619      	mov	r1, r3
 800185e:	480d      	ldr	r0, [pc, #52]	; (8001894 <MX_TIM2_Init+0xa4>)
 8001860:	f002 faf9 	bl	8003e56 <HAL_TIM_Encoder_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800186a:	f7ff fe07 	bl	800147c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186e:	2300      	movs	r3, #0
 8001870:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001876:	1d3b      	adds	r3, r7, #4
 8001878:	4619      	mov	r1, r3
 800187a:	4806      	ldr	r0, [pc, #24]	; (8001894 <MX_TIM2_Init+0xa4>)
 800187c:	f003 f936 	bl	8004aec <HAL_TIMEx_MasterConfigSynchronization>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001886:	f7ff fdf9 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800188a:	bf00      	nop
 800188c:	3730      	adds	r7, #48	; 0x30
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000274 	.word	0x20000274

08001898 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08c      	sub	sp, #48	; 0x30
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800189e:	f107 030c 	add.w	r3, r7, #12
 80018a2:	2224      	movs	r2, #36	; 0x24
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f004 f9ee 	bl	8005c88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018b4:	4b20      	ldr	r3, [pc, #128]	; (8001938 <MX_TIM3_Init+0xa0>)
 80018b6:	4a21      	ldr	r2, [pc, #132]	; (800193c <MX_TIM3_Init+0xa4>)
 80018b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018ba:	4b1f      	ldr	r3, [pc, #124]	; (8001938 <MX_TIM3_Init+0xa0>)
 80018bc:	2200      	movs	r2, #0
 80018be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c0:	4b1d      	ldr	r3, [pc, #116]	; (8001938 <MX_TIM3_Init+0xa0>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018c6:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <MX_TIM3_Init+0xa0>)
 80018c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <MX_TIM3_Init+0xa0>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d4:	4b18      	ldr	r3, [pc, #96]	; (8001938 <MX_TIM3_Init+0xa0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018da:	2303      	movs	r3, #3
 80018dc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018e2:	2301      	movs	r3, #1
 80018e4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018ee:	2300      	movs	r3, #0
 80018f0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018f2:	2301      	movs	r3, #1
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	4619      	mov	r1, r3
 8001904:	480c      	ldr	r0, [pc, #48]	; (8001938 <MX_TIM3_Init+0xa0>)
 8001906:	f002 faa6 	bl	8003e56 <HAL_TIM_Encoder_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001910:	f7ff fdb4 	bl	800147c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4619      	mov	r1, r3
 8001920:	4805      	ldr	r0, [pc, #20]	; (8001938 <MX_TIM3_Init+0xa0>)
 8001922:	f003 f8e3 	bl	8004aec <HAL_TIMEx_MasterConfigSynchronization>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800192c:	f7ff fda6 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	3730      	adds	r7, #48	; 0x30
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	200002bc 	.word	0x200002bc
 800193c:	40000400 	.word	0x40000400

08001940 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08c      	sub	sp, #48	; 0x30
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001946:	f107 030c 	add.w	r3, r7, #12
 800194a:	2224      	movs	r2, #36	; 0x24
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f004 f99a 	bl	8005c88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800195c:	4b20      	ldr	r3, [pc, #128]	; (80019e0 <MX_TIM4_Init+0xa0>)
 800195e:	4a21      	ldr	r2, [pc, #132]	; (80019e4 <MX_TIM4_Init+0xa4>)
 8001960:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001962:	4b1f      	ldr	r3, [pc, #124]	; (80019e0 <MX_TIM4_Init+0xa0>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b1d      	ldr	r3, [pc, #116]	; (80019e0 <MX_TIM4_Init+0xa0>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800196e:	4b1c      	ldr	r3, [pc, #112]	; (80019e0 <MX_TIM4_Init+0xa0>)
 8001970:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001974:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001976:	4b1a      	ldr	r3, [pc, #104]	; (80019e0 <MX_TIM4_Init+0xa0>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197c:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <MX_TIM4_Init+0xa0>)
 800197e:	2200      	movs	r2, #0
 8001980:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001982:	2303      	movs	r3, #3
 8001984:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800198a:	2301      	movs	r3, #1
 800198c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800198e:	2300      	movs	r3, #0
 8001990:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800199a:	2301      	movs	r3, #1
 800199c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80019a2:	2300      	movs	r3, #0
 80019a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	4619      	mov	r1, r3
 80019ac:	480c      	ldr	r0, [pc, #48]	; (80019e0 <MX_TIM4_Init+0xa0>)
 80019ae:	f002 fa52 	bl	8003e56 <HAL_TIM_Encoder_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80019b8:	f7ff fd60 	bl	800147c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	4619      	mov	r1, r3
 80019c8:	4805      	ldr	r0, [pc, #20]	; (80019e0 <MX_TIM4_Init+0xa0>)
 80019ca:	f003 f88f 	bl	8004aec <HAL_TIMEx_MasterConfigSynchronization>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80019d4:	f7ff fd52 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	3730      	adds	r7, #48	; 0x30
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000304 	.word	0x20000304
 80019e4:	40000800 	.word	0x40000800

080019e8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08c      	sub	sp, #48	; 0x30
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	2224      	movs	r2, #36	; 0x24
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f004 f946 	bl	8005c88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a04:	4b20      	ldr	r3, [pc, #128]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a06:	4a21      	ldr	r2, [pc, #132]	; (8001a8c <MX_TIM5_Init+0xa4>)
 8001a08:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a10:	4b1d      	ldr	r3, [pc, #116]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001a16:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a1c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1e:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a24:	4b18      	ldr	r3, [pc, #96]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a32:	2301      	movs	r3, #1
 8001a34:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a42:	2301      	movs	r3, #1
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	4619      	mov	r1, r3
 8001a54:	480c      	ldr	r0, [pc, #48]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a56:	f002 f9fe 	bl	8003e56 <HAL_TIM_Encoder_Init>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001a60:	f7ff fd0c 	bl	800147c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a64:	2300      	movs	r3, #0
 8001a66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4805      	ldr	r0, [pc, #20]	; (8001a88 <MX_TIM5_Init+0xa0>)
 8001a72:	f003 f83b 	bl	8004aec <HAL_TIMEx_MasterConfigSynchronization>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001a7c:	f7ff fcfe 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	3730      	adds	r7, #48	; 0x30
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	2000034c 	.word	0x2000034c
 8001a8c:	40000c00 	.word	0x40000c00

08001a90 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001a94:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001a96:	4a0f      	ldr	r2, [pc, #60]	; (8001ad4 <MX_TIM10_Init+0x44>)
 8001a98:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 10000;
 8001a9a:	4b0d      	ldr	r3, [pc, #52]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001a9c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001aa0:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8000;
 8001aa8:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001aaa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001aae:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab0:	4b07      	ldr	r3, [pc, #28]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001abc:	4804      	ldr	r0, [pc, #16]	; (8001ad0 <MX_TIM10_Init+0x40>)
 8001abe:	f002 f8bb 	bl	8003c38 <HAL_TIM_Base_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001ac8:	f7ff fcd8 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000394 	.word	0x20000394
 8001ad4:	40014400 	.word	0x40014400

08001ad8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b088      	sub	sp, #32
 8001adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
 8001aec:	615a      	str	r2, [r3, #20]
 8001aee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001af0:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001af2:	4a22      	ldr	r2, [pc, #136]	; (8001b7c <MX_TIM12_Init+0xa4>)
 8001af4:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001af6:	4b20      	ldr	r3, [pc, #128]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 639;
 8001b02:	4b1d      	ldr	r3, [pc, #116]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b04:	f240 227f 	movw	r2, #639	; 0x27f
 8001b08:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b10:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001b16:	4818      	ldr	r0, [pc, #96]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b18:	f002 f94e 	bl	8003db8 <HAL_TIM_PWM_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001b22:	f7ff fcab 	bl	800147c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b26:	2360      	movs	r3, #96	; 0x60
 8001b28:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 630;
 8001b2a:	f240 2376 	movw	r3, #630	; 0x276
 8001b2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480e      	ldr	r0, [pc, #56]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b40:	f002 fc74 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 8001b4a:	f7ff fc97 	bl	800147c <Error_Handler>
  }
  sConfigOC.Pulse = 330;
 8001b4e:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 8001b52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2204      	movs	r2, #4
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4807      	ldr	r0, [pc, #28]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b5c:	f002 fc66 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM12_Init+0x92>
  {
    Error_Handler();
 8001b66:	f7ff fc89 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001b6a:	4803      	ldr	r0, [pc, #12]	; (8001b78 <MX_TIM12_Init+0xa0>)
 8001b6c:	f000 fa3e 	bl	8001fec <HAL_TIM_MspPostInit>

}
 8001b70:	bf00      	nop
 8001b72:	3720      	adds	r7, #32
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	200003dc 	.word	0x200003dc
 8001b7c:	40001800 	.word	0x40001800

08001b80 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b86:	1d3b      	adds	r3, r7, #4
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
 8001b94:	615a      	str	r2, [r3, #20]
 8001b96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001b98:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001b9a:	4a1f      	ldr	r2, [pc, #124]	; (8001c18 <MX_TIM13_Init+0x98>)
 8001b9c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001b9e:	4b1d      	ldr	r3, [pc, #116]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 639;
 8001baa:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001bac:	f240 227f 	movw	r2, #639	; 0x27f
 8001bb0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb2:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001bbe:	4815      	ldr	r0, [pc, #84]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001bc0:	f002 f83a 	bl	8003c38 <HAL_TIM_Base_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001bca:	f7ff fc57 	bl	800147c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001bce:	4811      	ldr	r0, [pc, #68]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001bd0:	f002 f8f2 	bl	8003db8 <HAL_TIM_PWM_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001bda:	f7ff fc4f 	bl	800147c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bde:	2360      	movs	r3, #96	; 0x60
 8001be0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 630;
 8001be2:	f240 2376 	movw	r3, #630	; 0x276
 8001be6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4807      	ldr	r0, [pc, #28]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001bf8:	f002 fc18 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8001c02:	f7ff fc3b 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001c06:	4803      	ldr	r0, [pc, #12]	; (8001c14 <MX_TIM13_Init+0x94>)
 8001c08:	f000 f9f0 	bl	8001fec <HAL_TIM_MspPostInit>

}
 8001c0c:	bf00      	nop
 8001c0e:	3720      	adds	r7, #32
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000424 	.word	0x20000424
 8001c18:	40001c00 	.word	0x40001c00

08001c1c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]
 8001c30:	615a      	str	r2, [r3, #20]
 8001c32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001c34:	4b1e      	ldr	r3, [pc, #120]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c36:	4a1f      	ldr	r2, [pc, #124]	; (8001cb4 <MX_TIM14_Init+0x98>)
 8001c38:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c40:	4b1b      	ldr	r3, [pc, #108]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 639;
 8001c46:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c48:	f240 227f 	movw	r2, #639	; 0x27f
 8001c4c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4e:	4b18      	ldr	r3, [pc, #96]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c54:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001c5a:	4815      	ldr	r0, [pc, #84]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c5c:	f001 ffec 	bl	8003c38 <HAL_TIM_Base_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001c66:	f7ff fc09 	bl	800147c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001c6a:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c6c:	f002 f8a4 	bl	8003db8 <HAL_TIM_PWM_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001c76:	f7ff fc01 	bl	800147c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c7a:	2360      	movs	r3, #96	; 0x60
 8001c7c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 630;
 8001c7e:	f240 2376 	movw	r3, #630	; 0x276
 8001c82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	2200      	movs	r2, #0
 8001c90:	4619      	mov	r1, r3
 8001c92:	4807      	ldr	r0, [pc, #28]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001c94:	f002 fbca 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001c9e:	f7ff fbed 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001ca2:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <MX_TIM14_Init+0x94>)
 8001ca4:	f000 f9a2 	bl	8001fec <HAL_TIM_MspPostInit>

}
 8001ca8:	bf00      	nop
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	2000046c 	.word	0x2000046c
 8001cb4:	40002000 	.word	0x40002000

08001cb8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b090      	sub	sp, #64	; 0x40
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd8:	d153      	bne.n	8001d82 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cde:	4b81      	ldr	r3, [pc, #516]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	4a80      	ldr	r2, [pc, #512]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cea:	4b7e      	ldr	r3, [pc, #504]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cfa:	4b7a      	ldr	r3, [pc, #488]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a79      	ldr	r2, [pc, #484]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b77      	ldr	r3, [pc, #476]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
 8001d16:	4b73      	ldr	r3, [pc, #460]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a72      	ldr	r2, [pc, #456]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b70      	ldr	r3, [pc, #448]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	623b      	str	r3, [r7, #32]
 8001d2c:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d34:	2302      	movs	r3, #2
 8001d36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d40:	2301      	movs	r3, #1
 8001d42:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4867      	ldr	r0, [pc, #412]	; (8001ee8 <HAL_TIM_Encoder_MspInit+0x230>)
 8001d4c:	f001 f864 	bl	8002e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d50:	2308      	movs	r3, #8
 8001d52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d60:	2301      	movs	r3, #1
 8001d62:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4860      	ldr	r0, [pc, #384]	; (8001eec <HAL_TIM_Encoder_MspInit+0x234>)
 8001d6c:	f001 f854 	bl	8002e18 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d70:	2200      	movs	r2, #0
 8001d72:	2100      	movs	r1, #0
 8001d74:	201c      	movs	r0, #28
 8001d76:	f000 fc9c 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d7a:	201c      	movs	r0, #28
 8001d7c:	f000 fcb5 	bl	80026ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001d80:	e0ac      	b.n	8001edc <HAL_TIM_Encoder_MspInit+0x224>
  else if(tim_encoderHandle->Instance==TIM3)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a5a      	ldr	r2, [pc, #360]	; (8001ef0 <HAL_TIM_Encoder_MspInit+0x238>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d134      	bne.n	8001df6 <HAL_TIM_Encoder_MspInit+0x13e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61fb      	str	r3, [r7, #28]
 8001d90:	4b54      	ldr	r3, [pc, #336]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	4a53      	ldr	r2, [pc, #332]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d96:	f043 0302 	orr.w	r3, r3, #2
 8001d9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9c:	4b51      	ldr	r3, [pc, #324]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	61fb      	str	r3, [r7, #28]
 8001da6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	4b4d      	ldr	r3, [pc, #308]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	4a4c      	ldr	r2, [pc, #304]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	6313      	str	r3, [r2, #48]	; 0x30
 8001db8:	4b4a      	ldr	r3, [pc, #296]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	61bb      	str	r3, [r7, #24]
 8001dc2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dc4:	23c0      	movs	r3, #192	; 0xc0
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4845      	ldr	r0, [pc, #276]	; (8001ef4 <HAL_TIM_Encoder_MspInit+0x23c>)
 8001de0:	f001 f81a 	bl	8002e18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001de4:	2200      	movs	r2, #0
 8001de6:	2100      	movs	r1, #0
 8001de8:	201d      	movs	r0, #29
 8001dea:	f000 fc62 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001dee:	201d      	movs	r0, #29
 8001df0:	f000 fc7b 	bl	80026ea <HAL_NVIC_EnableIRQ>
}
 8001df4:	e072      	b.n	8001edc <HAL_TIM_Encoder_MspInit+0x224>
  else if(tim_encoderHandle->Instance==TIM4)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a3f      	ldr	r2, [pc, #252]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x240>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d134      	bne.n	8001e6a <HAL_TIM_Encoder_MspInit+0x1b2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	4b37      	ldr	r3, [pc, #220]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e08:	4a36      	ldr	r2, [pc, #216]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e0a:	f043 0304 	orr.w	r3, r3, #4
 8001e0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001e10:	4b34      	ldr	r3, [pc, #208]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	4a2f      	ldr	r2, [pc, #188]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e26:	f043 0302 	orr.w	r3, r3, #2
 8001e2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2c:	4b2d      	ldr	r3, [pc, #180]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e38:	23c0      	movs	r3, #192	; 0xc0
 8001e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e44:	2300      	movs	r3, #0
 8001e46:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e50:	4619      	mov	r1, r3
 8001e52:	4826      	ldr	r0, [pc, #152]	; (8001eec <HAL_TIM_Encoder_MspInit+0x234>)
 8001e54:	f000 ffe0 	bl	8002e18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	201e      	movs	r0, #30
 8001e5e:	f000 fc28 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e62:	201e      	movs	r0, #30
 8001e64:	f000 fc41 	bl	80026ea <HAL_NVIC_EnableIRQ>
}
 8001e68:	e038      	b.n	8001edc <HAL_TIM_Encoder_MspInit+0x224>
  else if(tim_encoderHandle->Instance==TIM5)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a23      	ldr	r2, [pc, #140]	; (8001efc <HAL_TIM_Encoder_MspInit+0x244>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d133      	bne.n	8001edc <HAL_TIM_Encoder_MspInit+0x224>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	4b1a      	ldr	r3, [pc, #104]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	4a19      	ldr	r2, [pc, #100]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e7e:	f043 0308 	orr.w	r3, r3, #8
 8001e82:	6413      	str	r3, [r2, #64]	; 0x40
 8001e84:	4b17      	ldr	r3, [pc, #92]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f003 0308 	and.w	r3, r3, #8
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e98:	4a12      	ldr	r2, [pc, #72]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001e9a:	f043 0301 	orr.w	r3, r3, #1
 8001e9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea0:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <HAL_TIM_Encoder_MspInit+0x22c>)
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eac:	2303      	movs	r3, #3
 8001eae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4808      	ldr	r0, [pc, #32]	; (8001ee8 <HAL_TIM_Encoder_MspInit+0x230>)
 8001ec8:	f000 ffa6 	bl	8002e18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2100      	movs	r1, #0
 8001ed0:	2032      	movs	r0, #50	; 0x32
 8001ed2:	f000 fbee 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001ed6:	2032      	movs	r0, #50	; 0x32
 8001ed8:	f000 fc07 	bl	80026ea <HAL_NVIC_EnableIRQ>
}
 8001edc:	bf00      	nop
 8001ede:	3740      	adds	r7, #64	; 0x40
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000
 8001eec:	40020400 	.word	0x40020400
 8001ef0:	40000400 	.word	0x40000400
 8001ef4:	40020800 	.word	0x40020800
 8001ef8:	40000800 	.word	0x40000800
 8001efc:	40000c00 	.word	0x40000c00

08001f00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a22      	ldr	r2, [pc, #136]	; (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d116      	bne.n	8001f40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	4b21      	ldr	r3, [pc, #132]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	4a20      	ldr	r2, [pc, #128]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f20:	6453      	str	r3, [r2, #68]	; 0x44
 8001f22:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2a:	617b      	str	r3, [r7, #20]
 8001f2c:	697b      	ldr	r3, [r7, #20]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2100      	movs	r1, #0
 8001f32:	2019      	movs	r0, #25
 8001f34:	f000 fbbd 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f38:	2019      	movs	r0, #25
 8001f3a:	f000 fbd6 	bl	80026ea <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001f3e:	e026      	b.n	8001f8e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a16      	ldr	r2, [pc, #88]	; (8001fa0 <HAL_TIM_Base_MspInit+0xa0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d10e      	bne.n	8001f68 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	4b13      	ldr	r3, [pc, #76]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f58:	6413      	str	r3, [r2, #64]	; 0x40
 8001f5a:	4b10      	ldr	r3, [pc, #64]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]
}
 8001f66:	e012      	b.n	8001f8e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM14)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	; (8001fa4 <HAL_TIM_Base_MspInit+0xa4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d10d      	bne.n	8001f8e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	4a08      	ldr	r2, [pc, #32]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f80:	6413      	str	r3, [r2, #64]	; 0x40
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40014400 	.word	0x40014400
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40001c00 	.word	0x40001c00
 8001fa4:	40002000 	.word	0x40002000

08001fa8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a0b      	ldr	r2, [pc, #44]	; (8001fe4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d10d      	bne.n	8001fd6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <HAL_TIM_PWM_MspInit+0x40>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	4a09      	ldr	r2, [pc, #36]	; (8001fe8 <HAL_TIM_PWM_MspInit+0x40>)
 8001fc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fca:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <HAL_TIM_PWM_MspInit+0x40>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40001800 	.word	0x40001800
 8001fe8:	40023800 	.word	0x40023800

08001fec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08a      	sub	sp, #40	; 0x28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a36      	ldr	r2, [pc, #216]	; (80020e4 <HAL_TIM_MspPostInit+0xf8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d11f      	bne.n	800204e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	4b35      	ldr	r3, [pc, #212]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a34      	ldr	r2, [pc, #208]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 8002018:	f043 0302 	orr.w	r3, r3, #2
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b32      	ldr	r3, [pc, #200]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800202a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800202e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002030:	2302      	movs	r3, #2
 8002032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800203c:	2309      	movs	r3, #9
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	4619      	mov	r1, r3
 8002046:	4829      	ldr	r0, [pc, #164]	; (80020ec <HAL_TIM_MspPostInit+0x100>)
 8002048:	f000 fee6 	bl	8002e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800204c:	e046      	b.n	80020dc <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM13)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a27      	ldr	r2, [pc, #156]	; (80020f0 <HAL_TIM_MspPostInit+0x104>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d11e      	bne.n	8002096 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	2300      	movs	r3, #0
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	4b22      	ldr	r3, [pc, #136]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 800205e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002060:	4a21      	ldr	r2, [pc, #132]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6313      	str	r3, [r2, #48]	; 0x30
 8002068:	4b1f      	ldr	r3, [pc, #124]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002074:	2340      	movs	r3, #64	; 0x40
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002084:	2309      	movs	r3, #9
 8002086:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4619      	mov	r1, r3
 800208e:	4819      	ldr	r0, [pc, #100]	; (80020f4 <HAL_TIM_MspPostInit+0x108>)
 8002090:	f000 fec2 	bl	8002e18 <HAL_GPIO_Init>
}
 8002094:	e022      	b.n	80020dc <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM14)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a17      	ldr	r2, [pc, #92]	; (80020f8 <HAL_TIM_MspPostInit+0x10c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d11d      	bne.n	80020dc <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a0:	2300      	movs	r3, #0
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	4a0f      	ldr	r2, [pc, #60]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6313      	str	r3, [r2, #48]	; 0x30
 80020b0:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <HAL_TIM_MspPostInit+0xfc>)
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80020cc:	2309      	movs	r3, #9
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	4619      	mov	r1, r3
 80020d6:	4807      	ldr	r0, [pc, #28]	; (80020f4 <HAL_TIM_MspPostInit+0x108>)
 80020d8:	f000 fe9e 	bl	8002e18 <HAL_GPIO_Init>
}
 80020dc:	bf00      	nop
 80020de:	3728      	adds	r7, #40	; 0x28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40001800 	.word	0x40001800
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020400 	.word	0x40020400
 80020f0:	40001c00 	.word	0x40001c00
 80020f4:	40020000 	.word	0x40020000
 80020f8:	40002000 	.word	0x40002000

080020fc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002102:	4a12      	ldr	r2, [pc, #72]	; (800214c <MX_USART2_UART_Init+0x50>)
 8002104:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002106:	4b10      	ldr	r3, [pc, #64]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800210c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002114:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002116:	2200      	movs	r2, #0
 8002118:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800211a:	4b0b      	ldr	r3, [pc, #44]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002120:	4b09      	ldr	r3, [pc, #36]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002122:	220c      	movs	r2, #12
 8002124:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800212c:	4b06      	ldr	r3, [pc, #24]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 800212e:	2200      	movs	r2, #0
 8002130:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002132:	4805      	ldr	r0, [pc, #20]	; (8002148 <MX_USART2_UART_Init+0x4c>)
 8002134:	f002 fd6a 	bl	8004c0c <HAL_UART_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800213e:	f7ff f99d 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	200004b4 	.word	0x200004b4
 800214c:	40004400 	.word	0x40004400

08002150 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002156:	4a12      	ldr	r2, [pc, #72]	; (80021a0 <MX_USART3_UART_Init+0x50>)
 8002158:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800215a:	4b10      	ldr	r3, [pc, #64]	; (800219c <MX_USART3_UART_Init+0x4c>)
 800215c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002160:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <MX_USART3_UART_Init+0x4c>)
 800216a:	2200      	movs	r2, #0
 800216c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800216e:	4b0b      	ldr	r3, [pc, #44]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002170:	2200      	movs	r2, #0
 8002172:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002176:	2208      	movs	r2, #8
 8002178:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800217a:	4b08      	ldr	r3, [pc, #32]	; (800219c <MX_USART3_UART_Init+0x4c>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002182:	2200      	movs	r2, #0
 8002184:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002186:	4805      	ldr	r0, [pc, #20]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002188:	f002 fd40 	bl	8004c0c <HAL_UART_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002192:	f7ff f973 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	200004f8 	.word	0x200004f8
 80021a0:	40004800 	.word	0x40004800

080021a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08c      	sub	sp, #48	; 0x30
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a65      	ldr	r2, [pc, #404]	; (8002358 <HAL_UART_MspInit+0x1b4>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	f040 8091 	bne.w	80022ea <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021c8:	2300      	movs	r3, #0
 80021ca:	61bb      	str	r3, [r7, #24]
 80021cc:	4b63      	ldr	r3, [pc, #396]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	4a62      	ldr	r2, [pc, #392]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80021d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d6:	6413      	str	r3, [r2, #64]	; 0x40
 80021d8:	4b60      	ldr	r3, [pc, #384]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80021da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e0:	61bb      	str	r3, [r7, #24]
 80021e2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	4b5c      	ldr	r3, [pc, #368]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	4a5b      	ldr	r2, [pc, #364]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6313      	str	r3, [r2, #48]	; 0x30
 80021f4:	4b59      	ldr	r3, [pc, #356]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	617b      	str	r3, [r7, #20]
 80021fe:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002200:	230c      	movs	r3, #12
 8002202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002204:	2302      	movs	r3, #2
 8002206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220c:	2303      	movs	r3, #3
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002210:	2307      	movs	r3, #7
 8002212:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	4619      	mov	r1, r3
 800221a:	4851      	ldr	r0, [pc, #324]	; (8002360 <HAL_UART_MspInit+0x1bc>)
 800221c:	f000 fdfc 	bl	8002e18 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002220:	4b50      	ldr	r3, [pc, #320]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002222:	4a51      	ldr	r2, [pc, #324]	; (8002368 <HAL_UART_MspInit+0x1c4>)
 8002224:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002226:	4b4f      	ldr	r3, [pc, #316]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800222c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800222e:	4b4d      	ldr	r3, [pc, #308]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002234:	4b4b      	ldr	r3, [pc, #300]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800223a:	4b4a      	ldr	r3, [pc, #296]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 800223c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002240:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002242:	4b48      	ldr	r3, [pc, #288]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002244:	2200      	movs	r2, #0
 8002246:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002248:	4b46      	ldr	r3, [pc, #280]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 800224a:	2200      	movs	r2, #0
 800224c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800224e:	4b45      	ldr	r3, [pc, #276]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002250:	2200      	movs	r2, #0
 8002252:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002254:	4b43      	ldr	r3, [pc, #268]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002256:	2200      	movs	r2, #0
 8002258:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800225a:	4b42      	ldr	r3, [pc, #264]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 800225c:	2200      	movs	r2, #0
 800225e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002260:	4840      	ldr	r0, [pc, #256]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002262:	f000 fa5d 	bl	8002720 <HAL_DMA_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800226c:	f7ff f906 	bl	800147c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a3c      	ldr	r2, [pc, #240]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002274:	639a      	str	r2, [r3, #56]	; 0x38
 8002276:	4a3b      	ldr	r2, [pc, #236]	; (8002364 <HAL_UART_MspInit+0x1c0>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800227c:	4b3b      	ldr	r3, [pc, #236]	; (800236c <HAL_UART_MspInit+0x1c8>)
 800227e:	4a3c      	ldr	r2, [pc, #240]	; (8002370 <HAL_UART_MspInit+0x1cc>)
 8002280:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002282:	4b3a      	ldr	r3, [pc, #232]	; (800236c <HAL_UART_MspInit+0x1c8>)
 8002284:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002288:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800228a:	4b38      	ldr	r3, [pc, #224]	; (800236c <HAL_UART_MspInit+0x1c8>)
 800228c:	2240      	movs	r2, #64	; 0x40
 800228e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002290:	4b36      	ldr	r3, [pc, #216]	; (800236c <HAL_UART_MspInit+0x1c8>)
 8002292:	2200      	movs	r2, #0
 8002294:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002296:	4b35      	ldr	r3, [pc, #212]	; (800236c <HAL_UART_MspInit+0x1c8>)
 8002298:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800229c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800229e:	4b33      	ldr	r3, [pc, #204]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022a4:	4b31      	ldr	r3, [pc, #196]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80022aa:	4b30      	ldr	r3, [pc, #192]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022b0:	4b2e      	ldr	r3, [pc, #184]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022b6:	4b2d      	ldr	r3, [pc, #180]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022bc:	482b      	ldr	r0, [pc, #172]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022be:	f000 fa2f 	bl	8002720 <HAL_DMA_Init>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80022c8:	f7ff f8d8 	bl	800147c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a27      	ldr	r2, [pc, #156]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022d0:	635a      	str	r2, [r3, #52]	; 0x34
 80022d2:	4a26      	ldr	r2, [pc, #152]	; (800236c <HAL_UART_MspInit+0x1c8>)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022d8:	2200      	movs	r2, #0
 80022da:	2100      	movs	r1, #0
 80022dc:	2026      	movs	r0, #38	; 0x26
 80022de:	f000 f9e8 	bl	80026b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022e2:	2026      	movs	r0, #38	; 0x26
 80022e4:	f000 fa01 	bl	80026ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022e8:	e031      	b.n	800234e <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART3)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a21      	ldr	r2, [pc, #132]	; (8002374 <HAL_UART_MspInit+0x1d0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d12c      	bne.n	800234e <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022f4:	2300      	movs	r3, #0
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	4b18      	ldr	r3, [pc, #96]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_UART_MspInit+0x1b8>)
 80022fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002302:	6413      	str	r3, [r2, #64]	; 0x40
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <HAL_UART_MspInit+0x1b8>)
 8002306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002308:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	4b11      	ldr	r3, [pc, #68]	; (800235c <HAL_UART_MspInit+0x1b8>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	4a10      	ldr	r2, [pc, #64]	; (800235c <HAL_UART_MspInit+0x1b8>)
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	6313      	str	r3, [r2, #48]	; 0x30
 8002320:	4b0e      	ldr	r3, [pc, #56]	; (800235c <HAL_UART_MspInit+0x1b8>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800232c:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8002330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002332:	2302      	movs	r3, #2
 8002334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233a:	2303      	movs	r3, #3
 800233c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800233e:	2307      	movs	r3, #7
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	4619      	mov	r1, r3
 8002348:	480b      	ldr	r0, [pc, #44]	; (8002378 <HAL_UART_MspInit+0x1d4>)
 800234a:	f000 fd65 	bl	8002e18 <HAL_GPIO_Init>
}
 800234e:	bf00      	nop
 8002350:	3730      	adds	r7, #48	; 0x30
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40004400 	.word	0x40004400
 800235c:	40023800 	.word	0x40023800
 8002360:	40020000 	.word	0x40020000
 8002364:	2000053c 	.word	0x2000053c
 8002368:	40026088 	.word	0x40026088
 800236c:	2000059c 	.word	0x2000059c
 8002370:	400260a0 	.word	0x400260a0
 8002374:	40004800 	.word	0x40004800
 8002378:	40020800 	.word	0x40020800

0800237c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800237c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002380:	480d      	ldr	r0, [pc, #52]	; (80023b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002382:	490e      	ldr	r1, [pc, #56]	; (80023bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002384:	4a0e      	ldr	r2, [pc, #56]	; (80023c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002388:	e002      	b.n	8002390 <LoopCopyDataInit>

0800238a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800238a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800238c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800238e:	3304      	adds	r3, #4

08002390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002394:	d3f9      	bcc.n	800238a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002396:	4a0b      	ldr	r2, [pc, #44]	; (80023c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002398:	4c0b      	ldr	r4, [pc, #44]	; (80023c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800239c:	e001      	b.n	80023a2 <LoopFillZerobss>

0800239e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800239e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a0:	3204      	adds	r2, #4

080023a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a4:	d3fb      	bcc.n	800239e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023a6:	f7ff fa11 	bl	80017cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023aa:	f003 fc49 	bl	8005c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ae:	f7fe feef 	bl	8001190 <main>
  bx  lr    
 80023b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023bc:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 80023c0:	0800aa78 	.word	0x0800aa78
  ldr r2, =_sbss
 80023c4:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 80023c8:	20000610 	.word	0x20000610

080023cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023cc:	e7fe      	b.n	80023cc <ADC_IRQHandler>
	...

080023d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023d4:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <HAL_Init+0x40>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a0d      	ldr	r2, [pc, #52]	; (8002410 <HAL_Init+0x40>)
 80023da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023e0:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a0a      	ldr	r2, [pc, #40]	; (8002410 <HAL_Init+0x40>)
 80023e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <HAL_Init+0x40>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a07      	ldr	r2, [pc, #28]	; (8002410 <HAL_Init+0x40>)
 80023f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023f8:	2003      	movs	r0, #3
 80023fa:	f000 f94f 	bl	800269c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023fe:	200f      	movs	r0, #15
 8002400:	f000 f808 	bl	8002414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002404:	f7ff f840 	bl	8001488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40023c00 	.word	0x40023c00

08002414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800241c:	4b12      	ldr	r3, [pc, #72]	; (8002468 <HAL_InitTick+0x54>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	4b12      	ldr	r3, [pc, #72]	; (800246c <HAL_InitTick+0x58>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	4619      	mov	r1, r3
 8002426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800242a:	fbb3 f3f1 	udiv	r3, r3, r1
 800242e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002432:	4618      	mov	r0, r3
 8002434:	f000 f967 	bl	8002706 <HAL_SYSTICK_Config>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e00e      	b.n	8002460 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b0f      	cmp	r3, #15
 8002446:	d80a      	bhi.n	800245e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002448:	2200      	movs	r2, #0
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	f04f 30ff 	mov.w	r0, #4294967295
 8002450:	f000 f92f 	bl	80026b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002454:	4a06      	ldr	r2, [pc, #24]	; (8002470 <HAL_InitTick+0x5c>)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
 800245c:	e000      	b.n	8002460 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
}
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000068 	.word	0x20000068
 800246c:	20000070 	.word	0x20000070
 8002470:	2000006c 	.word	0x2000006c

08002474 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_IncTick+0x20>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	461a      	mov	r2, r3
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_IncTick+0x24>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4413      	add	r3, r2
 8002484:	4a04      	ldr	r2, [pc, #16]	; (8002498 <HAL_IncTick+0x24>)
 8002486:	6013      	str	r3, [r2, #0]
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	20000070 	.word	0x20000070
 8002498:	200005fc 	.word	0x200005fc

0800249c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return uwTick;
 80024a0:	4b03      	ldr	r3, [pc, #12]	; (80024b0 <HAL_GetTick+0x14>)
 80024a2:	681b      	ldr	r3, [r3, #0]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	200005fc 	.word	0x200005fc

080024b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024bc:	f7ff ffee 	bl	800249c <HAL_GetTick>
 80024c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024cc:	d005      	beq.n	80024da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ce:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <HAL_Delay+0x44>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	4413      	add	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024da:	bf00      	nop
 80024dc:	f7ff ffde 	bl	800249c <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d8f7      	bhi.n	80024dc <HAL_Delay+0x28>
  {
  }
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20000070 	.word	0x20000070

080024fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800250c:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002518:	4013      	ands	r3, r2
 800251a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800252c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800252e:	4a04      	ldr	r2, [pc, #16]	; (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	60d3      	str	r3, [r2, #12]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002548:	4b04      	ldr	r3, [pc, #16]	; (800255c <__NVIC_GetPriorityGrouping+0x18>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	0a1b      	lsrs	r3, r3, #8
 800254e:	f003 0307 	and.w	r3, r3, #7
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256e:	2b00      	cmp	r3, #0
 8002570:	db0b      	blt.n	800258a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	f003 021f 	and.w	r2, r3, #31
 8002578:	4907      	ldr	r1, [pc, #28]	; (8002598 <__NVIC_EnableIRQ+0x38>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	2001      	movs	r0, #1
 8002582:	fa00 f202 	lsl.w	r2, r0, r2
 8002586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000e100 	.word	0xe000e100

0800259c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	6039      	str	r1, [r7, #0]
 80025a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	db0a      	blt.n	80025c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	490c      	ldr	r1, [pc, #48]	; (80025e8 <__NVIC_SetPriority+0x4c>)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	0112      	lsls	r2, r2, #4
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	440b      	add	r3, r1
 80025c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c4:	e00a      	b.n	80025dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	4908      	ldr	r1, [pc, #32]	; (80025ec <__NVIC_SetPriority+0x50>)
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	3b04      	subs	r3, #4
 80025d4:	0112      	lsls	r2, r2, #4
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	440b      	add	r3, r1
 80025da:	761a      	strb	r2, [r3, #24]
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000e100 	.word	0xe000e100
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b089      	sub	sp, #36	; 0x24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	f1c3 0307 	rsb	r3, r3, #7
 800260a:	2b04      	cmp	r3, #4
 800260c:	bf28      	it	cs
 800260e:	2304      	movcs	r3, #4
 8002610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3304      	adds	r3, #4
 8002616:	2b06      	cmp	r3, #6
 8002618:	d902      	bls.n	8002620 <NVIC_EncodePriority+0x30>
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	3b03      	subs	r3, #3
 800261e:	e000      	b.n	8002622 <NVIC_EncodePriority+0x32>
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	f04f 32ff 	mov.w	r2, #4294967295
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43da      	mvns	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	401a      	ands	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002638:	f04f 31ff 	mov.w	r1, #4294967295
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	fa01 f303 	lsl.w	r3, r1, r3
 8002642:	43d9      	mvns	r1, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002648:	4313      	orrs	r3, r2
         );
}
 800264a:	4618      	mov	r0, r3
 800264c:	3724      	adds	r7, #36	; 0x24
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3b01      	subs	r3, #1
 8002664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002668:	d301      	bcc.n	800266e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800266a:	2301      	movs	r3, #1
 800266c:	e00f      	b.n	800268e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800266e:	4a0a      	ldr	r2, [pc, #40]	; (8002698 <SysTick_Config+0x40>)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002676:	210f      	movs	r1, #15
 8002678:	f04f 30ff 	mov.w	r0, #4294967295
 800267c:	f7ff ff8e 	bl	800259c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <SysTick_Config+0x40>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002686:	4b04      	ldr	r3, [pc, #16]	; (8002698 <SysTick_Config+0x40>)
 8002688:	2207      	movs	r2, #7
 800268a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	e000e010 	.word	0xe000e010

0800269c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff ff29 	bl	80024fc <__NVIC_SetPriorityGrouping>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b086      	sub	sp, #24
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026c4:	f7ff ff3e 	bl	8002544 <__NVIC_GetPriorityGrouping>
 80026c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	6978      	ldr	r0, [r7, #20]
 80026d0:	f7ff ff8e 	bl	80025f0 <NVIC_EncodePriority>
 80026d4:	4602      	mov	r2, r0
 80026d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026da:	4611      	mov	r1, r2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff5d 	bl	800259c <__NVIC_SetPriority>
}
 80026e2:	bf00      	nop
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ff31 	bl	8002560 <__NVIC_EnableIRQ>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ffa2 	bl	8002658 <SysTick_Config>
 8002714:	4603      	mov	r3, r0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800272c:	f7ff feb6 	bl	800249c <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e099      	b.n	8002870 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 0201 	bic.w	r2, r2, #1
 800275a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800275c:	e00f      	b.n	800277e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800275e:	f7ff fe9d 	bl	800249c <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b05      	cmp	r3, #5
 800276a:	d908      	bls.n	800277e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2203      	movs	r2, #3
 8002776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e078      	b.n	8002870 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1e8      	bne.n	800275e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	4b38      	ldr	r3, [pc, #224]	; (8002878 <HAL_DMA_Init+0x158>)
 8002798:	4013      	ands	r3, r2
 800279a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d4:	2b04      	cmp	r3, #4
 80027d6:	d107      	bne.n	80027e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e0:	4313      	orrs	r3, r2
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	f023 0307 	bic.w	r3, r3, #7
 80027fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	4313      	orrs	r3, r2
 8002808:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280e:	2b04      	cmp	r3, #4
 8002810:	d117      	bne.n	8002842 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	4313      	orrs	r3, r2
 800281a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002820:	2b00      	cmp	r3, #0
 8002822:	d00e      	beq.n	8002842 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fa7b 	bl	8002d20 <DMA_CheckFifoParam>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2240      	movs	r2, #64	; 0x40
 8002834:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800283e:	2301      	movs	r3, #1
 8002840:	e016      	b.n	8002870 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 fa32 	bl	8002cb4 <DMA_CalcBaseAndBitshift>
 8002850:	4603      	mov	r3, r0
 8002852:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002858:	223f      	movs	r2, #63	; 0x3f
 800285a:	409a      	lsls	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3718      	adds	r7, #24
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	f010803f 	.word	0xf010803f

0800287c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002888:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800288a:	f7ff fe07 	bl	800249c <HAL_GetTick>
 800288e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2280      	movs	r2, #128	; 0x80
 80028a0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e052      	b.n	8002954 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0216 	bic.w	r2, r2, #22
 80028bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d103      	bne.n	80028de <HAL_DMA_Abort+0x62>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d007      	beq.n	80028ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0208 	bic.w	r2, r2, #8
 80028ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0201 	bic.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028fe:	e013      	b.n	8002928 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002900:	f7ff fdcc 	bl	800249c <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b05      	cmp	r3, #5
 800290c:	d90c      	bls.n	8002928 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2220      	movs	r2, #32
 8002912:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2203      	movs	r2, #3
 8002918:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e015      	b.n	8002954 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1e4      	bne.n	8002900 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800293a:	223f      	movs	r2, #63	; 0x3f
 800293c:	409a      	lsls	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d004      	beq.n	800297a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2280      	movs	r2, #128	; 0x80
 8002974:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e00c      	b.n	8002994 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2205      	movs	r2, #5
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0201 	bic.w	r2, r2, #1
 8002990:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029ac:	4b8e      	ldr	r3, [pc, #568]	; (8002be8 <HAL_DMA_IRQHandler+0x248>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a8e      	ldr	r2, [pc, #568]	; (8002bec <HAL_DMA_IRQHandler+0x24c>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	0a9b      	lsrs	r3, r3, #10
 80029b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ca:	2208      	movs	r2, #8
 80029cc:	409a      	lsls	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d01a      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d013      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0204 	bic.w	r2, r2, #4
 80029f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f8:	2208      	movs	r2, #8
 80029fa:	409a      	lsls	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a04:	f043 0201 	orr.w	r2, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a10:	2201      	movs	r2, #1
 8002a12:	409a      	lsls	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d012      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a2e:	2201      	movs	r2, #1
 8002a30:	409a      	lsls	r2, r3
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3a:	f043 0202 	orr.w	r2, r3, #2
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a46:	2204      	movs	r2, #4
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d012      	beq.n	8002a78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00b      	beq.n	8002a78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a64:	2204      	movs	r2, #4
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a70:	f043 0204 	orr.w	r2, r3, #4
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d043      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d03c      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9a:	2210      	movs	r2, #16
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d018      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d108      	bne.n	8002ad0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d024      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
 8002ace:	e01f      	b.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d01b      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	4798      	blx	r3
 8002ae0:	e016      	b.n	8002b10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d107      	bne.n	8002b00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 0208 	bic.w	r2, r2, #8
 8002afe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b14:	2220      	movs	r2, #32
 8002b16:	409a      	lsls	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 808f 	beq.w	8002c40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 8087 	beq.w	8002c40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b36:	2220      	movs	r2, #32
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d136      	bne.n	8002bb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 0216 	bic.w	r2, r2, #22
 8002b58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695a      	ldr	r2, [r3, #20]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d103      	bne.n	8002b7a <HAL_DMA_IRQHandler+0x1da>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0208 	bic.w	r2, r2, #8
 8002b88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8e:	223f      	movs	r2, #63	; 0x3f
 8002b90:	409a      	lsls	r2, r3
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d07e      	beq.n	8002cac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	4798      	blx	r3
        }
        return;
 8002bb6:	e079      	b.n	8002cac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d01d      	beq.n	8002c02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10d      	bne.n	8002bf0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d031      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
 8002be4:	e02c      	b.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
 8002be6:	bf00      	nop
 8002be8:	20000068 	.word	0x20000068
 8002bec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d023      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4798      	blx	r3
 8002c00:	e01e      	b.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10f      	bne.n	8002c30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0210 	bic.w	r2, r2, #16
 8002c1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d032      	beq.n	8002cae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d022      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2205      	movs	r2, #5
 8002c58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0201 	bic.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d307      	bcc.n	8002c88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f2      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x2cc>
 8002c86:	e000      	b.n	8002c8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
 8002caa:	e000      	b.n	8002cae <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cac:	bf00      	nop
    }
  }
}
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	3b10      	subs	r3, #16
 8002cc4:	4a14      	ldr	r2, [pc, #80]	; (8002d18 <DMA_CalcBaseAndBitshift+0x64>)
 8002cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cca:	091b      	lsrs	r3, r3, #4
 8002ccc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cce:	4a13      	ldr	r2, [pc, #76]	; (8002d1c <DMA_CalcBaseAndBitshift+0x68>)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2b03      	cmp	r3, #3
 8002ce0:	d909      	bls.n	8002cf6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cea:	f023 0303 	bic.w	r3, r3, #3
 8002cee:	1d1a      	adds	r2, r3, #4
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	659a      	str	r2, [r3, #88]	; 0x58
 8002cf4:	e007      	b.n	8002d06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cfe:	f023 0303 	bic.w	r3, r3, #3
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3714      	adds	r7, #20
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	aaaaaaab 	.word	0xaaaaaaab
 8002d1c:	0800a5b4 	.word	0x0800a5b4

08002d20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d11f      	bne.n	8002d7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d856      	bhi.n	8002dee <DMA_CheckFifoParam+0xce>
 8002d40:	a201      	add	r2, pc, #4	; (adr r2, 8002d48 <DMA_CheckFifoParam+0x28>)
 8002d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d46:	bf00      	nop
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d6b 	.word	0x08002d6b
 8002d50:	08002d59 	.word	0x08002d59
 8002d54:	08002def 	.word	0x08002def
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d046      	beq.n	8002df2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d68:	e043      	b.n	8002df2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d72:	d140      	bne.n	8002df6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d78:	e03d      	b.n	8002df6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d82:	d121      	bne.n	8002dc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b03      	cmp	r3, #3
 8002d88:	d837      	bhi.n	8002dfa <DMA_CheckFifoParam+0xda>
 8002d8a:	a201      	add	r2, pc, #4	; (adr r2, 8002d90 <DMA_CheckFifoParam+0x70>)
 8002d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d90:	08002da1 	.word	0x08002da1
 8002d94:	08002da7 	.word	0x08002da7
 8002d98:	08002da1 	.word	0x08002da1
 8002d9c:	08002db9 	.word	0x08002db9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      break;
 8002da4:	e030      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d025      	beq.n	8002dfe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002db6:	e022      	b.n	8002dfe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dbc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dc0:	d11f      	bne.n	8002e02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dc6:	e01c      	b.n	8002e02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d903      	bls.n	8002dd6 <DMA_CheckFifoParam+0xb6>
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2b03      	cmp	r3, #3
 8002dd2:	d003      	beq.n	8002ddc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dd4:	e018      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8002dda:	e015      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00e      	beq.n	8002e06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	73fb      	strb	r3, [r7, #15]
      break;
 8002dec:	e00b      	b.n	8002e06 <DMA_CheckFifoParam+0xe6>
      break;
 8002dee:	bf00      	nop
 8002df0:	e00a      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      break;
 8002df2:	bf00      	nop
 8002df4:	e008      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      break;
 8002df6:	bf00      	nop
 8002df8:	e006      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      break;
 8002dfa:	bf00      	nop
 8002dfc:	e004      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      break;
 8002dfe:	bf00      	nop
 8002e00:	e002      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e02:	bf00      	nop
 8002e04:	e000      	b.n	8002e08 <DMA_CheckFifoParam+0xe8>
      break;
 8002e06:	bf00      	nop
    }
  } 
  
  return status; 
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop

08002e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b089      	sub	sp, #36	; 0x24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61fb      	str	r3, [r7, #28]
 8002e32:	e165      	b.n	8003100 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e34:	2201      	movs	r2, #1
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	f040 8154 	bne.w	80030fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f003 0303 	and.w	r3, r3, #3
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d005      	beq.n	8002e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d130      	bne.n	8002ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	2203      	movs	r2, #3
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	68da      	ldr	r2, [r3, #12]
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4013      	ands	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	f003 0201 	and.w	r2, r3, #1
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	2b03      	cmp	r3, #3
 8002ed6:	d017      	beq.n	8002f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d123      	bne.n	8002f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	08da      	lsrs	r2, r3, #3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3208      	adds	r2, #8
 8002f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	220f      	movs	r2, #15
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4013      	ands	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	691a      	ldr	r2, [r3, #16]
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	08da      	lsrs	r2, r3, #3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	3208      	adds	r2, #8
 8002f56:	69b9      	ldr	r1, [r7, #24]
 8002f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	2203      	movs	r2, #3
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 0203 	and.w	r2, r3, #3
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 80ae 	beq.w	80030fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]
 8002fa2:	4b5d      	ldr	r3, [pc, #372]	; (8003118 <HAL_GPIO_Init+0x300>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	4a5c      	ldr	r2, [pc, #368]	; (8003118 <HAL_GPIO_Init+0x300>)
 8002fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fac:	6453      	str	r3, [r2, #68]	; 0x44
 8002fae:	4b5a      	ldr	r3, [pc, #360]	; (8003118 <HAL_GPIO_Init+0x300>)
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fba:	4a58      	ldr	r2, [pc, #352]	; (800311c <HAL_GPIO_Init+0x304>)
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	089b      	lsrs	r3, r3, #2
 8002fc0:	3302      	adds	r3, #2
 8002fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	f003 0303 	and.w	r3, r3, #3
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	220f      	movs	r2, #15
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4f      	ldr	r2, [pc, #316]	; (8003120 <HAL_GPIO_Init+0x308>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d025      	beq.n	8003032 <HAL_GPIO_Init+0x21a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4e      	ldr	r2, [pc, #312]	; (8003124 <HAL_GPIO_Init+0x30c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01f      	beq.n	800302e <HAL_GPIO_Init+0x216>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a4d      	ldr	r2, [pc, #308]	; (8003128 <HAL_GPIO_Init+0x310>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d019      	beq.n	800302a <HAL_GPIO_Init+0x212>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a4c      	ldr	r2, [pc, #304]	; (800312c <HAL_GPIO_Init+0x314>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d013      	beq.n	8003026 <HAL_GPIO_Init+0x20e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a4b      	ldr	r2, [pc, #300]	; (8003130 <HAL_GPIO_Init+0x318>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d00d      	beq.n	8003022 <HAL_GPIO_Init+0x20a>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a4a      	ldr	r2, [pc, #296]	; (8003134 <HAL_GPIO_Init+0x31c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d007      	beq.n	800301e <HAL_GPIO_Init+0x206>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a49      	ldr	r2, [pc, #292]	; (8003138 <HAL_GPIO_Init+0x320>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d101      	bne.n	800301a <HAL_GPIO_Init+0x202>
 8003016:	2306      	movs	r3, #6
 8003018:	e00c      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 800301a:	2307      	movs	r3, #7
 800301c:	e00a      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 800301e:	2305      	movs	r3, #5
 8003020:	e008      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 8003022:	2304      	movs	r3, #4
 8003024:	e006      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 8003026:	2303      	movs	r3, #3
 8003028:	e004      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 800302a:	2302      	movs	r3, #2
 800302c:	e002      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 800302e:	2301      	movs	r3, #1
 8003030:	e000      	b.n	8003034 <HAL_GPIO_Init+0x21c>
 8003032:	2300      	movs	r3, #0
 8003034:	69fa      	ldr	r2, [r7, #28]
 8003036:	f002 0203 	and.w	r2, r2, #3
 800303a:	0092      	lsls	r2, r2, #2
 800303c:	4093      	lsls	r3, r2
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4313      	orrs	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003044:	4935      	ldr	r1, [pc, #212]	; (800311c <HAL_GPIO_Init+0x304>)
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	089b      	lsrs	r3, r3, #2
 800304a:	3302      	adds	r3, #2
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003052:	4b3a      	ldr	r3, [pc, #232]	; (800313c <HAL_GPIO_Init+0x324>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	43db      	mvns	r3, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4013      	ands	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003076:	4a31      	ldr	r2, [pc, #196]	; (800313c <HAL_GPIO_Init+0x324>)
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800307c:	4b2f      	ldr	r3, [pc, #188]	; (800313c <HAL_GPIO_Init+0x324>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030a0:	4a26      	ldr	r2, [pc, #152]	; (800313c <HAL_GPIO_Init+0x324>)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030a6:	4b25      	ldr	r3, [pc, #148]	; (800313c <HAL_GPIO_Init+0x324>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ca:	4a1c      	ldr	r2, [pc, #112]	; (800313c <HAL_GPIO_Init+0x324>)
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030d0:	4b1a      	ldr	r3, [pc, #104]	; (800313c <HAL_GPIO_Init+0x324>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030f4:	4a11      	ldr	r2, [pc, #68]	; (800313c <HAL_GPIO_Init+0x324>)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3301      	adds	r3, #1
 80030fe:	61fb      	str	r3, [r7, #28]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	2b0f      	cmp	r3, #15
 8003104:	f67f ae96 	bls.w	8002e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003108:	bf00      	nop
 800310a:	bf00      	nop
 800310c:	3724      	adds	r7, #36	; 0x24
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800
 800311c:	40013800 	.word	0x40013800
 8003120:	40020000 	.word	0x40020000
 8003124:	40020400 	.word	0x40020400
 8003128:	40020800 	.word	0x40020800
 800312c:	40020c00 	.word	0x40020c00
 8003130:	40021000 	.word	0x40021000
 8003134:	40021400 	.word	0x40021400
 8003138:	40021800 	.word	0x40021800
 800313c:	40013c00 	.word	0x40013c00

08003140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	807b      	strh	r3, [r7, #2]
 800314c:	4613      	mov	r3, r2
 800314e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003150:	787b      	ldrb	r3, [r7, #1]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003156:	887a      	ldrh	r2, [r7, #2]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800315c:	e003      	b.n	8003166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800315e:	887b      	ldrh	r3, [r7, #2]
 8003160:	041a      	lsls	r2, r3, #16
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	619a      	str	r2, [r3, #24]
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
	...

08003174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0cc      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003188:	4b68      	ldr	r3, [pc, #416]	; (800332c <HAL_RCC_ClockConfig+0x1b8>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 030f 	and.w	r3, r3, #15
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	429a      	cmp	r2, r3
 8003194:	d90c      	bls.n	80031b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003196:	4b65      	ldr	r3, [pc, #404]	; (800332c <HAL_RCC_ClockConfig+0x1b8>)
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	b2d2      	uxtb	r2, r2
 800319c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800319e:	4b63      	ldr	r3, [pc, #396]	; (800332c <HAL_RCC_ClockConfig+0x1b8>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d001      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0b8      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d020      	beq.n	80031fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0304 	and.w	r3, r3, #4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d005      	beq.n	80031d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031c8:	4b59      	ldr	r3, [pc, #356]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	4a58      	ldr	r2, [pc, #352]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0308 	and.w	r3, r3, #8
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d005      	beq.n	80031ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031e0:	4b53      	ldr	r3, [pc, #332]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4a52      	ldr	r2, [pc, #328]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031ec:	4b50      	ldr	r3, [pc, #320]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	494d      	ldr	r1, [pc, #308]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d044      	beq.n	8003294 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d107      	bne.n	8003222 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003212:	4b47      	ldr	r3, [pc, #284]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d119      	bne.n	8003252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e07f      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d003      	beq.n	8003232 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800322e:	2b03      	cmp	r3, #3
 8003230:	d107      	bne.n	8003242 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003232:	4b3f      	ldr	r3, [pc, #252]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d109      	bne.n	8003252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e06f      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003242:	4b3b      	ldr	r3, [pc, #236]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e067      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003252:	4b37      	ldr	r3, [pc, #220]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f023 0203 	bic.w	r2, r3, #3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4934      	ldr	r1, [pc, #208]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003260:	4313      	orrs	r3, r2
 8003262:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003264:	f7ff f91a 	bl	800249c <HAL_GetTick>
 8003268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326a:	e00a      	b.n	8003282 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326c:	f7ff f916 	bl	800249c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	f241 3288 	movw	r2, #5000	; 0x1388
 800327a:	4293      	cmp	r3, r2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e04f      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003282:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 020c 	and.w	r2, r3, #12
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	429a      	cmp	r2, r3
 8003292:	d1eb      	bne.n	800326c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003294:	4b25      	ldr	r3, [pc, #148]	; (800332c <HAL_RCC_ClockConfig+0x1b8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 030f 	and.w	r3, r3, #15
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d20c      	bcs.n	80032bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a2:	4b22      	ldr	r3, [pc, #136]	; (800332c <HAL_RCC_ClockConfig+0x1b8>)
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032aa:	4b20      	ldr	r3, [pc, #128]	; (800332c <HAL_RCC_ClockConfig+0x1b8>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e032      	b.n	8003322 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d008      	beq.n	80032da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032c8:	4b19      	ldr	r3, [pc, #100]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	4916      	ldr	r1, [pc, #88]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d009      	beq.n	80032fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032e6:	4b12      	ldr	r3, [pc, #72]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	490e      	ldr	r1, [pc, #56]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032fa:	f000 f855 	bl	80033a8 <HAL_RCC_GetSysClockFreq>
 80032fe:	4602      	mov	r2, r0
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <HAL_RCC_ClockConfig+0x1bc>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	091b      	lsrs	r3, r3, #4
 8003306:	f003 030f 	and.w	r3, r3, #15
 800330a:	490a      	ldr	r1, [pc, #40]	; (8003334 <HAL_RCC_ClockConfig+0x1c0>)
 800330c:	5ccb      	ldrb	r3, [r1, r3]
 800330e:	fa22 f303 	lsr.w	r3, r2, r3
 8003312:	4a09      	ldr	r2, [pc, #36]	; (8003338 <HAL_RCC_ClockConfig+0x1c4>)
 8003314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <HAL_RCC_ClockConfig+0x1c8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff f87a 	bl	8002414 <HAL_InitTick>

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	40023c00 	.word	0x40023c00
 8003330:	40023800 	.word	0x40023800
 8003334:	0800a59c 	.word	0x0800a59c
 8003338:	20000068 	.word	0x20000068
 800333c:	2000006c 	.word	0x2000006c

08003340 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003344:	4b03      	ldr	r3, [pc, #12]	; (8003354 <HAL_RCC_GetHCLKFreq+0x14>)
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	20000068 	.word	0x20000068

08003358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800335c:	f7ff fff0 	bl	8003340 <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	0a9b      	lsrs	r3, r3, #10
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4903      	ldr	r1, [pc, #12]	; (800337c <HAL_RCC_GetPCLK1Freq+0x24>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40023800 	.word	0x40023800
 800337c:	0800a5ac 	.word	0x0800a5ac

08003380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003384:	f7ff ffdc 	bl	8003340 <HAL_RCC_GetHCLKFreq>
 8003388:	4602      	mov	r2, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	0b5b      	lsrs	r3, r3, #13
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4903      	ldr	r1, [pc, #12]	; (80033a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003396:	5ccb      	ldrb	r3, [r1, r3]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40023800 	.word	0x40023800
 80033a4:	0800a5ac 	.word	0x0800a5ac

080033a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033ac:	b0a6      	sub	sp, #152	; 0x98
 80033ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033ce:	4bc8      	ldr	r3, [pc, #800]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 030c 	and.w	r3, r3, #12
 80033d6:	2b0c      	cmp	r3, #12
 80033d8:	f200 817e 	bhi.w	80036d8 <HAL_RCC_GetSysClockFreq+0x330>
 80033dc:	a201      	add	r2, pc, #4	; (adr r2, 80033e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80033de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e2:	bf00      	nop
 80033e4:	08003419 	.word	0x08003419
 80033e8:	080036d9 	.word	0x080036d9
 80033ec:	080036d9 	.word	0x080036d9
 80033f0:	080036d9 	.word	0x080036d9
 80033f4:	08003421 	.word	0x08003421
 80033f8:	080036d9 	.word	0x080036d9
 80033fc:	080036d9 	.word	0x080036d9
 8003400:	080036d9 	.word	0x080036d9
 8003404:	08003429 	.word	0x08003429
 8003408:	080036d9 	.word	0x080036d9
 800340c:	080036d9 	.word	0x080036d9
 8003410:	080036d9 	.word	0x080036d9
 8003414:	08003593 	.word	0x08003593
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003418:	4bb6      	ldr	r3, [pc, #728]	; (80036f4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800341a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800341e:	e15f      	b.n	80036e0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003420:	4bb5      	ldr	r3, [pc, #724]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003422:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003426:	e15b      	b.n	80036e0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003428:	4bb1      	ldr	r3, [pc, #708]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003430:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003434:	4bae      	ldr	r3, [pc, #696]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d031      	beq.n	80034a4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003440:	4bab      	ldr	r3, [pc, #684]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	099b      	lsrs	r3, r3, #6
 8003446:	2200      	movs	r2, #0
 8003448:	66bb      	str	r3, [r7, #104]	; 0x68
 800344a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800344c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800344e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003452:	663b      	str	r3, [r7, #96]	; 0x60
 8003454:	2300      	movs	r3, #0
 8003456:	667b      	str	r3, [r7, #100]	; 0x64
 8003458:	4ba7      	ldr	r3, [pc, #668]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x350>)
 800345a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800345e:	462a      	mov	r2, r5
 8003460:	fb03 f202 	mul.w	r2, r3, r2
 8003464:	2300      	movs	r3, #0
 8003466:	4621      	mov	r1, r4
 8003468:	fb01 f303 	mul.w	r3, r1, r3
 800346c:	4413      	add	r3, r2
 800346e:	4aa2      	ldr	r2, [pc, #648]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003470:	4621      	mov	r1, r4
 8003472:	fba1 1202 	umull	r1, r2, r1, r2
 8003476:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003478:	460a      	mov	r2, r1
 800347a:	67ba      	str	r2, [r7, #120]	; 0x78
 800347c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800347e:	4413      	add	r3, r2
 8003480:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003482:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003486:	2200      	movs	r2, #0
 8003488:	65bb      	str	r3, [r7, #88]	; 0x58
 800348a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800348c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003490:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003494:	f7fd fc18 	bl	8000cc8 <__aeabi_uldivmod>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4613      	mov	r3, r2
 800349e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80034a2:	e064      	b.n	800356e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a4:	4b92      	ldr	r3, [pc, #584]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	2200      	movs	r2, #0
 80034ac:	653b      	str	r3, [r7, #80]	; 0x50
 80034ae:	657a      	str	r2, [r7, #84]	; 0x54
 80034b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80034b8:	2300      	movs	r3, #0
 80034ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034bc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80034c0:	4622      	mov	r2, r4
 80034c2:	462b      	mov	r3, r5
 80034c4:	f04f 0000 	mov.w	r0, #0
 80034c8:	f04f 0100 	mov.w	r1, #0
 80034cc:	0159      	lsls	r1, r3, #5
 80034ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034d2:	0150      	lsls	r0, r2, #5
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4621      	mov	r1, r4
 80034da:	1a51      	subs	r1, r2, r1
 80034dc:	6139      	str	r1, [r7, #16]
 80034de:	4629      	mov	r1, r5
 80034e0:	eb63 0301 	sbc.w	r3, r3, r1
 80034e4:	617b      	str	r3, [r7, #20]
 80034e6:	f04f 0200 	mov.w	r2, #0
 80034ea:	f04f 0300 	mov.w	r3, #0
 80034ee:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034f2:	4659      	mov	r1, fp
 80034f4:	018b      	lsls	r3, r1, #6
 80034f6:	4651      	mov	r1, sl
 80034f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034fc:	4651      	mov	r1, sl
 80034fe:	018a      	lsls	r2, r1, #6
 8003500:	4651      	mov	r1, sl
 8003502:	ebb2 0801 	subs.w	r8, r2, r1
 8003506:	4659      	mov	r1, fp
 8003508:	eb63 0901 	sbc.w	r9, r3, r1
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003518:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800351c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003520:	4690      	mov	r8, r2
 8003522:	4699      	mov	r9, r3
 8003524:	4623      	mov	r3, r4
 8003526:	eb18 0303 	adds.w	r3, r8, r3
 800352a:	60bb      	str	r3, [r7, #8]
 800352c:	462b      	mov	r3, r5
 800352e:	eb49 0303 	adc.w	r3, r9, r3
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	f04f 0300 	mov.w	r3, #0
 800353c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003540:	4629      	mov	r1, r5
 8003542:	028b      	lsls	r3, r1, #10
 8003544:	4621      	mov	r1, r4
 8003546:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800354a:	4621      	mov	r1, r4
 800354c:	028a      	lsls	r2, r1, #10
 800354e:	4610      	mov	r0, r2
 8003550:	4619      	mov	r1, r3
 8003552:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003556:	2200      	movs	r2, #0
 8003558:	643b      	str	r3, [r7, #64]	; 0x40
 800355a:	647a      	str	r2, [r7, #68]	; 0x44
 800355c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003560:	f7fd fbb2 	bl	8000cc8 <__aeabi_uldivmod>
 8003564:	4602      	mov	r2, r0
 8003566:	460b      	mov	r3, r1
 8003568:	4613      	mov	r3, r2
 800356a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800356e:	4b60      	ldr	r3, [pc, #384]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	0c1b      	lsrs	r3, r3, #16
 8003574:	f003 0303 	and.w	r3, r3, #3
 8003578:	3301      	adds	r3, #1
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8003580:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003584:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003588:	fbb2 f3f3 	udiv	r3, r2, r3
 800358c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003590:	e0a6      	b.n	80036e0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003592:	4b57      	ldr	r3, [pc, #348]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800359a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800359e:	4b54      	ldr	r3, [pc, #336]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d02a      	beq.n	8003600 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035aa:	4b51      	ldr	r3, [pc, #324]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	099b      	lsrs	r3, r3, #6
 80035b0:	2200      	movs	r2, #0
 80035b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80035b4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035bc:	2100      	movs	r1, #0
 80035be:	4b4e      	ldr	r3, [pc, #312]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x350>)
 80035c0:	fb03 f201 	mul.w	r2, r3, r1
 80035c4:	2300      	movs	r3, #0
 80035c6:	fb00 f303 	mul.w	r3, r0, r3
 80035ca:	4413      	add	r3, r2
 80035cc:	4a4a      	ldr	r2, [pc, #296]	; (80036f8 <HAL_RCC_GetSysClockFreq+0x350>)
 80035ce:	fba0 1202 	umull	r1, r2, r0, r2
 80035d2:	677a      	str	r2, [r7, #116]	; 0x74
 80035d4:	460a      	mov	r2, r1
 80035d6:	673a      	str	r2, [r7, #112]	; 0x70
 80035d8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80035da:	4413      	add	r3, r2
 80035dc:	677b      	str	r3, [r7, #116]	; 0x74
 80035de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80035e2:	2200      	movs	r2, #0
 80035e4:	633b      	str	r3, [r7, #48]	; 0x30
 80035e6:	637a      	str	r2, [r7, #52]	; 0x34
 80035e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80035ec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80035f0:	f7fd fb6a 	bl	8000cc8 <__aeabi_uldivmod>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	4613      	mov	r3, r2
 80035fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80035fe:	e05b      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003600:	4b3b      	ldr	r3, [pc, #236]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	099b      	lsrs	r3, r3, #6
 8003606:	2200      	movs	r2, #0
 8003608:	62bb      	str	r3, [r7, #40]	; 0x28
 800360a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800360c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003612:	623b      	str	r3, [r7, #32]
 8003614:	2300      	movs	r3, #0
 8003616:	627b      	str	r3, [r7, #36]	; 0x24
 8003618:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800361c:	4642      	mov	r2, r8
 800361e:	464b      	mov	r3, r9
 8003620:	f04f 0000 	mov.w	r0, #0
 8003624:	f04f 0100 	mov.w	r1, #0
 8003628:	0159      	lsls	r1, r3, #5
 800362a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800362e:	0150      	lsls	r0, r2, #5
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4641      	mov	r1, r8
 8003636:	ebb2 0a01 	subs.w	sl, r2, r1
 800363a:	4649      	mov	r1, r9
 800363c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	f04f 0300 	mov.w	r3, #0
 8003648:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800364c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003650:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003654:	ebb2 040a 	subs.w	r4, r2, sl
 8003658:	eb63 050b 	sbc.w	r5, r3, fp
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	00eb      	lsls	r3, r5, #3
 8003666:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800366a:	00e2      	lsls	r2, r4, #3
 800366c:	4614      	mov	r4, r2
 800366e:	461d      	mov	r5, r3
 8003670:	4643      	mov	r3, r8
 8003672:	18e3      	adds	r3, r4, r3
 8003674:	603b      	str	r3, [r7, #0]
 8003676:	464b      	mov	r3, r9
 8003678:	eb45 0303 	adc.w	r3, r5, r3
 800367c:	607b      	str	r3, [r7, #4]
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	e9d7 4500 	ldrd	r4, r5, [r7]
 800368a:	4629      	mov	r1, r5
 800368c:	028b      	lsls	r3, r1, #10
 800368e:	4621      	mov	r1, r4
 8003690:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003694:	4621      	mov	r1, r4
 8003696:	028a      	lsls	r2, r1, #10
 8003698:	4610      	mov	r0, r2
 800369a:	4619      	mov	r1, r3
 800369c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036a0:	2200      	movs	r2, #0
 80036a2:	61bb      	str	r3, [r7, #24]
 80036a4:	61fa      	str	r2, [r7, #28]
 80036a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036aa:	f7fd fb0d 	bl	8000cc8 <__aeabi_uldivmod>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	4613      	mov	r3, r2
 80036b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80036b8:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x348>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	0f1b      	lsrs	r3, r3, #28
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80036c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80036ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80036d6:	e003      	b.n	80036e0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036d8:	4b06      	ldr	r3, [pc, #24]	; (80036f4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80036da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80036de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3798      	adds	r7, #152	; 0x98
 80036e8:	46bd      	mov	sp, r7
 80036ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036ee:	bf00      	nop
 80036f0:	40023800 	.word	0x40023800
 80036f4:	00f42400 	.word	0x00f42400
 80036f8:	017d7840 	.word	0x017d7840

080036fc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e28d      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8083 	beq.w	8003822 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800371c:	4b94      	ldr	r3, [pc, #592]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 030c 	and.w	r3, r3, #12
 8003724:	2b04      	cmp	r3, #4
 8003726:	d019      	beq.n	800375c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003728:	4b91      	ldr	r3, [pc, #580]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003730:	2b08      	cmp	r3, #8
 8003732:	d106      	bne.n	8003742 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003734:	4b8e      	ldr	r3, [pc, #568]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800373c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003740:	d00c      	beq.n	800375c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003742:	4b8b      	ldr	r3, [pc, #556]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800374a:	2b0c      	cmp	r3, #12
 800374c:	d112      	bne.n	8003774 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374e:	4b88      	ldr	r3, [pc, #544]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003756:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800375a:	d10b      	bne.n	8003774 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800375c:	4b84      	ldr	r3, [pc, #528]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d05b      	beq.n	8003820 <HAL_RCC_OscConfig+0x124>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d157      	bne.n	8003820 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e25a      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800377c:	d106      	bne.n	800378c <HAL_RCC_OscConfig+0x90>
 800377e:	4b7c      	ldr	r3, [pc, #496]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a7b      	ldr	r2, [pc, #492]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	e01d      	b.n	80037c8 <HAL_RCC_OscConfig+0xcc>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003794:	d10c      	bne.n	80037b0 <HAL_RCC_OscConfig+0xb4>
 8003796:	4b76      	ldr	r3, [pc, #472]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a75      	ldr	r2, [pc, #468]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 800379c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	4b73      	ldr	r3, [pc, #460]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a72      	ldr	r2, [pc, #456]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ac:	6013      	str	r3, [r2, #0]
 80037ae:	e00b      	b.n	80037c8 <HAL_RCC_OscConfig+0xcc>
 80037b0:	4b6f      	ldr	r3, [pc, #444]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a6e      	ldr	r2, [pc, #440]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	4b6c      	ldr	r3, [pc, #432]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a6b      	ldr	r2, [pc, #428]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d013      	beq.n	80037f8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d0:	f7fe fe64 	bl	800249c <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037d8:	f7fe fe60 	bl	800249c <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b64      	cmp	r3, #100	; 0x64
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e21f      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ea:	4b61      	ldr	r3, [pc, #388]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d0f0      	beq.n	80037d8 <HAL_RCC_OscConfig+0xdc>
 80037f6:	e014      	b.n	8003822 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f8:	f7fe fe50 	bl	800249c <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003800:	f7fe fe4c 	bl	800249c <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b64      	cmp	r3, #100	; 0x64
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e20b      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003812:	4b57      	ldr	r3, [pc, #348]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f0      	bne.n	8003800 <HAL_RCC_OscConfig+0x104>
 800381e:	e000      	b.n	8003822 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d06f      	beq.n	800390e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800382e:	4b50      	ldr	r3, [pc, #320]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f003 030c 	and.w	r3, r3, #12
 8003836:	2b00      	cmp	r3, #0
 8003838:	d017      	beq.n	800386a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800383a:	4b4d      	ldr	r3, [pc, #308]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003842:	2b08      	cmp	r3, #8
 8003844:	d105      	bne.n	8003852 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003846:	4b4a      	ldr	r3, [pc, #296]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00b      	beq.n	800386a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003852:	4b47      	ldr	r3, [pc, #284]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800385a:	2b0c      	cmp	r3, #12
 800385c:	d11c      	bne.n	8003898 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800385e:	4b44      	ldr	r3, [pc, #272]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800386a:	4b41      	ldr	r3, [pc, #260]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <HAL_RCC_OscConfig+0x186>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d001      	beq.n	8003882 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e1d3      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003882:	4b3b      	ldr	r3, [pc, #236]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	4937      	ldr	r1, [pc, #220]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003892:	4313      	orrs	r3, r2
 8003894:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003896:	e03a      	b.n	800390e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d020      	beq.n	80038e2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038a0:	4b34      	ldr	r3, [pc, #208]	; (8003974 <HAL_RCC_OscConfig+0x278>)
 80038a2:	2201      	movs	r2, #1
 80038a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a6:	f7fe fdf9 	bl	800249c <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038ae:	f7fe fdf5 	bl	800249c <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e1b4      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c0:	4b2b      	ldr	r3, [pc, #172]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d0f0      	beq.n	80038ae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038cc:	4b28      	ldr	r3, [pc, #160]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4925      	ldr	r1, [pc, #148]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	600b      	str	r3, [r1, #0]
 80038e0:	e015      	b.n	800390e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038e2:	4b24      	ldr	r3, [pc, #144]	; (8003974 <HAL_RCC_OscConfig+0x278>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fe fdd8 	bl	800249c <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038f0:	f7fe fdd4 	bl	800249c <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e193      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003902:	4b1b      	ldr	r3, [pc, #108]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d036      	beq.n	8003988 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d016      	beq.n	8003950 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003922:	4b15      	ldr	r3, [pc, #84]	; (8003978 <HAL_RCC_OscConfig+0x27c>)
 8003924:	2201      	movs	r2, #1
 8003926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003928:	f7fe fdb8 	bl	800249c <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003930:	f7fe fdb4 	bl	800249c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e173      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003942:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <HAL_RCC_OscConfig+0x274>)
 8003944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x234>
 800394e:	e01b      	b.n	8003988 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003950:	4b09      	ldr	r3, [pc, #36]	; (8003978 <HAL_RCC_OscConfig+0x27c>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003956:	f7fe fda1 	bl	800249c <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800395c:	e00e      	b.n	800397c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800395e:	f7fe fd9d 	bl	800249c <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d907      	bls.n	800397c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e15c      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
 8003970:	40023800 	.word	0x40023800
 8003974:	42470000 	.word	0x42470000
 8003978:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800397c:	4b8a      	ldr	r3, [pc, #552]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 800397e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1ea      	bne.n	800395e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 8097 	beq.w	8003ac4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003996:	2300      	movs	r3, #0
 8003998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800399a:	4b83      	ldr	r3, [pc, #524]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10f      	bne.n	80039c6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	4b7f      	ldr	r3, [pc, #508]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	4a7e      	ldr	r2, [pc, #504]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 80039b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039b4:	6413      	str	r3, [r2, #64]	; 0x40
 80039b6:	4b7c      	ldr	r3, [pc, #496]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039c2:	2301      	movs	r3, #1
 80039c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c6:	4b79      	ldr	r3, [pc, #484]	; (8003bac <HAL_RCC_OscConfig+0x4b0>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d118      	bne.n	8003a04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039d2:	4b76      	ldr	r3, [pc, #472]	; (8003bac <HAL_RCC_OscConfig+0x4b0>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a75      	ldr	r2, [pc, #468]	; (8003bac <HAL_RCC_OscConfig+0x4b0>)
 80039d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039de:	f7fe fd5d 	bl	800249c <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e6:	f7fe fd59 	bl	800249c <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e118      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f8:	4b6c      	ldr	r3, [pc, #432]	; (8003bac <HAL_RCC_OscConfig+0x4b0>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d106      	bne.n	8003a1a <HAL_RCC_OscConfig+0x31e>
 8003a0c:	4b66      	ldr	r3, [pc, #408]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a10:	4a65      	ldr	r2, [pc, #404]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	; 0x70
 8003a18:	e01c      	b.n	8003a54 <HAL_RCC_OscConfig+0x358>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b05      	cmp	r3, #5
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0x340>
 8003a22:	4b61      	ldr	r3, [pc, #388]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a26:	4a60      	ldr	r2, [pc, #384]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a28:	f043 0304 	orr.w	r3, r3, #4
 8003a2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a2e:	4b5e      	ldr	r3, [pc, #376]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a32:	4a5d      	ldr	r2, [pc, #372]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	6713      	str	r3, [r2, #112]	; 0x70
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCC_OscConfig+0x358>
 8003a3c:	4b5a      	ldr	r3, [pc, #360]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a40:	4a59      	ldr	r2, [pc, #356]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a42:	f023 0301 	bic.w	r3, r3, #1
 8003a46:	6713      	str	r3, [r2, #112]	; 0x70
 8003a48:	4b57      	ldr	r3, [pc, #348]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a4c:	4a56      	ldr	r2, [pc, #344]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a4e:	f023 0304 	bic.w	r3, r3, #4
 8003a52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d015      	beq.n	8003a88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5c:	f7fe fd1e 	bl	800249c <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a64:	f7fe fd1a 	bl	800249c <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e0d7      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7a:	4b4b      	ldr	r3, [pc, #300]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0ee      	beq.n	8003a64 <HAL_RCC_OscConfig+0x368>
 8003a86:	e014      	b.n	8003ab2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a88:	f7fe fd08 	bl	800249c <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a8e:	e00a      	b.n	8003aa6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a90:	f7fe fd04 	bl	800249c <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e0c1      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa6:	4b40      	ldr	r3, [pc, #256]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1ee      	bne.n	8003a90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d105      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab8:	4b3b      	ldr	r3, [pc, #236]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	4a3a      	ldr	r2, [pc, #232]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ac2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 80ad 	beq.w	8003c28 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ace:	4b36      	ldr	r3, [pc, #216]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d060      	beq.n	8003b9c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d145      	bne.n	8003b6e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ae2:	4b33      	ldr	r3, [pc, #204]	; (8003bb0 <HAL_RCC_OscConfig+0x4b4>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae8:	f7fe fcd8 	bl	800249c <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af0:	f7fe fcd4 	bl	800249c <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e093      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b02:	4b29      	ldr	r3, [pc, #164]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69da      	ldr	r2, [r3, #28]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	019b      	lsls	r3, r3, #6
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b24:	085b      	lsrs	r3, r3, #1
 8003b26:	3b01      	subs	r3, #1
 8003b28:	041b      	lsls	r3, r3, #16
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b30:	061b      	lsls	r3, r3, #24
 8003b32:	431a      	orrs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	071b      	lsls	r3, r3, #28
 8003b3a:	491b      	ldr	r1, [pc, #108]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b40:	4b1b      	ldr	r3, [pc, #108]	; (8003bb0 <HAL_RCC_OscConfig+0x4b4>)
 8003b42:	2201      	movs	r2, #1
 8003b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b46:	f7fe fca9 	bl	800249c <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4e:	f7fe fca5 	bl	800249c <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e064      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b60:	4b11      	ldr	r3, [pc, #68]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCC_OscConfig+0x452>
 8003b6c:	e05c      	b.n	8003c28 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b6e:	4b10      	ldr	r3, [pc, #64]	; (8003bb0 <HAL_RCC_OscConfig+0x4b4>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fe fc92 	bl	800249c <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b7c:	f7fe fc8e 	bl	800249c <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e04d      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b8e:	4b06      	ldr	r3, [pc, #24]	; (8003ba8 <HAL_RCC_OscConfig+0x4ac>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x480>
 8003b9a:	e045      	b.n	8003c28 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d107      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e040      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
 8003ba8:	40023800 	.word	0x40023800
 8003bac:	40007000 	.word	0x40007000
 8003bb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bb4:	4b1f      	ldr	r3, [pc, #124]	; (8003c34 <HAL_RCC_OscConfig+0x538>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d030      	beq.n	8003c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d129      	bne.n	8003c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d122      	bne.n	8003c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003be4:	4013      	ands	r3, r2
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d119      	bne.n	8003c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfa:	085b      	lsrs	r3, r3, #1
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d10f      	bne.n	8003c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d107      	bne.n	8003c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d001      	beq.n	8003c28 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e000      	b.n	8003c2a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3718      	adds	r7, #24
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40023800 	.word	0x40023800

08003c38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e041      	b.n	8003cce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d106      	bne.n	8003c64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fe f94e 	bl	8001f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	3304      	adds	r3, #4
 8003c74:	4619      	mov	r1, r3
 8003c76:	4610      	mov	r0, r2
 8003c78:	f000 fcc2 	bl	8004600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
	...

08003cd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d001      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e04e      	b.n	8003d8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a23      	ldr	r2, [pc, #140]	; (8003d9c <HAL_TIM_Base_Start_IT+0xc4>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d022      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d1a:	d01d      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a1f      	ldr	r2, [pc, #124]	; (8003da0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d018      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a1e      	ldr	r2, [pc, #120]	; (8003da4 <HAL_TIM_Base_Start_IT+0xcc>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d013      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a1c      	ldr	r2, [pc, #112]	; (8003da8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d00e      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a1b      	ldr	r2, [pc, #108]	; (8003dac <HAL_TIM_Base_Start_IT+0xd4>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d009      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a19      	ldr	r2, [pc, #100]	; (8003db0 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d004      	beq.n	8003d58 <HAL_TIM_Base_Start_IT+0x80>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a18      	ldr	r2, [pc, #96]	; (8003db4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d111      	bne.n	8003d7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b06      	cmp	r3, #6
 8003d68:	d010      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d7a:	e007      	b.n	8003d8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40010000 	.word	0x40010000
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40000800 	.word	0x40000800
 8003da8:	40000c00 	.word	0x40000c00
 8003dac:	40010400 	.word	0x40010400
 8003db0:	40014000 	.word	0x40014000
 8003db4:	40001800 	.word	0x40001800

08003db8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e041      	b.n	8003e4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d106      	bne.n	8003de4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7fe f8e2 	bl	8001fa8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4619      	mov	r1, r3
 8003df6:	4610      	mov	r0, r2
 8003df8:	f000 fc02 	bl	8004600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b086      	sub	sp, #24
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e097      	b.n	8003f9a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d106      	bne.n	8003e84 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7fd ff1a 	bl	8001cb8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2202      	movs	r2, #2
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	6812      	ldr	r2, [r2, #0]
 8003e96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e9a:	f023 0307 	bic.w	r3, r3, #7
 8003e9e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3304      	adds	r3, #4
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	4610      	mov	r0, r2
 8003eac:	f000 fba8 	bl	8004600 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ed8:	f023 0303 	bic.w	r3, r3, #3
 8003edc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	689a      	ldr	r2, [r3, #8]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	021b      	lsls	r3, r3, #8
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003ef6:	f023 030c 	bic.w	r3, r3, #12
 8003efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	021b      	lsls	r3, r3, #8
 8003f12:	4313      	orrs	r3, r2
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	011a      	lsls	r2, r3, #4
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	031b      	lsls	r3, r3, #12
 8003f26:	4313      	orrs	r3, r2
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003f34:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003f3c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b084      	sub	sp, #16
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fb2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003fba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003fc2:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003fca:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d110      	bne.n	8003ff4 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fd2:	7bfb      	ldrb	r3, [r7, #15]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d102      	bne.n	8003fde <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fd8:	7b7b      	ldrb	r3, [r7, #13]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d001      	beq.n	8003fe2 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e069      	b.n	80040b6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2202      	movs	r2, #2
 8003fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ff2:	e031      	b.n	8004058 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d110      	bne.n	800401c <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ffa:	7bbb      	ldrb	r3, [r7, #14]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d102      	bne.n	8004006 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004000:	7b3b      	ldrb	r3, [r7, #12]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d001      	beq.n	800400a <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e055      	b.n	80040b6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2202      	movs	r2, #2
 800400e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2202      	movs	r2, #2
 8004016:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800401a:	e01d      	b.n	8004058 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d108      	bne.n	8004034 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004022:	7bbb      	ldrb	r3, [r7, #14]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d105      	bne.n	8004034 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004028:	7b7b      	ldrb	r3, [r7, #13]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d102      	bne.n	8004034 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800402e:	7b3b      	ldrb	r3, [r7, #12]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d001      	beq.n	8004038 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e03e      	b.n	80040b6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_TIM_Encoder_Start+0xc4>
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2b04      	cmp	r3, #4
 8004062:	d008      	beq.n	8004076 <HAL_TIM_Encoder_Start+0xd4>
 8004064:	e00f      	b.n	8004086 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2201      	movs	r2, #1
 800406c:	2100      	movs	r1, #0
 800406e:	4618      	mov	r0, r3
 8004070:	f000 fd16 	bl	8004aa0 <TIM_CCxChannelCmd>
      break;
 8004074:	e016      	b.n	80040a4 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2201      	movs	r2, #1
 800407c:	2104      	movs	r1, #4
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fd0e 	bl	8004aa0 <TIM_CCxChannelCmd>
      break;
 8004084:	e00e      	b.n	80040a4 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2201      	movs	r2, #1
 800408c:	2100      	movs	r1, #0
 800408e:	4618      	mov	r0, r3
 8004090:	f000 fd06 	bl	8004aa0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2201      	movs	r2, #1
 800409a:	2104      	movs	r1, #4
 800409c:	4618      	mov	r0, r3
 800409e:	f000 fcff 	bl	8004aa0 <TIM_CCxChannelCmd>
      break;
 80040a2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b084      	sub	sp, #16
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
 80040c6:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040ce:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040de:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80040e6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d110      	bne.n	8004110 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d102      	bne.n	80040fa <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80040f4:	7b7b      	ldrb	r3, [r7, #13]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d001      	beq.n	80040fe <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e089      	b.n	8004212 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2202      	movs	r2, #2
 8004102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2202      	movs	r2, #2
 800410a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800410e:	e031      	b.n	8004174 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b04      	cmp	r3, #4
 8004114:	d110      	bne.n	8004138 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004116:	7bbb      	ldrb	r3, [r7, #14]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d102      	bne.n	8004122 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800411c:	7b3b      	ldrb	r3, [r7, #12]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d001      	beq.n	8004126 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e075      	b.n	8004212 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2202      	movs	r2, #2
 800412a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2202      	movs	r2, #2
 8004132:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004136:	e01d      	b.n	8004174 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d108      	bne.n	8004150 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800413e:	7bbb      	ldrb	r3, [r7, #14]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d105      	bne.n	8004150 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004144:	7b7b      	ldrb	r3, [r7, #13]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d102      	bne.n	8004150 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800414a:	7b3b      	ldrb	r3, [r7, #12]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d001      	beq.n	8004154 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e05e      	b.n	8004212 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2202      	movs	r2, #2
 8004158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2202      	movs	r2, #2
 8004168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_TIM_Encoder_Start_IT+0xc4>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b04      	cmp	r3, #4
 800417e:	d010      	beq.n	80041a2 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004180:	e01f      	b.n	80041c2 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2201      	movs	r2, #1
 8004188:	2100      	movs	r1, #0
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fc88 	bl	8004aa0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68da      	ldr	r2, [r3, #12]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0202 	orr.w	r2, r2, #2
 800419e:	60da      	str	r2, [r3, #12]
      break;
 80041a0:	e02e      	b.n	8004200 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2201      	movs	r2, #1
 80041a8:	2104      	movs	r1, #4
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 fc78 	bl	8004aa0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68da      	ldr	r2, [r3, #12]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0204 	orr.w	r2, r2, #4
 80041be:	60da      	str	r2, [r3, #12]
      break;
 80041c0:	e01e      	b.n	8004200 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2201      	movs	r2, #1
 80041c8:	2100      	movs	r1, #0
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 fc68 	bl	8004aa0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2201      	movs	r2, #1
 80041d6:	2104      	movs	r1, #4
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 fc61 	bl	8004aa0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68da      	ldr	r2, [r3, #12]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f042 0202 	orr.w	r2, r2, #2
 80041ec:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0204 	orr.w	r2, r2, #4
 80041fc:	60da      	str	r2, [r3, #12]
      break;
 80041fe:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b082      	sub	sp, #8
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b02      	cmp	r3, #2
 800422e:	d122      	bne.n	8004276 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b02      	cmp	r3, #2
 800423c:	d11b      	bne.n	8004276 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f06f 0202 	mvn.w	r2, #2
 8004246:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f003 0303 	and.w	r3, r3, #3
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7fd f8c5 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 8004262:	e005      	b.n	8004270 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 f9ad 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f9b4 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b04      	cmp	r3, #4
 8004282:	d122      	bne.n	80042ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	f003 0304 	and.w	r3, r3, #4
 800428e:	2b04      	cmp	r3, #4
 8004290:	d11b      	bne.n	80042ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f06f 0204 	mvn.w	r2, #4
 800429a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7fd f89b 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 80042b6:	e005      	b.n	80042c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f983 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f98a 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	f003 0308 	and.w	r3, r3, #8
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d122      	bne.n	800431e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	d11b      	bne.n	800431e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f06f 0208 	mvn.w	r2, #8
 80042ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2204      	movs	r2, #4
 80042f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	f003 0303 	and.w	r3, r3, #3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7fd f871 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 800430a:	e005      	b.n	8004318 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 f959 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f960 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	2b10      	cmp	r3, #16
 800432a:	d122      	bne.n	8004372 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f003 0310 	and.w	r3, r3, #16
 8004336:	2b10      	cmp	r3, #16
 8004338:	d11b      	bne.n	8004372 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f06f 0210 	mvn.w	r2, #16
 8004342:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2208      	movs	r2, #8
 8004348:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7fd f847 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 800435e:	e005      	b.n	800436c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f92f 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f936 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b01      	cmp	r3, #1
 800437e:	d10e      	bne.n	800439e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b01      	cmp	r3, #1
 800438c:	d107      	bne.n	800439e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f06f 0201 	mvn.w	r2, #1
 8004396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f909 	bl	80045b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a8:	2b80      	cmp	r3, #128	; 0x80
 80043aa:	d10e      	bne.n	80043ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b6:	2b80      	cmp	r3, #128	; 0x80
 80043b8:	d107      	bne.n	80043ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 fc17 	bl	8004bf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d4:	2b40      	cmp	r3, #64	; 0x40
 80043d6:	d10e      	bne.n	80043f6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e2:	2b40      	cmp	r3, #64	; 0x40
 80043e4:	d107      	bne.n	80043f6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f8fb 	bl	80045ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	f003 0320 	and.w	r3, r3, #32
 8004400:	2b20      	cmp	r3, #32
 8004402:	d10e      	bne.n	8004422 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0320 	and.w	r3, r3, #32
 800440e:	2b20      	cmp	r3, #32
 8004410:	d107      	bne.n	8004422 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f06f 0220 	mvn.w	r2, #32
 800441a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 fbe1 	bl	8004be4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004442:	2b01      	cmp	r3, #1
 8004444:	d101      	bne.n	800444a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004446:	2302      	movs	r3, #2
 8004448:	e0ae      	b.n	80045a8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b0c      	cmp	r3, #12
 8004456:	f200 809f 	bhi.w	8004598 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800445a:	a201      	add	r2, pc, #4	; (adr r2, 8004460 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800445c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004460:	08004495 	.word	0x08004495
 8004464:	08004599 	.word	0x08004599
 8004468:	08004599 	.word	0x08004599
 800446c:	08004599 	.word	0x08004599
 8004470:	080044d5 	.word	0x080044d5
 8004474:	08004599 	.word	0x08004599
 8004478:	08004599 	.word	0x08004599
 800447c:	08004599 	.word	0x08004599
 8004480:	08004517 	.word	0x08004517
 8004484:	08004599 	.word	0x08004599
 8004488:	08004599 	.word	0x08004599
 800448c:	08004599 	.word	0x08004599
 8004490:	08004557 	.word	0x08004557
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68b9      	ldr	r1, [r7, #8]
 800449a:	4618      	mov	r0, r3
 800449c:	f000 f950 	bl	8004740 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0208 	orr.w	r2, r2, #8
 80044ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	699a      	ldr	r2, [r3, #24]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0204 	bic.w	r2, r2, #4
 80044be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	6999      	ldr	r1, [r3, #24]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	619a      	str	r2, [r3, #24]
      break;
 80044d2:	e064      	b.n	800459e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f9a0 	bl	8004820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6999      	ldr	r1, [r3, #24]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	021a      	lsls	r2, r3, #8
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	619a      	str	r2, [r3, #24]
      break;
 8004514:	e043      	b.n	800459e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68b9      	ldr	r1, [r7, #8]
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f9f5 	bl	800490c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	69da      	ldr	r2, [r3, #28]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0208 	orr.w	r2, r2, #8
 8004530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	69da      	ldr	r2, [r3, #28]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f022 0204 	bic.w	r2, r2, #4
 8004540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69d9      	ldr	r1, [r3, #28]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	61da      	str	r2, [r3, #28]
      break;
 8004554:	e023      	b.n	800459e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	4618      	mov	r0, r3
 800455e:	f000 fa49 	bl	80049f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69da      	ldr	r2, [r3, #28]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69da      	ldr	r2, [r3, #28]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	69d9      	ldr	r1, [r3, #28]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	021a      	lsls	r2, r3, #8
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	61da      	str	r2, [r3, #28]
      break;
 8004596:	e002      	b.n	800459e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	75fb      	strb	r3, [r7, #23]
      break;
 800459c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80045a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3718      	adds	r7, #24
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a40      	ldr	r2, [pc, #256]	; (8004714 <TIM_Base_SetConfig+0x114>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d013      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461e:	d00f      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a3d      	ldr	r2, [pc, #244]	; (8004718 <TIM_Base_SetConfig+0x118>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d00b      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a3c      	ldr	r2, [pc, #240]	; (800471c <TIM_Base_SetConfig+0x11c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d007      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a3b      	ldr	r2, [pc, #236]	; (8004720 <TIM_Base_SetConfig+0x120>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d003      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a3a      	ldr	r2, [pc, #232]	; (8004724 <TIM_Base_SetConfig+0x124>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d108      	bne.n	8004652 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004646:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a2f      	ldr	r2, [pc, #188]	; (8004714 <TIM_Base_SetConfig+0x114>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d02b      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004660:	d027      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a2c      	ldr	r2, [pc, #176]	; (8004718 <TIM_Base_SetConfig+0x118>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d023      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a2b      	ldr	r2, [pc, #172]	; (800471c <TIM_Base_SetConfig+0x11c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d01f      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a2a      	ldr	r2, [pc, #168]	; (8004720 <TIM_Base_SetConfig+0x120>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d01b      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a29      	ldr	r2, [pc, #164]	; (8004724 <TIM_Base_SetConfig+0x124>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d017      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a28      	ldr	r2, [pc, #160]	; (8004728 <TIM_Base_SetConfig+0x128>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d013      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a27      	ldr	r2, [pc, #156]	; (800472c <TIM_Base_SetConfig+0x12c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d00f      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a26      	ldr	r2, [pc, #152]	; (8004730 <TIM_Base_SetConfig+0x130>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d00b      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a25      	ldr	r2, [pc, #148]	; (8004734 <TIM_Base_SetConfig+0x134>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d007      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a24      	ldr	r2, [pc, #144]	; (8004738 <TIM_Base_SetConfig+0x138>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d003      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a23      	ldr	r2, [pc, #140]	; (800473c <TIM_Base_SetConfig+0x13c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d108      	bne.n	80046c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a0a      	ldr	r2, [pc, #40]	; (8004714 <TIM_Base_SetConfig+0x114>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d003      	beq.n	80046f8 <TIM_Base_SetConfig+0xf8>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a0c      	ldr	r2, [pc, #48]	; (8004724 <TIM_Base_SetConfig+0x124>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d103      	bne.n	8004700 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	615a      	str	r2, [r3, #20]
}
 8004706:	bf00      	nop
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	40010000 	.word	0x40010000
 8004718:	40000400 	.word	0x40000400
 800471c:	40000800 	.word	0x40000800
 8004720:	40000c00 	.word	0x40000c00
 8004724:	40010400 	.word	0x40010400
 8004728:	40014000 	.word	0x40014000
 800472c:	40014400 	.word	0x40014400
 8004730:	40014800 	.word	0x40014800
 8004734:	40001800 	.word	0x40001800
 8004738:	40001c00 	.word	0x40001c00
 800473c:	40002000 	.word	0x40002000

08004740 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	f023 0201 	bic.w	r2, r3, #1
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800476e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f023 0303 	bic.w	r3, r3, #3
 8004776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	4313      	orrs	r3, r2
 8004780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f023 0302 	bic.w	r3, r3, #2
 8004788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	4313      	orrs	r3, r2
 8004792:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a20      	ldr	r2, [pc, #128]	; (8004818 <TIM_OC1_SetConfig+0xd8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d003      	beq.n	80047a4 <TIM_OC1_SetConfig+0x64>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a1f      	ldr	r2, [pc, #124]	; (800481c <TIM_OC1_SetConfig+0xdc>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d10c      	bne.n	80047be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f023 0308 	bic.w	r3, r3, #8
 80047aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f023 0304 	bic.w	r3, r3, #4
 80047bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a15      	ldr	r2, [pc, #84]	; (8004818 <TIM_OC1_SetConfig+0xd8>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d003      	beq.n	80047ce <TIM_OC1_SetConfig+0x8e>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a14      	ldr	r2, [pc, #80]	; (800481c <TIM_OC1_SetConfig+0xdc>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d111      	bne.n	80047f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	621a      	str	r2, [r3, #32]
}
 800480c:	bf00      	nop
 800480e:	371c      	adds	r7, #28
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	40010000 	.word	0x40010000
 800481c:	40010400 	.word	0x40010400

08004820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004820:	b480      	push	{r7}
 8004822:	b087      	sub	sp, #28
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	f023 0210 	bic.w	r2, r3, #16
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800484e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004856:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	021b      	lsls	r3, r3, #8
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4313      	orrs	r3, r2
 8004862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f023 0320 	bic.w	r3, r3, #32
 800486a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	011b      	lsls	r3, r3, #4
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a22      	ldr	r2, [pc, #136]	; (8004904 <TIM_OC2_SetConfig+0xe4>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d003      	beq.n	8004888 <TIM_OC2_SetConfig+0x68>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a21      	ldr	r2, [pc, #132]	; (8004908 <TIM_OC2_SetConfig+0xe8>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d10d      	bne.n	80048a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800488e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a17      	ldr	r2, [pc, #92]	; (8004904 <TIM_OC2_SetConfig+0xe4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d003      	beq.n	80048b4 <TIM_OC2_SetConfig+0x94>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a16      	ldr	r2, [pc, #88]	; (8004908 <TIM_OC2_SetConfig+0xe8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d113      	bne.n	80048dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4313      	orrs	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	621a      	str	r2, [r3, #32]
}
 80048f6:	bf00      	nop
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40010000 	.word	0x40010000
 8004908:	40010400 	.word	0x40010400

0800490c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 0303 	bic.w	r3, r3, #3
 8004942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	021b      	lsls	r3, r3, #8
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	4313      	orrs	r3, r2
 8004960:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a21      	ldr	r2, [pc, #132]	; (80049ec <TIM_OC3_SetConfig+0xe0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d003      	beq.n	8004972 <TIM_OC3_SetConfig+0x66>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a20      	ldr	r2, [pc, #128]	; (80049f0 <TIM_OC3_SetConfig+0xe4>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d10d      	bne.n	800498e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004978:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800498c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a16      	ldr	r2, [pc, #88]	; (80049ec <TIM_OC3_SetConfig+0xe0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d003      	beq.n	800499e <TIM_OC3_SetConfig+0x92>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a15      	ldr	r2, [pc, #84]	; (80049f0 <TIM_OC3_SetConfig+0xe4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d113      	bne.n	80049c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	693a      	ldr	r2, [r7, #16]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	621a      	str	r2, [r3, #32]
}
 80049e0:	bf00      	nop
 80049e2:	371c      	adds	r7, #28
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	40010000 	.word	0x40010000
 80049f0:	40010400 	.word	0x40010400

080049f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b087      	sub	sp, #28
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	021b      	lsls	r3, r3, #8
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	031b      	lsls	r3, r3, #12
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a12      	ldr	r2, [pc, #72]	; (8004a98 <TIM_OC4_SetConfig+0xa4>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d003      	beq.n	8004a5c <TIM_OC4_SetConfig+0x68>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a11      	ldr	r2, [pc, #68]	; (8004a9c <TIM_OC4_SetConfig+0xa8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d109      	bne.n	8004a70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	019b      	lsls	r3, r3, #6
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	621a      	str	r2, [r3, #32]
}
 8004a8a:	bf00      	nop
 8004a8c:	371c      	adds	r7, #28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	40010000 	.word	0x40010000
 8004a9c:	40010400 	.word	0x40010400

08004aa0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 031f 	and.w	r3, r3, #31
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a1a      	ldr	r2, [r3, #32]
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	43db      	mvns	r3, r3
 8004ac2:	401a      	ands	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a1a      	ldr	r2, [r3, #32]
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	f003 031f 	and.w	r3, r3, #31
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad8:	431a      	orrs	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	621a      	str	r2, [r3, #32]
}
 8004ade:	bf00      	nop
 8004ae0:	371c      	adds	r7, #28
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
	...

08004aec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e05a      	b.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a21      	ldr	r2, [pc, #132]	; (8004bc8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d022      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b50:	d01d      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1d      	ldr	r2, [pc, #116]	; (8004bcc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d018      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a1b      	ldr	r2, [pc, #108]	; (8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d013      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a1a      	ldr	r2, [pc, #104]	; (8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d00e      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a18      	ldr	r2, [pc, #96]	; (8004bd8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d009      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a17      	ldr	r2, [pc, #92]	; (8004bdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d004      	beq.n	8004b8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a15      	ldr	r2, [pc, #84]	; (8004be0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d10c      	bne.n	8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40010000 	.word	0x40010000
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	40000800 	.word	0x40000800
 8004bd4:	40000c00 	.word	0x40000c00
 8004bd8:	40010400 	.word	0x40010400
 8004bdc:	40014000 	.word	0x40014000
 8004be0:	40001800 	.word	0x40001800

08004be4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e03f      	b.n	8004c9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d106      	bne.n	8004c38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fd fab6 	bl	80021a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2224      	movs	r2, #36	; 0x24
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68da      	ldr	r2, [r3, #12]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fd7b 	bl	800574c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	691a      	ldr	r2, [r3, #16]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	695a      	ldr	r2, [r3, #20]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ca6:	b580      	push	{r7, lr}
 8004ca8:	b08a      	sub	sp, #40	; 0x28
 8004caa:	af02      	add	r7, sp, #8
 8004cac:	60f8      	str	r0, [r7, #12]
 8004cae:	60b9      	str	r1, [r7, #8]
 8004cb0:	603b      	str	r3, [r7, #0]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b20      	cmp	r3, #32
 8004cc4:	d17c      	bne.n	8004dc0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d002      	beq.n	8004cd2 <HAL_UART_Transmit+0x2c>
 8004ccc:	88fb      	ldrh	r3, [r7, #6]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e075      	b.n	8004dc2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d101      	bne.n	8004ce4 <HAL_UART_Transmit+0x3e>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e06e      	b.n	8004dc2 <HAL_UART_Transmit+0x11c>
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2221      	movs	r2, #33	; 0x21
 8004cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cfa:	f7fd fbcf 	bl	800249c <HAL_GetTick>
 8004cfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	88fa      	ldrh	r2, [r7, #6]
 8004d04:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	88fa      	ldrh	r2, [r7, #6]
 8004d0a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d14:	d108      	bne.n	8004d28 <HAL_UART_Transmit+0x82>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d104      	bne.n	8004d28 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	e003      	b.n	8004d30 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004d38:	e02a      	b.n	8004d90 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2200      	movs	r2, #0
 8004d42:	2180      	movs	r1, #128	; 0x80
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 faf9 	bl	800533c <UART_WaitOnFlagUntilTimeout>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e036      	b.n	8004dc2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10b      	bne.n	8004d72 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	881b      	ldrh	r3, [r3, #0]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	3302      	adds	r3, #2
 8004d6e:	61bb      	str	r3, [r7, #24]
 8004d70:	e007      	b.n	8004d82 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	781a      	ldrb	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1cf      	bne.n	8004d3a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	2200      	movs	r2, #0
 8004da2:	2140      	movs	r1, #64	; 0x40
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f000 fac9 	bl	800533c <UART_WaitOnFlagUntilTimeout>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e006      	b.n	8004dc2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2220      	movs	r2, #32
 8004db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	e000      	b.n	8004dc2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004dc0:	2302      	movs	r3, #2
  }
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3720      	adds	r7, #32
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
	...

08004dcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b0ba      	sub	sp, #232	; 0xe8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10f      	bne.n	8004e32 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <HAL_UART_IRQHandler+0x66>
 8004e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fbd3 	bl	80055d6 <UART_Receive_IT>
      return;
 8004e30:	e256      	b.n	80052e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 80de 	beq.w	8004ff8 <HAL_UART_IRQHandler+0x22c>
 8004e3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d106      	bne.n	8004e56 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e4c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f000 80d1 	beq.w	8004ff8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00b      	beq.n	8004e7a <HAL_UART_IRQHandler+0xae>
 8004e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	f043 0201 	orr.w	r2, r3, #1
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e7e:	f003 0304 	and.w	r3, r3, #4
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00b      	beq.n	8004e9e <HAL_UART_IRQHandler+0xd2>
 8004e86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	f043 0202 	orr.w	r2, r3, #2
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00b      	beq.n	8004ec2 <HAL_UART_IRQHandler+0xf6>
 8004eaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	f043 0204 	orr.w	r2, r3, #4
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ec6:	f003 0308 	and.w	r3, r3, #8
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d011      	beq.n	8004ef2 <HAL_UART_IRQHandler+0x126>
 8004ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ed2:	f003 0320 	and.w	r3, r3, #32
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d105      	bne.n	8004ee6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004eda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d005      	beq.n	8004ef2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	f043 0208 	orr.w	r2, r3, #8
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 81ed 	beq.w	80052d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f00:	f003 0320 	and.w	r3, r3, #32
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d008      	beq.n	8004f1a <HAL_UART_IRQHandler+0x14e>
 8004f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 fb5e 	bl	80055d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f24:	2b40      	cmp	r3, #64	; 0x40
 8004f26:	bf0c      	ite	eq
 8004f28:	2301      	moveq	r3, #1
 8004f2a:	2300      	movne	r3, #0
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d103      	bne.n	8004f46 <HAL_UART_IRQHandler+0x17a>
 8004f3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d04f      	beq.n	8004fe6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fa66 	bl	8005418 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f56:	2b40      	cmp	r3, #64	; 0x40
 8004f58:	d141      	bne.n	8004fde <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	3314      	adds	r3, #20
 8004f60:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3314      	adds	r3, #20
 8004f82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004f86:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004f8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004f92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004f9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1d9      	bne.n	8004f5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d013      	beq.n	8004fd6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb2:	4a7d      	ldr	r2, [pc, #500]	; (80051a8 <HAL_UART_IRQHandler+0x3dc>)
 8004fb4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fd fcce 	bl	800295c <HAL_DMA_Abort_IT>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d016      	beq.n	8004ff4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fd0:	4610      	mov	r0, r2
 8004fd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd4:	e00e      	b.n	8004ff4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f99a 	bl	8005310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fdc:	e00a      	b.n	8004ff4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f996 	bl	8005310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe4:	e006      	b.n	8004ff4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 f992 	bl	8005310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004ff2:	e170      	b.n	80052d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff4:	bf00      	nop
    return;
 8004ff6:	e16e      	b.n	80052d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	f040 814a 	bne.w	8005296 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005006:	f003 0310 	and.w	r3, r3, #16
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 8143 	beq.w	8005296 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005014:	f003 0310 	and.w	r3, r3, #16
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 813c 	beq.w	8005296 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800501e:	2300      	movs	r3, #0
 8005020:	60bb      	str	r3, [r7, #8]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60bb      	str	r3, [r7, #8]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800503e:	2b40      	cmp	r3, #64	; 0x40
 8005040:	f040 80b4 	bne.w	80051ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005050:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 8140 	beq.w	80052da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800505e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005062:	429a      	cmp	r2, r3
 8005064:	f080 8139 	bcs.w	80052da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800506e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800507a:	f000 8088 	beq.w	800518e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	330c      	adds	r3, #12
 8005084:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005088:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800508c:	e853 3f00 	ldrex	r3, [r3]
 8005090:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005094:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005098:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800509c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	330c      	adds	r3, #12
 80050a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80050aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80050ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80050b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80050ba:	e841 2300 	strex	r3, r2, [r1]
 80050be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80050c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1d9      	bne.n	800507e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3314      	adds	r3, #20
 80050d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050d4:	e853 3f00 	ldrex	r3, [r3]
 80050d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80050da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050dc:	f023 0301 	bic.w	r3, r3, #1
 80050e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	3314      	adds	r3, #20
 80050ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80050ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80050f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80050f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80050fa:	e841 2300 	strex	r3, r2, [r1]
 80050fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005100:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1e1      	bne.n	80050ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3314      	adds	r3, #20
 800510c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005110:	e853 3f00 	ldrex	r3, [r3]
 8005114:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800511c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3314      	adds	r3, #20
 8005126:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800512a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800512c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005130:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005132:	e841 2300 	strex	r3, r2, [r1]
 8005136:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005138:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1e3      	bne.n	8005106 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2220      	movs	r2, #32
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	330c      	adds	r3, #12
 8005152:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800515c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800515e:	f023 0310 	bic.w	r3, r3, #16
 8005162:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005170:	65ba      	str	r2, [r7, #88]	; 0x58
 8005172:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005174:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005176:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005178:	e841 2300 	strex	r3, r2, [r1]
 800517c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800517e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1e3      	bne.n	800514c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005188:	4618      	mov	r0, r3
 800518a:	f7fd fb77 	bl	800287c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005196:	b29b      	uxth	r3, r3
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	b29b      	uxth	r3, r3
 800519c:	4619      	mov	r1, r3
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f8c0 	bl	8005324 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051a4:	e099      	b.n	80052da <HAL_UART_IRQHandler+0x50e>
 80051a6:	bf00      	nop
 80051a8:	080054df 	.word	0x080054df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f000 808b 	beq.w	80052de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80051c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 8086 	beq.w	80052de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	330c      	adds	r3, #12
 80051d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051dc:	e853 3f00 	ldrex	r3, [r3]
 80051e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80051e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	330c      	adds	r3, #12
 80051f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80051f6:	647a      	str	r2, [r7, #68]	; 0x44
 80051f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80051fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051fe:	e841 2300 	strex	r3, r2, [r1]
 8005202:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e3      	bne.n	80051d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3314      	adds	r3, #20
 8005210:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	e853 3f00 	ldrex	r3, [r3]
 8005218:	623b      	str	r3, [r7, #32]
   return(result);
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	f023 0301 	bic.w	r3, r3, #1
 8005220:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3314      	adds	r3, #20
 800522a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800522e:	633a      	str	r2, [r7, #48]	; 0x30
 8005230:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005232:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005236:	e841 2300 	strex	r3, r2, [r1]
 800523a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800523c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1e3      	bne.n	800520a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2220      	movs	r2, #32
 8005246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	330c      	adds	r3, #12
 8005256:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	e853 3f00 	ldrex	r3, [r3]
 800525e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0310 	bic.w	r3, r3, #16
 8005266:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	330c      	adds	r3, #12
 8005270:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005274:	61fa      	str	r2, [r7, #28]
 8005276:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005278:	69b9      	ldr	r1, [r7, #24]
 800527a:	69fa      	ldr	r2, [r7, #28]
 800527c:	e841 2300 	strex	r3, r2, [r1]
 8005280:	617b      	str	r3, [r7, #20]
   return(result);
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1e3      	bne.n	8005250 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005288:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800528c:	4619      	mov	r1, r3
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f848 	bl	8005324 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005294:	e023      	b.n	80052de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800529a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d009      	beq.n	80052b6 <HAL_UART_IRQHandler+0x4ea>
 80052a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d003      	beq.n	80052b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f929 	bl	8005506 <UART_Transmit_IT>
    return;
 80052b4:	e014      	b.n	80052e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00e      	beq.n	80052e0 <HAL_UART_IRQHandler+0x514>
 80052c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d008      	beq.n	80052e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f969 	bl	80055a6 <UART_EndTransmit_IT>
    return;
 80052d4:	e004      	b.n	80052e0 <HAL_UART_IRQHandler+0x514>
    return;
 80052d6:	bf00      	nop
 80052d8:	e002      	b.n	80052e0 <HAL_UART_IRQHandler+0x514>
      return;
 80052da:	bf00      	nop
 80052dc:	e000      	b.n	80052e0 <HAL_UART_IRQHandler+0x514>
      return;
 80052de:	bf00      	nop
  }
}
 80052e0:	37e8      	adds	r7, #232	; 0xe8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop

080052e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	460b      	mov	r3, r1
 800532e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b090      	sub	sp, #64	; 0x40
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	603b      	str	r3, [r7, #0]
 8005348:	4613      	mov	r3, r2
 800534a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800534c:	e050      	b.n	80053f0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800534e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005354:	d04c      	beq.n	80053f0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005356:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005358:	2b00      	cmp	r3, #0
 800535a:	d007      	beq.n	800536c <UART_WaitOnFlagUntilTimeout+0x30>
 800535c:	f7fd f89e 	bl	800249c <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005368:	429a      	cmp	r2, r3
 800536a:	d241      	bcs.n	80053f0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	330c      	adds	r3, #12
 8005372:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005376:	e853 3f00 	ldrex	r3, [r3]
 800537a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800537c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005382:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	330c      	adds	r3, #12
 800538a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800538c:	637a      	str	r2, [r7, #52]	; 0x34
 800538e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005390:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005392:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005394:	e841 2300 	strex	r3, r2, [r1]
 8005398:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800539a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800539c:	2b00      	cmp	r3, #0
 800539e:	d1e5      	bne.n	800536c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3314      	adds	r3, #20
 80053a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	e853 3f00 	ldrex	r3, [r3]
 80053ae:	613b      	str	r3, [r7, #16]
   return(result);
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	f023 0301 	bic.w	r3, r3, #1
 80053b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3314      	adds	r3, #20
 80053be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053c0:	623a      	str	r2, [r7, #32]
 80053c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c4:	69f9      	ldr	r1, [r7, #28]
 80053c6:	6a3a      	ldr	r2, [r7, #32]
 80053c8:	e841 2300 	strex	r3, r2, [r1]
 80053cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1e5      	bne.n	80053a0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2220      	movs	r2, #32
 80053e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e00f      	b.n	8005410 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	4013      	ands	r3, r2
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	bf0c      	ite	eq
 8005400:	2301      	moveq	r3, #1
 8005402:	2300      	movne	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	429a      	cmp	r2, r3
 800540c:	d09f      	beq.n	800534e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3740      	adds	r7, #64	; 0x40
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005418:	b480      	push	{r7}
 800541a:	b095      	sub	sp, #84	; 0x54
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	330c      	adds	r3, #12
 8005426:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800542a:	e853 3f00 	ldrex	r3, [r3]
 800542e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005432:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	330c      	adds	r3, #12
 800543e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005440:	643a      	str	r2, [r7, #64]	; 0x40
 8005442:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005444:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005446:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005448:	e841 2300 	strex	r3, r2, [r1]
 800544c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800544e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1e5      	bne.n	8005420 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3314      	adds	r3, #20
 800545a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	e853 3f00 	ldrex	r3, [r3]
 8005462:	61fb      	str	r3, [r7, #28]
   return(result);
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	f023 0301 	bic.w	r3, r3, #1
 800546a:	64bb      	str	r3, [r7, #72]	; 0x48
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3314      	adds	r3, #20
 8005472:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005474:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005476:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005478:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800547a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1e5      	bne.n	8005454 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548c:	2b01      	cmp	r3, #1
 800548e:	d119      	bne.n	80054c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	e853 3f00 	ldrex	r3, [r3]
 800549e:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f023 0310 	bic.w	r3, r3, #16
 80054a6:	647b      	str	r3, [r7, #68]	; 0x44
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	330c      	adds	r3, #12
 80054ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054b0:	61ba      	str	r2, [r7, #24]
 80054b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b4:	6979      	ldr	r1, [r7, #20]
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	e841 2300 	strex	r3, r2, [r1]
 80054bc:	613b      	str	r3, [r7, #16]
   return(result);
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1e5      	bne.n	8005490 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054d2:	bf00      	nop
 80054d4:	3754      	adds	r7, #84	; 0x54
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b084      	sub	sp, #16
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f7ff ff09 	bl	8005310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054fe:	bf00      	nop
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005506:	b480      	push	{r7}
 8005508:	b085      	sub	sp, #20
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b21      	cmp	r3, #33	; 0x21
 8005518:	d13e      	bne.n	8005598 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005522:	d114      	bne.n	800554e <UART_Transmit_IT+0x48>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	691b      	ldr	r3, [r3, #16]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d110      	bne.n	800554e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	881b      	ldrh	r3, [r3, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005540:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	1c9a      	adds	r2, r3, #2
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	621a      	str	r2, [r3, #32]
 800554c:	e008      	b.n	8005560 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	1c59      	adds	r1, r3, #1
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	6211      	str	r1, [r2, #32]
 8005558:	781a      	ldrb	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29b      	uxth	r3, r3
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	4619      	mov	r1, r3
 800556e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10f      	bne.n	8005594 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68da      	ldr	r2, [r3, #12]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005582:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68da      	ldr	r2, [r3, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005592:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005594:	2300      	movs	r3, #0
 8005596:	e000      	b.n	800559a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005598:	2302      	movs	r3, #2
  }
}
 800559a:	4618      	mov	r0, r3
 800559c:	3714      	adds	r7, #20
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b082      	sub	sp, #8
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7ff fe8e 	bl	80052e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b08c      	sub	sp, #48	; 0x30
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b22      	cmp	r3, #34	; 0x22
 80055e8:	f040 80ab 	bne.w	8005742 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f4:	d117      	bne.n	8005626 <UART_Receive_IT+0x50>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d113      	bne.n	8005626 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005606:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	b29b      	uxth	r3, r3
 8005610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005614:	b29a      	uxth	r2, r3
 8005616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005618:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561e:	1c9a      	adds	r2, r3, #2
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	629a      	str	r2, [r3, #40]	; 0x28
 8005624:	e026      	b.n	8005674 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800562c:	2300      	movs	r3, #0
 800562e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005638:	d007      	beq.n	800564a <UART_Receive_IT+0x74>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10a      	bne.n	8005658 <UART_Receive_IT+0x82>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	b2da      	uxtb	r2, r3
 8005652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005654:	701a      	strb	r2, [r3, #0]
 8005656:	e008      	b.n	800566a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005664:	b2da      	uxtb	r2, r3
 8005666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005668:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b01      	subs	r3, #1
 800567c:	b29b      	uxth	r3, r3
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	4619      	mov	r1, r3
 8005682:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005684:	2b00      	cmp	r3, #0
 8005686:	d15a      	bne.n	800573e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0220 	bic.w	r2, r2, #32
 8005696:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	695a      	ldr	r2, [r3, #20]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0201 	bic.w	r2, r2, #1
 80056b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d135      	bne.n	8005734 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	330c      	adds	r3, #12
 80056d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	613b      	str	r3, [r7, #16]
   return(result);
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	f023 0310 	bic.w	r3, r3, #16
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	330c      	adds	r3, #12
 80056ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ee:	623a      	str	r2, [r7, #32]
 80056f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f2:	69f9      	ldr	r1, [r7, #28]
 80056f4:	6a3a      	ldr	r2, [r7, #32]
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1e5      	bne.n	80056ce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0310 	and.w	r3, r3, #16
 800570c:	2b10      	cmp	r3, #16
 800570e:	d10a      	bne.n	8005726 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005710:	2300      	movs	r3, #0
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	60fb      	str	r3, [r7, #12]
 8005724:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800572a:	4619      	mov	r1, r3
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f7ff fdf9 	bl	8005324 <HAL_UARTEx_RxEventCallback>
 8005732:	e002      	b.n	800573a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff fde1 	bl	80052fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800573a:	2300      	movs	r3, #0
 800573c:	e002      	b.n	8005744 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800573e:	2300      	movs	r3, #0
 8005740:	e000      	b.n	8005744 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005742:	2302      	movs	r3, #2
  }
}
 8005744:	4618      	mov	r0, r3
 8005746:	3730      	adds	r7, #48	; 0x30
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800574c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005750:	b0c0      	sub	sp, #256	; 0x100
 8005752:	af00      	add	r7, sp, #0
 8005754:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005768:	68d9      	ldr	r1, [r3, #12]
 800576a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	ea40 0301 	orr.w	r3, r0, r1
 8005774:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	431a      	orrs	r2, r3
 8005784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	431a      	orrs	r2, r3
 800578c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	4313      	orrs	r3, r2
 8005794:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80057a4:	f021 010c 	bic.w	r1, r1, #12
 80057a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80057b2:	430b      	orrs	r3, r1
 80057b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80057c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057c6:	6999      	ldr	r1, [r3, #24]
 80057c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	ea40 0301 	orr.w	r3, r0, r1
 80057d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	4b8f      	ldr	r3, [pc, #572]	; (8005a18 <UART_SetConfig+0x2cc>)
 80057dc:	429a      	cmp	r2, r3
 80057de:	d005      	beq.n	80057ec <UART_SetConfig+0xa0>
 80057e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	4b8d      	ldr	r3, [pc, #564]	; (8005a1c <UART_SetConfig+0x2d0>)
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d104      	bne.n	80057f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057ec:	f7fd fdc8 	bl	8003380 <HAL_RCC_GetPCLK2Freq>
 80057f0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80057f4:	e003      	b.n	80057fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057f6:	f7fd fdaf 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 80057fa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005802:	69db      	ldr	r3, [r3, #28]
 8005804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005808:	f040 810c 	bne.w	8005a24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800580c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005810:	2200      	movs	r2, #0
 8005812:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005816:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800581a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800581e:	4622      	mov	r2, r4
 8005820:	462b      	mov	r3, r5
 8005822:	1891      	adds	r1, r2, r2
 8005824:	65b9      	str	r1, [r7, #88]	; 0x58
 8005826:	415b      	adcs	r3, r3
 8005828:	65fb      	str	r3, [r7, #92]	; 0x5c
 800582a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800582e:	4621      	mov	r1, r4
 8005830:	eb12 0801 	adds.w	r8, r2, r1
 8005834:	4629      	mov	r1, r5
 8005836:	eb43 0901 	adc.w	r9, r3, r1
 800583a:	f04f 0200 	mov.w	r2, #0
 800583e:	f04f 0300 	mov.w	r3, #0
 8005842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800584a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800584e:	4690      	mov	r8, r2
 8005850:	4699      	mov	r9, r3
 8005852:	4623      	mov	r3, r4
 8005854:	eb18 0303 	adds.w	r3, r8, r3
 8005858:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800585c:	462b      	mov	r3, r5
 800585e:	eb49 0303 	adc.w	r3, r9, r3
 8005862:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005872:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005876:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800587a:	460b      	mov	r3, r1
 800587c:	18db      	adds	r3, r3, r3
 800587e:	653b      	str	r3, [r7, #80]	; 0x50
 8005880:	4613      	mov	r3, r2
 8005882:	eb42 0303 	adc.w	r3, r2, r3
 8005886:	657b      	str	r3, [r7, #84]	; 0x54
 8005888:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800588c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005890:	f7fb fa1a 	bl	8000cc8 <__aeabi_uldivmod>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	4b61      	ldr	r3, [pc, #388]	; (8005a20 <UART_SetConfig+0x2d4>)
 800589a:	fba3 2302 	umull	r2, r3, r3, r2
 800589e:	095b      	lsrs	r3, r3, #5
 80058a0:	011c      	lsls	r4, r3, #4
 80058a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058a6:	2200      	movs	r2, #0
 80058a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058ac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80058b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80058b4:	4642      	mov	r2, r8
 80058b6:	464b      	mov	r3, r9
 80058b8:	1891      	adds	r1, r2, r2
 80058ba:	64b9      	str	r1, [r7, #72]	; 0x48
 80058bc:	415b      	adcs	r3, r3
 80058be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80058c4:	4641      	mov	r1, r8
 80058c6:	eb12 0a01 	adds.w	sl, r2, r1
 80058ca:	4649      	mov	r1, r9
 80058cc:	eb43 0b01 	adc.w	fp, r3, r1
 80058d0:	f04f 0200 	mov.w	r2, #0
 80058d4:	f04f 0300 	mov.w	r3, #0
 80058d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058e4:	4692      	mov	sl, r2
 80058e6:	469b      	mov	fp, r3
 80058e8:	4643      	mov	r3, r8
 80058ea:	eb1a 0303 	adds.w	r3, sl, r3
 80058ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058f2:	464b      	mov	r3, r9
 80058f4:	eb4b 0303 	adc.w	r3, fp, r3
 80058f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80058fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005908:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800590c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005910:	460b      	mov	r3, r1
 8005912:	18db      	adds	r3, r3, r3
 8005914:	643b      	str	r3, [r7, #64]	; 0x40
 8005916:	4613      	mov	r3, r2
 8005918:	eb42 0303 	adc.w	r3, r2, r3
 800591c:	647b      	str	r3, [r7, #68]	; 0x44
 800591e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005922:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005926:	f7fb f9cf 	bl	8000cc8 <__aeabi_uldivmod>
 800592a:	4602      	mov	r2, r0
 800592c:	460b      	mov	r3, r1
 800592e:	4611      	mov	r1, r2
 8005930:	4b3b      	ldr	r3, [pc, #236]	; (8005a20 <UART_SetConfig+0x2d4>)
 8005932:	fba3 2301 	umull	r2, r3, r3, r1
 8005936:	095b      	lsrs	r3, r3, #5
 8005938:	2264      	movs	r2, #100	; 0x64
 800593a:	fb02 f303 	mul.w	r3, r2, r3
 800593e:	1acb      	subs	r3, r1, r3
 8005940:	00db      	lsls	r3, r3, #3
 8005942:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005946:	4b36      	ldr	r3, [pc, #216]	; (8005a20 <UART_SetConfig+0x2d4>)
 8005948:	fba3 2302 	umull	r2, r3, r3, r2
 800594c:	095b      	lsrs	r3, r3, #5
 800594e:	005b      	lsls	r3, r3, #1
 8005950:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005954:	441c      	add	r4, r3
 8005956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800595a:	2200      	movs	r2, #0
 800595c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005960:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005964:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005968:	4642      	mov	r2, r8
 800596a:	464b      	mov	r3, r9
 800596c:	1891      	adds	r1, r2, r2
 800596e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005970:	415b      	adcs	r3, r3
 8005972:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005974:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005978:	4641      	mov	r1, r8
 800597a:	1851      	adds	r1, r2, r1
 800597c:	6339      	str	r1, [r7, #48]	; 0x30
 800597e:	4649      	mov	r1, r9
 8005980:	414b      	adcs	r3, r1
 8005982:	637b      	str	r3, [r7, #52]	; 0x34
 8005984:	f04f 0200 	mov.w	r2, #0
 8005988:	f04f 0300 	mov.w	r3, #0
 800598c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005990:	4659      	mov	r1, fp
 8005992:	00cb      	lsls	r3, r1, #3
 8005994:	4651      	mov	r1, sl
 8005996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800599a:	4651      	mov	r1, sl
 800599c:	00ca      	lsls	r2, r1, #3
 800599e:	4610      	mov	r0, r2
 80059a0:	4619      	mov	r1, r3
 80059a2:	4603      	mov	r3, r0
 80059a4:	4642      	mov	r2, r8
 80059a6:	189b      	adds	r3, r3, r2
 80059a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059ac:	464b      	mov	r3, r9
 80059ae:	460a      	mov	r2, r1
 80059b0:	eb42 0303 	adc.w	r3, r2, r3
 80059b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80059c4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80059c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80059cc:	460b      	mov	r3, r1
 80059ce:	18db      	adds	r3, r3, r3
 80059d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80059d2:	4613      	mov	r3, r2
 80059d4:	eb42 0303 	adc.w	r3, r2, r3
 80059d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80059e2:	f7fb f971 	bl	8000cc8 <__aeabi_uldivmod>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	4b0d      	ldr	r3, [pc, #52]	; (8005a20 <UART_SetConfig+0x2d4>)
 80059ec:	fba3 1302 	umull	r1, r3, r3, r2
 80059f0:	095b      	lsrs	r3, r3, #5
 80059f2:	2164      	movs	r1, #100	; 0x64
 80059f4:	fb01 f303 	mul.w	r3, r1, r3
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	00db      	lsls	r3, r3, #3
 80059fc:	3332      	adds	r3, #50	; 0x32
 80059fe:	4a08      	ldr	r2, [pc, #32]	; (8005a20 <UART_SetConfig+0x2d4>)
 8005a00:	fba2 2303 	umull	r2, r3, r2, r3
 8005a04:	095b      	lsrs	r3, r3, #5
 8005a06:	f003 0207 	and.w	r2, r3, #7
 8005a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4422      	add	r2, r4
 8005a12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a14:	e105      	b.n	8005c22 <UART_SetConfig+0x4d6>
 8005a16:	bf00      	nop
 8005a18:	40011000 	.word	0x40011000
 8005a1c:	40011400 	.word	0x40011400
 8005a20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005a2e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005a32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005a36:	4642      	mov	r2, r8
 8005a38:	464b      	mov	r3, r9
 8005a3a:	1891      	adds	r1, r2, r2
 8005a3c:	6239      	str	r1, [r7, #32]
 8005a3e:	415b      	adcs	r3, r3
 8005a40:	627b      	str	r3, [r7, #36]	; 0x24
 8005a42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a46:	4641      	mov	r1, r8
 8005a48:	1854      	adds	r4, r2, r1
 8005a4a:	4649      	mov	r1, r9
 8005a4c:	eb43 0501 	adc.w	r5, r3, r1
 8005a50:	f04f 0200 	mov.w	r2, #0
 8005a54:	f04f 0300 	mov.w	r3, #0
 8005a58:	00eb      	lsls	r3, r5, #3
 8005a5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a5e:	00e2      	lsls	r2, r4, #3
 8005a60:	4614      	mov	r4, r2
 8005a62:	461d      	mov	r5, r3
 8005a64:	4643      	mov	r3, r8
 8005a66:	18e3      	adds	r3, r4, r3
 8005a68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a6c:	464b      	mov	r3, r9
 8005a6e:	eb45 0303 	adc.w	r3, r5, r3
 8005a72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a86:	f04f 0200 	mov.w	r2, #0
 8005a8a:	f04f 0300 	mov.w	r3, #0
 8005a8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005a92:	4629      	mov	r1, r5
 8005a94:	008b      	lsls	r3, r1, #2
 8005a96:	4621      	mov	r1, r4
 8005a98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	008a      	lsls	r2, r1, #2
 8005aa0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005aa4:	f7fb f910 	bl	8000cc8 <__aeabi_uldivmod>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4b60      	ldr	r3, [pc, #384]	; (8005c30 <UART_SetConfig+0x4e4>)
 8005aae:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab2:	095b      	lsrs	r3, r3, #5
 8005ab4:	011c      	lsls	r4, r3, #4
 8005ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aba:	2200      	movs	r2, #0
 8005abc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ac0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ac4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005ac8:	4642      	mov	r2, r8
 8005aca:	464b      	mov	r3, r9
 8005acc:	1891      	adds	r1, r2, r2
 8005ace:	61b9      	str	r1, [r7, #24]
 8005ad0:	415b      	adcs	r3, r3
 8005ad2:	61fb      	str	r3, [r7, #28]
 8005ad4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ad8:	4641      	mov	r1, r8
 8005ada:	1851      	adds	r1, r2, r1
 8005adc:	6139      	str	r1, [r7, #16]
 8005ade:	4649      	mov	r1, r9
 8005ae0:	414b      	adcs	r3, r1
 8005ae2:	617b      	str	r3, [r7, #20]
 8005ae4:	f04f 0200 	mov.w	r2, #0
 8005ae8:	f04f 0300 	mov.w	r3, #0
 8005aec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005af0:	4659      	mov	r1, fp
 8005af2:	00cb      	lsls	r3, r1, #3
 8005af4:	4651      	mov	r1, sl
 8005af6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005afa:	4651      	mov	r1, sl
 8005afc:	00ca      	lsls	r2, r1, #3
 8005afe:	4610      	mov	r0, r2
 8005b00:	4619      	mov	r1, r3
 8005b02:	4603      	mov	r3, r0
 8005b04:	4642      	mov	r2, r8
 8005b06:	189b      	adds	r3, r3, r2
 8005b08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b0c:	464b      	mov	r3, r9
 8005b0e:	460a      	mov	r2, r1
 8005b10:	eb42 0303 	adc.w	r3, r2, r3
 8005b14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b22:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005b24:	f04f 0200 	mov.w	r2, #0
 8005b28:	f04f 0300 	mov.w	r3, #0
 8005b2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005b30:	4649      	mov	r1, r9
 8005b32:	008b      	lsls	r3, r1, #2
 8005b34:	4641      	mov	r1, r8
 8005b36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b3a:	4641      	mov	r1, r8
 8005b3c:	008a      	lsls	r2, r1, #2
 8005b3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005b42:	f7fb f8c1 	bl	8000cc8 <__aeabi_uldivmod>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4b39      	ldr	r3, [pc, #228]	; (8005c30 <UART_SetConfig+0x4e4>)
 8005b4c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b50:	095b      	lsrs	r3, r3, #5
 8005b52:	2164      	movs	r1, #100	; 0x64
 8005b54:	fb01 f303 	mul.w	r3, r1, r3
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	3332      	adds	r3, #50	; 0x32
 8005b5e:	4a34      	ldr	r2, [pc, #208]	; (8005c30 <UART_SetConfig+0x4e4>)
 8005b60:	fba2 2303 	umull	r2, r3, r2, r3
 8005b64:	095b      	lsrs	r3, r3, #5
 8005b66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b6a:	441c      	add	r4, r3
 8005b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b70:	2200      	movs	r2, #0
 8005b72:	673b      	str	r3, [r7, #112]	; 0x70
 8005b74:	677a      	str	r2, [r7, #116]	; 0x74
 8005b76:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005b7a:	4642      	mov	r2, r8
 8005b7c:	464b      	mov	r3, r9
 8005b7e:	1891      	adds	r1, r2, r2
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	415b      	adcs	r3, r3
 8005b84:	60fb      	str	r3, [r7, #12]
 8005b86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b8a:	4641      	mov	r1, r8
 8005b8c:	1851      	adds	r1, r2, r1
 8005b8e:	6039      	str	r1, [r7, #0]
 8005b90:	4649      	mov	r1, r9
 8005b92:	414b      	adcs	r3, r1
 8005b94:	607b      	str	r3, [r7, #4]
 8005b96:	f04f 0200 	mov.w	r2, #0
 8005b9a:	f04f 0300 	mov.w	r3, #0
 8005b9e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ba2:	4659      	mov	r1, fp
 8005ba4:	00cb      	lsls	r3, r1, #3
 8005ba6:	4651      	mov	r1, sl
 8005ba8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bac:	4651      	mov	r1, sl
 8005bae:	00ca      	lsls	r2, r1, #3
 8005bb0:	4610      	mov	r0, r2
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	4642      	mov	r2, r8
 8005bb8:	189b      	adds	r3, r3, r2
 8005bba:	66bb      	str	r3, [r7, #104]	; 0x68
 8005bbc:	464b      	mov	r3, r9
 8005bbe:	460a      	mov	r2, r1
 8005bc0:	eb42 0303 	adc.w	r3, r2, r3
 8005bc4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	663b      	str	r3, [r7, #96]	; 0x60
 8005bd0:	667a      	str	r2, [r7, #100]	; 0x64
 8005bd2:	f04f 0200 	mov.w	r2, #0
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005bde:	4649      	mov	r1, r9
 8005be0:	008b      	lsls	r3, r1, #2
 8005be2:	4641      	mov	r1, r8
 8005be4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005be8:	4641      	mov	r1, r8
 8005bea:	008a      	lsls	r2, r1, #2
 8005bec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005bf0:	f7fb f86a 	bl	8000cc8 <__aeabi_uldivmod>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4b0d      	ldr	r3, [pc, #52]	; (8005c30 <UART_SetConfig+0x4e4>)
 8005bfa:	fba3 1302 	umull	r1, r3, r3, r2
 8005bfe:	095b      	lsrs	r3, r3, #5
 8005c00:	2164      	movs	r1, #100	; 0x64
 8005c02:	fb01 f303 	mul.w	r3, r1, r3
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	011b      	lsls	r3, r3, #4
 8005c0a:	3332      	adds	r3, #50	; 0x32
 8005c0c:	4a08      	ldr	r2, [pc, #32]	; (8005c30 <UART_SetConfig+0x4e4>)
 8005c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c12:	095b      	lsrs	r3, r3, #5
 8005c14:	f003 020f 	and.w	r2, r3, #15
 8005c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4422      	add	r2, r4
 8005c20:	609a      	str	r2, [r3, #8]
}
 8005c22:	bf00      	nop
 8005c24:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c2e:	bf00      	nop
 8005c30:	51eb851f 	.word	0x51eb851f

08005c34 <__errno>:
 8005c34:	4b01      	ldr	r3, [pc, #4]	; (8005c3c <__errno+0x8>)
 8005c36:	6818      	ldr	r0, [r3, #0]
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	20000074 	.word	0x20000074

08005c40 <__libc_init_array>:
 8005c40:	b570      	push	{r4, r5, r6, lr}
 8005c42:	4d0d      	ldr	r5, [pc, #52]	; (8005c78 <__libc_init_array+0x38>)
 8005c44:	4c0d      	ldr	r4, [pc, #52]	; (8005c7c <__libc_init_array+0x3c>)
 8005c46:	1b64      	subs	r4, r4, r5
 8005c48:	10a4      	asrs	r4, r4, #2
 8005c4a:	2600      	movs	r6, #0
 8005c4c:	42a6      	cmp	r6, r4
 8005c4e:	d109      	bne.n	8005c64 <__libc_init_array+0x24>
 8005c50:	4d0b      	ldr	r5, [pc, #44]	; (8005c80 <__libc_init_array+0x40>)
 8005c52:	4c0c      	ldr	r4, [pc, #48]	; (8005c84 <__libc_init_array+0x44>)
 8005c54:	f004 fc94 	bl	800a580 <_init>
 8005c58:	1b64      	subs	r4, r4, r5
 8005c5a:	10a4      	asrs	r4, r4, #2
 8005c5c:	2600      	movs	r6, #0
 8005c5e:	42a6      	cmp	r6, r4
 8005c60:	d105      	bne.n	8005c6e <__libc_init_array+0x2e>
 8005c62:	bd70      	pop	{r4, r5, r6, pc}
 8005c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c68:	4798      	blx	r3
 8005c6a:	3601      	adds	r6, #1
 8005c6c:	e7ee      	b.n	8005c4c <__libc_init_array+0xc>
 8005c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c72:	4798      	blx	r3
 8005c74:	3601      	adds	r6, #1
 8005c76:	e7f2      	b.n	8005c5e <__libc_init_array+0x1e>
 8005c78:	0800aa70 	.word	0x0800aa70
 8005c7c:	0800aa70 	.word	0x0800aa70
 8005c80:	0800aa70 	.word	0x0800aa70
 8005c84:	0800aa74 	.word	0x0800aa74

08005c88 <memset>:
 8005c88:	4402      	add	r2, r0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d100      	bne.n	8005c92 <memset+0xa>
 8005c90:	4770      	bx	lr
 8005c92:	f803 1b01 	strb.w	r1, [r3], #1
 8005c96:	e7f9      	b.n	8005c8c <memset+0x4>

08005c98 <__cvt>:
 8005c98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	ec55 4b10 	vmov	r4, r5, d0
 8005ca0:	2d00      	cmp	r5, #0
 8005ca2:	460e      	mov	r6, r1
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	462b      	mov	r3, r5
 8005ca8:	bfbb      	ittet	lt
 8005caa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005cae:	461d      	movlt	r5, r3
 8005cb0:	2300      	movge	r3, #0
 8005cb2:	232d      	movlt	r3, #45	; 0x2d
 8005cb4:	700b      	strb	r3, [r1, #0]
 8005cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cb8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005cbc:	4691      	mov	r9, r2
 8005cbe:	f023 0820 	bic.w	r8, r3, #32
 8005cc2:	bfbc      	itt	lt
 8005cc4:	4622      	movlt	r2, r4
 8005cc6:	4614      	movlt	r4, r2
 8005cc8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ccc:	d005      	beq.n	8005cda <__cvt+0x42>
 8005cce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005cd2:	d100      	bne.n	8005cd6 <__cvt+0x3e>
 8005cd4:	3601      	adds	r6, #1
 8005cd6:	2102      	movs	r1, #2
 8005cd8:	e000      	b.n	8005cdc <__cvt+0x44>
 8005cda:	2103      	movs	r1, #3
 8005cdc:	ab03      	add	r3, sp, #12
 8005cde:	9301      	str	r3, [sp, #4]
 8005ce0:	ab02      	add	r3, sp, #8
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	ec45 4b10 	vmov	d0, r4, r5
 8005ce8:	4653      	mov	r3, sl
 8005cea:	4632      	mov	r2, r6
 8005cec:	f001 fdcc 	bl	8007888 <_dtoa_r>
 8005cf0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005cf4:	4607      	mov	r7, r0
 8005cf6:	d102      	bne.n	8005cfe <__cvt+0x66>
 8005cf8:	f019 0f01 	tst.w	r9, #1
 8005cfc:	d022      	beq.n	8005d44 <__cvt+0xac>
 8005cfe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d02:	eb07 0906 	add.w	r9, r7, r6
 8005d06:	d110      	bne.n	8005d2a <__cvt+0x92>
 8005d08:	783b      	ldrb	r3, [r7, #0]
 8005d0a:	2b30      	cmp	r3, #48	; 0x30
 8005d0c:	d10a      	bne.n	8005d24 <__cvt+0x8c>
 8005d0e:	2200      	movs	r2, #0
 8005d10:	2300      	movs	r3, #0
 8005d12:	4620      	mov	r0, r4
 8005d14:	4629      	mov	r1, r5
 8005d16:	f7fa fef7 	bl	8000b08 <__aeabi_dcmpeq>
 8005d1a:	b918      	cbnz	r0, 8005d24 <__cvt+0x8c>
 8005d1c:	f1c6 0601 	rsb	r6, r6, #1
 8005d20:	f8ca 6000 	str.w	r6, [sl]
 8005d24:	f8da 3000 	ldr.w	r3, [sl]
 8005d28:	4499      	add	r9, r3
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	4620      	mov	r0, r4
 8005d30:	4629      	mov	r1, r5
 8005d32:	f7fa fee9 	bl	8000b08 <__aeabi_dcmpeq>
 8005d36:	b108      	cbz	r0, 8005d3c <__cvt+0xa4>
 8005d38:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d3c:	2230      	movs	r2, #48	; 0x30
 8005d3e:	9b03      	ldr	r3, [sp, #12]
 8005d40:	454b      	cmp	r3, r9
 8005d42:	d307      	bcc.n	8005d54 <__cvt+0xbc>
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d48:	1bdb      	subs	r3, r3, r7
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	b004      	add	sp, #16
 8005d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d54:	1c59      	adds	r1, r3, #1
 8005d56:	9103      	str	r1, [sp, #12]
 8005d58:	701a      	strb	r2, [r3, #0]
 8005d5a:	e7f0      	b.n	8005d3e <__cvt+0xa6>

08005d5c <__exponent>:
 8005d5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2900      	cmp	r1, #0
 8005d62:	bfb8      	it	lt
 8005d64:	4249      	neglt	r1, r1
 8005d66:	f803 2b02 	strb.w	r2, [r3], #2
 8005d6a:	bfb4      	ite	lt
 8005d6c:	222d      	movlt	r2, #45	; 0x2d
 8005d6e:	222b      	movge	r2, #43	; 0x2b
 8005d70:	2909      	cmp	r1, #9
 8005d72:	7042      	strb	r2, [r0, #1]
 8005d74:	dd2a      	ble.n	8005dcc <__exponent+0x70>
 8005d76:	f10d 0407 	add.w	r4, sp, #7
 8005d7a:	46a4      	mov	ip, r4
 8005d7c:	270a      	movs	r7, #10
 8005d7e:	46a6      	mov	lr, r4
 8005d80:	460a      	mov	r2, r1
 8005d82:	fb91 f6f7 	sdiv	r6, r1, r7
 8005d86:	fb07 1516 	mls	r5, r7, r6, r1
 8005d8a:	3530      	adds	r5, #48	; 0x30
 8005d8c:	2a63      	cmp	r2, #99	; 0x63
 8005d8e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005d92:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005d96:	4631      	mov	r1, r6
 8005d98:	dcf1      	bgt.n	8005d7e <__exponent+0x22>
 8005d9a:	3130      	adds	r1, #48	; 0x30
 8005d9c:	f1ae 0502 	sub.w	r5, lr, #2
 8005da0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005da4:	1c44      	adds	r4, r0, #1
 8005da6:	4629      	mov	r1, r5
 8005da8:	4561      	cmp	r1, ip
 8005daa:	d30a      	bcc.n	8005dc2 <__exponent+0x66>
 8005dac:	f10d 0209 	add.w	r2, sp, #9
 8005db0:	eba2 020e 	sub.w	r2, r2, lr
 8005db4:	4565      	cmp	r5, ip
 8005db6:	bf88      	it	hi
 8005db8:	2200      	movhi	r2, #0
 8005dba:	4413      	add	r3, r2
 8005dbc:	1a18      	subs	r0, r3, r0
 8005dbe:	b003      	add	sp, #12
 8005dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dc6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005dca:	e7ed      	b.n	8005da8 <__exponent+0x4c>
 8005dcc:	2330      	movs	r3, #48	; 0x30
 8005dce:	3130      	adds	r1, #48	; 0x30
 8005dd0:	7083      	strb	r3, [r0, #2]
 8005dd2:	70c1      	strb	r1, [r0, #3]
 8005dd4:	1d03      	adds	r3, r0, #4
 8005dd6:	e7f1      	b.n	8005dbc <__exponent+0x60>

08005dd8 <_printf_float>:
 8005dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ddc:	ed2d 8b02 	vpush	{d8}
 8005de0:	b08d      	sub	sp, #52	; 0x34
 8005de2:	460c      	mov	r4, r1
 8005de4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005de8:	4616      	mov	r6, r2
 8005dea:	461f      	mov	r7, r3
 8005dec:	4605      	mov	r5, r0
 8005dee:	f002 febb 	bl	8008b68 <_localeconv_r>
 8005df2:	f8d0 a000 	ldr.w	sl, [r0]
 8005df6:	4650      	mov	r0, sl
 8005df8:	f7fa fa0a 	bl	8000210 <strlen>
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	930a      	str	r3, [sp, #40]	; 0x28
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	f8d8 3000 	ldr.w	r3, [r8]
 8005e08:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e0c:	3307      	adds	r3, #7
 8005e0e:	f023 0307 	bic.w	r3, r3, #7
 8005e12:	f103 0208 	add.w	r2, r3, #8
 8005e16:	f8c8 2000 	str.w	r2, [r8]
 8005e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e22:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e26:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e2a:	9307      	str	r3, [sp, #28]
 8005e2c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e30:	ee08 0a10 	vmov	s16, r0
 8005e34:	4b9f      	ldr	r3, [pc, #636]	; (80060b4 <_printf_float+0x2dc>)
 8005e36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e3e:	f7fa fe95 	bl	8000b6c <__aeabi_dcmpun>
 8005e42:	bb88      	cbnz	r0, 8005ea8 <_printf_float+0xd0>
 8005e44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e48:	4b9a      	ldr	r3, [pc, #616]	; (80060b4 <_printf_float+0x2dc>)
 8005e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e4e:	f7fa fe6f 	bl	8000b30 <__aeabi_dcmple>
 8005e52:	bb48      	cbnz	r0, 8005ea8 <_printf_float+0xd0>
 8005e54:	2200      	movs	r2, #0
 8005e56:	2300      	movs	r3, #0
 8005e58:	4640      	mov	r0, r8
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	f7fa fe5e 	bl	8000b1c <__aeabi_dcmplt>
 8005e60:	b110      	cbz	r0, 8005e68 <_printf_float+0x90>
 8005e62:	232d      	movs	r3, #45	; 0x2d
 8005e64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e68:	4b93      	ldr	r3, [pc, #588]	; (80060b8 <_printf_float+0x2e0>)
 8005e6a:	4894      	ldr	r0, [pc, #592]	; (80060bc <_printf_float+0x2e4>)
 8005e6c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e70:	bf94      	ite	ls
 8005e72:	4698      	movls	r8, r3
 8005e74:	4680      	movhi	r8, r0
 8005e76:	2303      	movs	r3, #3
 8005e78:	6123      	str	r3, [r4, #16]
 8005e7a:	9b05      	ldr	r3, [sp, #20]
 8005e7c:	f023 0204 	bic.w	r2, r3, #4
 8005e80:	6022      	str	r2, [r4, #0]
 8005e82:	f04f 0900 	mov.w	r9, #0
 8005e86:	9700      	str	r7, [sp, #0]
 8005e88:	4633      	mov	r3, r6
 8005e8a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e8c:	4621      	mov	r1, r4
 8005e8e:	4628      	mov	r0, r5
 8005e90:	f000 f9d8 	bl	8006244 <_printf_common>
 8005e94:	3001      	adds	r0, #1
 8005e96:	f040 8090 	bne.w	8005fba <_printf_float+0x1e2>
 8005e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e9e:	b00d      	add	sp, #52	; 0x34
 8005ea0:	ecbd 8b02 	vpop	{d8}
 8005ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea8:	4642      	mov	r2, r8
 8005eaa:	464b      	mov	r3, r9
 8005eac:	4640      	mov	r0, r8
 8005eae:	4649      	mov	r1, r9
 8005eb0:	f7fa fe5c 	bl	8000b6c <__aeabi_dcmpun>
 8005eb4:	b140      	cbz	r0, 8005ec8 <_printf_float+0xf0>
 8005eb6:	464b      	mov	r3, r9
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	bfbc      	itt	lt
 8005ebc:	232d      	movlt	r3, #45	; 0x2d
 8005ebe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ec2:	487f      	ldr	r0, [pc, #508]	; (80060c0 <_printf_float+0x2e8>)
 8005ec4:	4b7f      	ldr	r3, [pc, #508]	; (80060c4 <_printf_float+0x2ec>)
 8005ec6:	e7d1      	b.n	8005e6c <_printf_float+0x94>
 8005ec8:	6863      	ldr	r3, [r4, #4]
 8005eca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005ece:	9206      	str	r2, [sp, #24]
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	d13f      	bne.n	8005f54 <_printf_float+0x17c>
 8005ed4:	2306      	movs	r3, #6
 8005ed6:	6063      	str	r3, [r4, #4]
 8005ed8:	9b05      	ldr	r3, [sp, #20]
 8005eda:	6861      	ldr	r1, [r4, #4]
 8005edc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	9303      	str	r3, [sp, #12]
 8005ee4:	ab0a      	add	r3, sp, #40	; 0x28
 8005ee6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005eea:	ab09      	add	r3, sp, #36	; 0x24
 8005eec:	ec49 8b10 	vmov	d0, r8, r9
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	6022      	str	r2, [r4, #0]
 8005ef4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f7ff fecd 	bl	8005c98 <__cvt>
 8005efe:	9b06      	ldr	r3, [sp, #24]
 8005f00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f02:	2b47      	cmp	r3, #71	; 0x47
 8005f04:	4680      	mov	r8, r0
 8005f06:	d108      	bne.n	8005f1a <_printf_float+0x142>
 8005f08:	1cc8      	adds	r0, r1, #3
 8005f0a:	db02      	blt.n	8005f12 <_printf_float+0x13a>
 8005f0c:	6863      	ldr	r3, [r4, #4]
 8005f0e:	4299      	cmp	r1, r3
 8005f10:	dd41      	ble.n	8005f96 <_printf_float+0x1be>
 8005f12:	f1ab 0b02 	sub.w	fp, fp, #2
 8005f16:	fa5f fb8b 	uxtb.w	fp, fp
 8005f1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f1e:	d820      	bhi.n	8005f62 <_printf_float+0x18a>
 8005f20:	3901      	subs	r1, #1
 8005f22:	465a      	mov	r2, fp
 8005f24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f28:	9109      	str	r1, [sp, #36]	; 0x24
 8005f2a:	f7ff ff17 	bl	8005d5c <__exponent>
 8005f2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f30:	1813      	adds	r3, r2, r0
 8005f32:	2a01      	cmp	r2, #1
 8005f34:	4681      	mov	r9, r0
 8005f36:	6123      	str	r3, [r4, #16]
 8005f38:	dc02      	bgt.n	8005f40 <_printf_float+0x168>
 8005f3a:	6822      	ldr	r2, [r4, #0]
 8005f3c:	07d2      	lsls	r2, r2, #31
 8005f3e:	d501      	bpl.n	8005f44 <_printf_float+0x16c>
 8005f40:	3301      	adds	r3, #1
 8005f42:	6123      	str	r3, [r4, #16]
 8005f44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d09c      	beq.n	8005e86 <_printf_float+0xae>
 8005f4c:	232d      	movs	r3, #45	; 0x2d
 8005f4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f52:	e798      	b.n	8005e86 <_printf_float+0xae>
 8005f54:	9a06      	ldr	r2, [sp, #24]
 8005f56:	2a47      	cmp	r2, #71	; 0x47
 8005f58:	d1be      	bne.n	8005ed8 <_printf_float+0x100>
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1bc      	bne.n	8005ed8 <_printf_float+0x100>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e7b9      	b.n	8005ed6 <_printf_float+0xfe>
 8005f62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f66:	d118      	bne.n	8005f9a <_printf_float+0x1c2>
 8005f68:	2900      	cmp	r1, #0
 8005f6a:	6863      	ldr	r3, [r4, #4]
 8005f6c:	dd0b      	ble.n	8005f86 <_printf_float+0x1ae>
 8005f6e:	6121      	str	r1, [r4, #16]
 8005f70:	b913      	cbnz	r3, 8005f78 <_printf_float+0x1a0>
 8005f72:	6822      	ldr	r2, [r4, #0]
 8005f74:	07d0      	lsls	r0, r2, #31
 8005f76:	d502      	bpl.n	8005f7e <_printf_float+0x1a6>
 8005f78:	3301      	adds	r3, #1
 8005f7a:	440b      	add	r3, r1
 8005f7c:	6123      	str	r3, [r4, #16]
 8005f7e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f80:	f04f 0900 	mov.w	r9, #0
 8005f84:	e7de      	b.n	8005f44 <_printf_float+0x16c>
 8005f86:	b913      	cbnz	r3, 8005f8e <_printf_float+0x1b6>
 8005f88:	6822      	ldr	r2, [r4, #0]
 8005f8a:	07d2      	lsls	r2, r2, #31
 8005f8c:	d501      	bpl.n	8005f92 <_printf_float+0x1ba>
 8005f8e:	3302      	adds	r3, #2
 8005f90:	e7f4      	b.n	8005f7c <_printf_float+0x1a4>
 8005f92:	2301      	movs	r3, #1
 8005f94:	e7f2      	b.n	8005f7c <_printf_float+0x1a4>
 8005f96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f9c:	4299      	cmp	r1, r3
 8005f9e:	db05      	blt.n	8005fac <_printf_float+0x1d4>
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	6121      	str	r1, [r4, #16]
 8005fa4:	07d8      	lsls	r0, r3, #31
 8005fa6:	d5ea      	bpl.n	8005f7e <_printf_float+0x1a6>
 8005fa8:	1c4b      	adds	r3, r1, #1
 8005faa:	e7e7      	b.n	8005f7c <_printf_float+0x1a4>
 8005fac:	2900      	cmp	r1, #0
 8005fae:	bfd4      	ite	le
 8005fb0:	f1c1 0202 	rsble	r2, r1, #2
 8005fb4:	2201      	movgt	r2, #1
 8005fb6:	4413      	add	r3, r2
 8005fb8:	e7e0      	b.n	8005f7c <_printf_float+0x1a4>
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	055a      	lsls	r2, r3, #21
 8005fbe:	d407      	bmi.n	8005fd0 <_printf_float+0x1f8>
 8005fc0:	6923      	ldr	r3, [r4, #16]
 8005fc2:	4642      	mov	r2, r8
 8005fc4:	4631      	mov	r1, r6
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	47b8      	blx	r7
 8005fca:	3001      	adds	r0, #1
 8005fcc:	d12c      	bne.n	8006028 <_printf_float+0x250>
 8005fce:	e764      	b.n	8005e9a <_printf_float+0xc2>
 8005fd0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fd4:	f240 80e0 	bls.w	8006198 <_printf_float+0x3c0>
 8005fd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2300      	movs	r3, #0
 8005fe0:	f7fa fd92 	bl	8000b08 <__aeabi_dcmpeq>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d034      	beq.n	8006052 <_printf_float+0x27a>
 8005fe8:	4a37      	ldr	r2, [pc, #220]	; (80060c8 <_printf_float+0x2f0>)
 8005fea:	2301      	movs	r3, #1
 8005fec:	4631      	mov	r1, r6
 8005fee:	4628      	mov	r0, r5
 8005ff0:	47b8      	blx	r7
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	f43f af51 	beq.w	8005e9a <_printf_float+0xc2>
 8005ff8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	db02      	blt.n	8006006 <_printf_float+0x22e>
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	07d8      	lsls	r0, r3, #31
 8006004:	d510      	bpl.n	8006028 <_printf_float+0x250>
 8006006:	ee18 3a10 	vmov	r3, s16
 800600a:	4652      	mov	r2, sl
 800600c:	4631      	mov	r1, r6
 800600e:	4628      	mov	r0, r5
 8006010:	47b8      	blx	r7
 8006012:	3001      	adds	r0, #1
 8006014:	f43f af41 	beq.w	8005e9a <_printf_float+0xc2>
 8006018:	f04f 0800 	mov.w	r8, #0
 800601c:	f104 091a 	add.w	r9, r4, #26
 8006020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006022:	3b01      	subs	r3, #1
 8006024:	4543      	cmp	r3, r8
 8006026:	dc09      	bgt.n	800603c <_printf_float+0x264>
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	079b      	lsls	r3, r3, #30
 800602c:	f100 8105 	bmi.w	800623a <_printf_float+0x462>
 8006030:	68e0      	ldr	r0, [r4, #12]
 8006032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006034:	4298      	cmp	r0, r3
 8006036:	bfb8      	it	lt
 8006038:	4618      	movlt	r0, r3
 800603a:	e730      	b.n	8005e9e <_printf_float+0xc6>
 800603c:	2301      	movs	r3, #1
 800603e:	464a      	mov	r2, r9
 8006040:	4631      	mov	r1, r6
 8006042:	4628      	mov	r0, r5
 8006044:	47b8      	blx	r7
 8006046:	3001      	adds	r0, #1
 8006048:	f43f af27 	beq.w	8005e9a <_printf_float+0xc2>
 800604c:	f108 0801 	add.w	r8, r8, #1
 8006050:	e7e6      	b.n	8006020 <_printf_float+0x248>
 8006052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006054:	2b00      	cmp	r3, #0
 8006056:	dc39      	bgt.n	80060cc <_printf_float+0x2f4>
 8006058:	4a1b      	ldr	r2, [pc, #108]	; (80060c8 <_printf_float+0x2f0>)
 800605a:	2301      	movs	r3, #1
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	f43f af19 	beq.w	8005e9a <_printf_float+0xc2>
 8006068:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800606c:	4313      	orrs	r3, r2
 800606e:	d102      	bne.n	8006076 <_printf_float+0x29e>
 8006070:	6823      	ldr	r3, [r4, #0]
 8006072:	07d9      	lsls	r1, r3, #31
 8006074:	d5d8      	bpl.n	8006028 <_printf_float+0x250>
 8006076:	ee18 3a10 	vmov	r3, s16
 800607a:	4652      	mov	r2, sl
 800607c:	4631      	mov	r1, r6
 800607e:	4628      	mov	r0, r5
 8006080:	47b8      	blx	r7
 8006082:	3001      	adds	r0, #1
 8006084:	f43f af09 	beq.w	8005e9a <_printf_float+0xc2>
 8006088:	f04f 0900 	mov.w	r9, #0
 800608c:	f104 0a1a 	add.w	sl, r4, #26
 8006090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006092:	425b      	negs	r3, r3
 8006094:	454b      	cmp	r3, r9
 8006096:	dc01      	bgt.n	800609c <_printf_float+0x2c4>
 8006098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800609a:	e792      	b.n	8005fc2 <_printf_float+0x1ea>
 800609c:	2301      	movs	r3, #1
 800609e:	4652      	mov	r2, sl
 80060a0:	4631      	mov	r1, r6
 80060a2:	4628      	mov	r0, r5
 80060a4:	47b8      	blx	r7
 80060a6:	3001      	adds	r0, #1
 80060a8:	f43f aef7 	beq.w	8005e9a <_printf_float+0xc2>
 80060ac:	f109 0901 	add.w	r9, r9, #1
 80060b0:	e7ee      	b.n	8006090 <_printf_float+0x2b8>
 80060b2:	bf00      	nop
 80060b4:	7fefffff 	.word	0x7fefffff
 80060b8:	0800a5c0 	.word	0x0800a5c0
 80060bc:	0800a5c4 	.word	0x0800a5c4
 80060c0:	0800a5cc 	.word	0x0800a5cc
 80060c4:	0800a5c8 	.word	0x0800a5c8
 80060c8:	0800a5d0 	.word	0x0800a5d0
 80060cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060d0:	429a      	cmp	r2, r3
 80060d2:	bfa8      	it	ge
 80060d4:	461a      	movge	r2, r3
 80060d6:	2a00      	cmp	r2, #0
 80060d8:	4691      	mov	r9, r2
 80060da:	dc37      	bgt.n	800614c <_printf_float+0x374>
 80060dc:	f04f 0b00 	mov.w	fp, #0
 80060e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060e4:	f104 021a 	add.w	r2, r4, #26
 80060e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060ea:	9305      	str	r3, [sp, #20]
 80060ec:	eba3 0309 	sub.w	r3, r3, r9
 80060f0:	455b      	cmp	r3, fp
 80060f2:	dc33      	bgt.n	800615c <_printf_float+0x384>
 80060f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060f8:	429a      	cmp	r2, r3
 80060fa:	db3b      	blt.n	8006174 <_printf_float+0x39c>
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	07da      	lsls	r2, r3, #31
 8006100:	d438      	bmi.n	8006174 <_printf_float+0x39c>
 8006102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006104:	9a05      	ldr	r2, [sp, #20]
 8006106:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006108:	1a9a      	subs	r2, r3, r2
 800610a:	eba3 0901 	sub.w	r9, r3, r1
 800610e:	4591      	cmp	r9, r2
 8006110:	bfa8      	it	ge
 8006112:	4691      	movge	r9, r2
 8006114:	f1b9 0f00 	cmp.w	r9, #0
 8006118:	dc35      	bgt.n	8006186 <_printf_float+0x3ae>
 800611a:	f04f 0800 	mov.w	r8, #0
 800611e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006122:	f104 0a1a 	add.w	sl, r4, #26
 8006126:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800612a:	1a9b      	subs	r3, r3, r2
 800612c:	eba3 0309 	sub.w	r3, r3, r9
 8006130:	4543      	cmp	r3, r8
 8006132:	f77f af79 	ble.w	8006028 <_printf_float+0x250>
 8006136:	2301      	movs	r3, #1
 8006138:	4652      	mov	r2, sl
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	f43f aeaa 	beq.w	8005e9a <_printf_float+0xc2>
 8006146:	f108 0801 	add.w	r8, r8, #1
 800614a:	e7ec      	b.n	8006126 <_printf_float+0x34e>
 800614c:	4613      	mov	r3, r2
 800614e:	4631      	mov	r1, r6
 8006150:	4642      	mov	r2, r8
 8006152:	4628      	mov	r0, r5
 8006154:	47b8      	blx	r7
 8006156:	3001      	adds	r0, #1
 8006158:	d1c0      	bne.n	80060dc <_printf_float+0x304>
 800615a:	e69e      	b.n	8005e9a <_printf_float+0xc2>
 800615c:	2301      	movs	r3, #1
 800615e:	4631      	mov	r1, r6
 8006160:	4628      	mov	r0, r5
 8006162:	9205      	str	r2, [sp, #20]
 8006164:	47b8      	blx	r7
 8006166:	3001      	adds	r0, #1
 8006168:	f43f ae97 	beq.w	8005e9a <_printf_float+0xc2>
 800616c:	9a05      	ldr	r2, [sp, #20]
 800616e:	f10b 0b01 	add.w	fp, fp, #1
 8006172:	e7b9      	b.n	80060e8 <_printf_float+0x310>
 8006174:	ee18 3a10 	vmov	r3, s16
 8006178:	4652      	mov	r2, sl
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	47b8      	blx	r7
 8006180:	3001      	adds	r0, #1
 8006182:	d1be      	bne.n	8006102 <_printf_float+0x32a>
 8006184:	e689      	b.n	8005e9a <_printf_float+0xc2>
 8006186:	9a05      	ldr	r2, [sp, #20]
 8006188:	464b      	mov	r3, r9
 800618a:	4442      	add	r2, r8
 800618c:	4631      	mov	r1, r6
 800618e:	4628      	mov	r0, r5
 8006190:	47b8      	blx	r7
 8006192:	3001      	adds	r0, #1
 8006194:	d1c1      	bne.n	800611a <_printf_float+0x342>
 8006196:	e680      	b.n	8005e9a <_printf_float+0xc2>
 8006198:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800619a:	2a01      	cmp	r2, #1
 800619c:	dc01      	bgt.n	80061a2 <_printf_float+0x3ca>
 800619e:	07db      	lsls	r3, r3, #31
 80061a0:	d538      	bpl.n	8006214 <_printf_float+0x43c>
 80061a2:	2301      	movs	r3, #1
 80061a4:	4642      	mov	r2, r8
 80061a6:	4631      	mov	r1, r6
 80061a8:	4628      	mov	r0, r5
 80061aa:	47b8      	blx	r7
 80061ac:	3001      	adds	r0, #1
 80061ae:	f43f ae74 	beq.w	8005e9a <_printf_float+0xc2>
 80061b2:	ee18 3a10 	vmov	r3, s16
 80061b6:	4652      	mov	r2, sl
 80061b8:	4631      	mov	r1, r6
 80061ba:	4628      	mov	r0, r5
 80061bc:	47b8      	blx	r7
 80061be:	3001      	adds	r0, #1
 80061c0:	f43f ae6b 	beq.w	8005e9a <_printf_float+0xc2>
 80061c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061c8:	2200      	movs	r2, #0
 80061ca:	2300      	movs	r3, #0
 80061cc:	f7fa fc9c 	bl	8000b08 <__aeabi_dcmpeq>
 80061d0:	b9d8      	cbnz	r0, 800620a <_printf_float+0x432>
 80061d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d4:	f108 0201 	add.w	r2, r8, #1
 80061d8:	3b01      	subs	r3, #1
 80061da:	4631      	mov	r1, r6
 80061dc:	4628      	mov	r0, r5
 80061de:	47b8      	blx	r7
 80061e0:	3001      	adds	r0, #1
 80061e2:	d10e      	bne.n	8006202 <_printf_float+0x42a>
 80061e4:	e659      	b.n	8005e9a <_printf_float+0xc2>
 80061e6:	2301      	movs	r3, #1
 80061e8:	4652      	mov	r2, sl
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	f43f ae52 	beq.w	8005e9a <_printf_float+0xc2>
 80061f6:	f108 0801 	add.w	r8, r8, #1
 80061fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061fc:	3b01      	subs	r3, #1
 80061fe:	4543      	cmp	r3, r8
 8006200:	dcf1      	bgt.n	80061e6 <_printf_float+0x40e>
 8006202:	464b      	mov	r3, r9
 8006204:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006208:	e6dc      	b.n	8005fc4 <_printf_float+0x1ec>
 800620a:	f04f 0800 	mov.w	r8, #0
 800620e:	f104 0a1a 	add.w	sl, r4, #26
 8006212:	e7f2      	b.n	80061fa <_printf_float+0x422>
 8006214:	2301      	movs	r3, #1
 8006216:	4642      	mov	r2, r8
 8006218:	e7df      	b.n	80061da <_printf_float+0x402>
 800621a:	2301      	movs	r3, #1
 800621c:	464a      	mov	r2, r9
 800621e:	4631      	mov	r1, r6
 8006220:	4628      	mov	r0, r5
 8006222:	47b8      	blx	r7
 8006224:	3001      	adds	r0, #1
 8006226:	f43f ae38 	beq.w	8005e9a <_printf_float+0xc2>
 800622a:	f108 0801 	add.w	r8, r8, #1
 800622e:	68e3      	ldr	r3, [r4, #12]
 8006230:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006232:	1a5b      	subs	r3, r3, r1
 8006234:	4543      	cmp	r3, r8
 8006236:	dcf0      	bgt.n	800621a <_printf_float+0x442>
 8006238:	e6fa      	b.n	8006030 <_printf_float+0x258>
 800623a:	f04f 0800 	mov.w	r8, #0
 800623e:	f104 0919 	add.w	r9, r4, #25
 8006242:	e7f4      	b.n	800622e <_printf_float+0x456>

08006244 <_printf_common>:
 8006244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006248:	4616      	mov	r6, r2
 800624a:	4699      	mov	r9, r3
 800624c:	688a      	ldr	r2, [r1, #8]
 800624e:	690b      	ldr	r3, [r1, #16]
 8006250:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006254:	4293      	cmp	r3, r2
 8006256:	bfb8      	it	lt
 8006258:	4613      	movlt	r3, r2
 800625a:	6033      	str	r3, [r6, #0]
 800625c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006260:	4607      	mov	r7, r0
 8006262:	460c      	mov	r4, r1
 8006264:	b10a      	cbz	r2, 800626a <_printf_common+0x26>
 8006266:	3301      	adds	r3, #1
 8006268:	6033      	str	r3, [r6, #0]
 800626a:	6823      	ldr	r3, [r4, #0]
 800626c:	0699      	lsls	r1, r3, #26
 800626e:	bf42      	ittt	mi
 8006270:	6833      	ldrmi	r3, [r6, #0]
 8006272:	3302      	addmi	r3, #2
 8006274:	6033      	strmi	r3, [r6, #0]
 8006276:	6825      	ldr	r5, [r4, #0]
 8006278:	f015 0506 	ands.w	r5, r5, #6
 800627c:	d106      	bne.n	800628c <_printf_common+0x48>
 800627e:	f104 0a19 	add.w	sl, r4, #25
 8006282:	68e3      	ldr	r3, [r4, #12]
 8006284:	6832      	ldr	r2, [r6, #0]
 8006286:	1a9b      	subs	r3, r3, r2
 8006288:	42ab      	cmp	r3, r5
 800628a:	dc26      	bgt.n	80062da <_printf_common+0x96>
 800628c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006290:	1e13      	subs	r3, r2, #0
 8006292:	6822      	ldr	r2, [r4, #0]
 8006294:	bf18      	it	ne
 8006296:	2301      	movne	r3, #1
 8006298:	0692      	lsls	r2, r2, #26
 800629a:	d42b      	bmi.n	80062f4 <_printf_common+0xb0>
 800629c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062a0:	4649      	mov	r1, r9
 80062a2:	4638      	mov	r0, r7
 80062a4:	47c0      	blx	r8
 80062a6:	3001      	adds	r0, #1
 80062a8:	d01e      	beq.n	80062e8 <_printf_common+0xa4>
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	68e5      	ldr	r5, [r4, #12]
 80062ae:	6832      	ldr	r2, [r6, #0]
 80062b0:	f003 0306 	and.w	r3, r3, #6
 80062b4:	2b04      	cmp	r3, #4
 80062b6:	bf08      	it	eq
 80062b8:	1aad      	subeq	r5, r5, r2
 80062ba:	68a3      	ldr	r3, [r4, #8]
 80062bc:	6922      	ldr	r2, [r4, #16]
 80062be:	bf0c      	ite	eq
 80062c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062c4:	2500      	movne	r5, #0
 80062c6:	4293      	cmp	r3, r2
 80062c8:	bfc4      	itt	gt
 80062ca:	1a9b      	subgt	r3, r3, r2
 80062cc:	18ed      	addgt	r5, r5, r3
 80062ce:	2600      	movs	r6, #0
 80062d0:	341a      	adds	r4, #26
 80062d2:	42b5      	cmp	r5, r6
 80062d4:	d11a      	bne.n	800630c <_printf_common+0xc8>
 80062d6:	2000      	movs	r0, #0
 80062d8:	e008      	b.n	80062ec <_printf_common+0xa8>
 80062da:	2301      	movs	r3, #1
 80062dc:	4652      	mov	r2, sl
 80062de:	4649      	mov	r1, r9
 80062e0:	4638      	mov	r0, r7
 80062e2:	47c0      	blx	r8
 80062e4:	3001      	adds	r0, #1
 80062e6:	d103      	bne.n	80062f0 <_printf_common+0xac>
 80062e8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062f0:	3501      	adds	r5, #1
 80062f2:	e7c6      	b.n	8006282 <_printf_common+0x3e>
 80062f4:	18e1      	adds	r1, r4, r3
 80062f6:	1c5a      	adds	r2, r3, #1
 80062f8:	2030      	movs	r0, #48	; 0x30
 80062fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062fe:	4422      	add	r2, r4
 8006300:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006304:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006308:	3302      	adds	r3, #2
 800630a:	e7c7      	b.n	800629c <_printf_common+0x58>
 800630c:	2301      	movs	r3, #1
 800630e:	4622      	mov	r2, r4
 8006310:	4649      	mov	r1, r9
 8006312:	4638      	mov	r0, r7
 8006314:	47c0      	blx	r8
 8006316:	3001      	adds	r0, #1
 8006318:	d0e6      	beq.n	80062e8 <_printf_common+0xa4>
 800631a:	3601      	adds	r6, #1
 800631c:	e7d9      	b.n	80062d2 <_printf_common+0x8e>
	...

08006320 <_printf_i>:
 8006320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006324:	7e0f      	ldrb	r7, [r1, #24]
 8006326:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006328:	2f78      	cmp	r7, #120	; 0x78
 800632a:	4691      	mov	r9, r2
 800632c:	4680      	mov	r8, r0
 800632e:	460c      	mov	r4, r1
 8006330:	469a      	mov	sl, r3
 8006332:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006336:	d807      	bhi.n	8006348 <_printf_i+0x28>
 8006338:	2f62      	cmp	r7, #98	; 0x62
 800633a:	d80a      	bhi.n	8006352 <_printf_i+0x32>
 800633c:	2f00      	cmp	r7, #0
 800633e:	f000 80d8 	beq.w	80064f2 <_printf_i+0x1d2>
 8006342:	2f58      	cmp	r7, #88	; 0x58
 8006344:	f000 80a3 	beq.w	800648e <_printf_i+0x16e>
 8006348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800634c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006350:	e03a      	b.n	80063c8 <_printf_i+0xa8>
 8006352:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006356:	2b15      	cmp	r3, #21
 8006358:	d8f6      	bhi.n	8006348 <_printf_i+0x28>
 800635a:	a101      	add	r1, pc, #4	; (adr r1, 8006360 <_printf_i+0x40>)
 800635c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006360:	080063b9 	.word	0x080063b9
 8006364:	080063cd 	.word	0x080063cd
 8006368:	08006349 	.word	0x08006349
 800636c:	08006349 	.word	0x08006349
 8006370:	08006349 	.word	0x08006349
 8006374:	08006349 	.word	0x08006349
 8006378:	080063cd 	.word	0x080063cd
 800637c:	08006349 	.word	0x08006349
 8006380:	08006349 	.word	0x08006349
 8006384:	08006349 	.word	0x08006349
 8006388:	08006349 	.word	0x08006349
 800638c:	080064d9 	.word	0x080064d9
 8006390:	080063fd 	.word	0x080063fd
 8006394:	080064bb 	.word	0x080064bb
 8006398:	08006349 	.word	0x08006349
 800639c:	08006349 	.word	0x08006349
 80063a0:	080064fb 	.word	0x080064fb
 80063a4:	08006349 	.word	0x08006349
 80063a8:	080063fd 	.word	0x080063fd
 80063ac:	08006349 	.word	0x08006349
 80063b0:	08006349 	.word	0x08006349
 80063b4:	080064c3 	.word	0x080064c3
 80063b8:	682b      	ldr	r3, [r5, #0]
 80063ba:	1d1a      	adds	r2, r3, #4
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	602a      	str	r2, [r5, #0]
 80063c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063c8:	2301      	movs	r3, #1
 80063ca:	e0a3      	b.n	8006514 <_printf_i+0x1f4>
 80063cc:	6820      	ldr	r0, [r4, #0]
 80063ce:	6829      	ldr	r1, [r5, #0]
 80063d0:	0606      	lsls	r6, r0, #24
 80063d2:	f101 0304 	add.w	r3, r1, #4
 80063d6:	d50a      	bpl.n	80063ee <_printf_i+0xce>
 80063d8:	680e      	ldr	r6, [r1, #0]
 80063da:	602b      	str	r3, [r5, #0]
 80063dc:	2e00      	cmp	r6, #0
 80063de:	da03      	bge.n	80063e8 <_printf_i+0xc8>
 80063e0:	232d      	movs	r3, #45	; 0x2d
 80063e2:	4276      	negs	r6, r6
 80063e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063e8:	485e      	ldr	r0, [pc, #376]	; (8006564 <_printf_i+0x244>)
 80063ea:	230a      	movs	r3, #10
 80063ec:	e019      	b.n	8006422 <_printf_i+0x102>
 80063ee:	680e      	ldr	r6, [r1, #0]
 80063f0:	602b      	str	r3, [r5, #0]
 80063f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063f6:	bf18      	it	ne
 80063f8:	b236      	sxthne	r6, r6
 80063fa:	e7ef      	b.n	80063dc <_printf_i+0xbc>
 80063fc:	682b      	ldr	r3, [r5, #0]
 80063fe:	6820      	ldr	r0, [r4, #0]
 8006400:	1d19      	adds	r1, r3, #4
 8006402:	6029      	str	r1, [r5, #0]
 8006404:	0601      	lsls	r1, r0, #24
 8006406:	d501      	bpl.n	800640c <_printf_i+0xec>
 8006408:	681e      	ldr	r6, [r3, #0]
 800640a:	e002      	b.n	8006412 <_printf_i+0xf2>
 800640c:	0646      	lsls	r6, r0, #25
 800640e:	d5fb      	bpl.n	8006408 <_printf_i+0xe8>
 8006410:	881e      	ldrh	r6, [r3, #0]
 8006412:	4854      	ldr	r0, [pc, #336]	; (8006564 <_printf_i+0x244>)
 8006414:	2f6f      	cmp	r7, #111	; 0x6f
 8006416:	bf0c      	ite	eq
 8006418:	2308      	moveq	r3, #8
 800641a:	230a      	movne	r3, #10
 800641c:	2100      	movs	r1, #0
 800641e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006422:	6865      	ldr	r5, [r4, #4]
 8006424:	60a5      	str	r5, [r4, #8]
 8006426:	2d00      	cmp	r5, #0
 8006428:	bfa2      	ittt	ge
 800642a:	6821      	ldrge	r1, [r4, #0]
 800642c:	f021 0104 	bicge.w	r1, r1, #4
 8006430:	6021      	strge	r1, [r4, #0]
 8006432:	b90e      	cbnz	r6, 8006438 <_printf_i+0x118>
 8006434:	2d00      	cmp	r5, #0
 8006436:	d04d      	beq.n	80064d4 <_printf_i+0x1b4>
 8006438:	4615      	mov	r5, r2
 800643a:	fbb6 f1f3 	udiv	r1, r6, r3
 800643e:	fb03 6711 	mls	r7, r3, r1, r6
 8006442:	5dc7      	ldrb	r7, [r0, r7]
 8006444:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006448:	4637      	mov	r7, r6
 800644a:	42bb      	cmp	r3, r7
 800644c:	460e      	mov	r6, r1
 800644e:	d9f4      	bls.n	800643a <_printf_i+0x11a>
 8006450:	2b08      	cmp	r3, #8
 8006452:	d10b      	bne.n	800646c <_printf_i+0x14c>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	07de      	lsls	r6, r3, #31
 8006458:	d508      	bpl.n	800646c <_printf_i+0x14c>
 800645a:	6923      	ldr	r3, [r4, #16]
 800645c:	6861      	ldr	r1, [r4, #4]
 800645e:	4299      	cmp	r1, r3
 8006460:	bfde      	ittt	le
 8006462:	2330      	movle	r3, #48	; 0x30
 8006464:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006468:	f105 35ff 	addle.w	r5, r5, #4294967295
 800646c:	1b52      	subs	r2, r2, r5
 800646e:	6122      	str	r2, [r4, #16]
 8006470:	f8cd a000 	str.w	sl, [sp]
 8006474:	464b      	mov	r3, r9
 8006476:	aa03      	add	r2, sp, #12
 8006478:	4621      	mov	r1, r4
 800647a:	4640      	mov	r0, r8
 800647c:	f7ff fee2 	bl	8006244 <_printf_common>
 8006480:	3001      	adds	r0, #1
 8006482:	d14c      	bne.n	800651e <_printf_i+0x1fe>
 8006484:	f04f 30ff 	mov.w	r0, #4294967295
 8006488:	b004      	add	sp, #16
 800648a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800648e:	4835      	ldr	r0, [pc, #212]	; (8006564 <_printf_i+0x244>)
 8006490:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006494:	6829      	ldr	r1, [r5, #0]
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	f851 6b04 	ldr.w	r6, [r1], #4
 800649c:	6029      	str	r1, [r5, #0]
 800649e:	061d      	lsls	r5, r3, #24
 80064a0:	d514      	bpl.n	80064cc <_printf_i+0x1ac>
 80064a2:	07df      	lsls	r7, r3, #31
 80064a4:	bf44      	itt	mi
 80064a6:	f043 0320 	orrmi.w	r3, r3, #32
 80064aa:	6023      	strmi	r3, [r4, #0]
 80064ac:	b91e      	cbnz	r6, 80064b6 <_printf_i+0x196>
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	f023 0320 	bic.w	r3, r3, #32
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	2310      	movs	r3, #16
 80064b8:	e7b0      	b.n	800641c <_printf_i+0xfc>
 80064ba:	6823      	ldr	r3, [r4, #0]
 80064bc:	f043 0320 	orr.w	r3, r3, #32
 80064c0:	6023      	str	r3, [r4, #0]
 80064c2:	2378      	movs	r3, #120	; 0x78
 80064c4:	4828      	ldr	r0, [pc, #160]	; (8006568 <_printf_i+0x248>)
 80064c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064ca:	e7e3      	b.n	8006494 <_printf_i+0x174>
 80064cc:	0659      	lsls	r1, r3, #25
 80064ce:	bf48      	it	mi
 80064d0:	b2b6      	uxthmi	r6, r6
 80064d2:	e7e6      	b.n	80064a2 <_printf_i+0x182>
 80064d4:	4615      	mov	r5, r2
 80064d6:	e7bb      	b.n	8006450 <_printf_i+0x130>
 80064d8:	682b      	ldr	r3, [r5, #0]
 80064da:	6826      	ldr	r6, [r4, #0]
 80064dc:	6961      	ldr	r1, [r4, #20]
 80064de:	1d18      	adds	r0, r3, #4
 80064e0:	6028      	str	r0, [r5, #0]
 80064e2:	0635      	lsls	r5, r6, #24
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	d501      	bpl.n	80064ec <_printf_i+0x1cc>
 80064e8:	6019      	str	r1, [r3, #0]
 80064ea:	e002      	b.n	80064f2 <_printf_i+0x1d2>
 80064ec:	0670      	lsls	r0, r6, #25
 80064ee:	d5fb      	bpl.n	80064e8 <_printf_i+0x1c8>
 80064f0:	8019      	strh	r1, [r3, #0]
 80064f2:	2300      	movs	r3, #0
 80064f4:	6123      	str	r3, [r4, #16]
 80064f6:	4615      	mov	r5, r2
 80064f8:	e7ba      	b.n	8006470 <_printf_i+0x150>
 80064fa:	682b      	ldr	r3, [r5, #0]
 80064fc:	1d1a      	adds	r2, r3, #4
 80064fe:	602a      	str	r2, [r5, #0]
 8006500:	681d      	ldr	r5, [r3, #0]
 8006502:	6862      	ldr	r2, [r4, #4]
 8006504:	2100      	movs	r1, #0
 8006506:	4628      	mov	r0, r5
 8006508:	f7f9 fe8a 	bl	8000220 <memchr>
 800650c:	b108      	cbz	r0, 8006512 <_printf_i+0x1f2>
 800650e:	1b40      	subs	r0, r0, r5
 8006510:	6060      	str	r0, [r4, #4]
 8006512:	6863      	ldr	r3, [r4, #4]
 8006514:	6123      	str	r3, [r4, #16]
 8006516:	2300      	movs	r3, #0
 8006518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800651c:	e7a8      	b.n	8006470 <_printf_i+0x150>
 800651e:	6923      	ldr	r3, [r4, #16]
 8006520:	462a      	mov	r2, r5
 8006522:	4649      	mov	r1, r9
 8006524:	4640      	mov	r0, r8
 8006526:	47d0      	blx	sl
 8006528:	3001      	adds	r0, #1
 800652a:	d0ab      	beq.n	8006484 <_printf_i+0x164>
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	079b      	lsls	r3, r3, #30
 8006530:	d413      	bmi.n	800655a <_printf_i+0x23a>
 8006532:	68e0      	ldr	r0, [r4, #12]
 8006534:	9b03      	ldr	r3, [sp, #12]
 8006536:	4298      	cmp	r0, r3
 8006538:	bfb8      	it	lt
 800653a:	4618      	movlt	r0, r3
 800653c:	e7a4      	b.n	8006488 <_printf_i+0x168>
 800653e:	2301      	movs	r3, #1
 8006540:	4632      	mov	r2, r6
 8006542:	4649      	mov	r1, r9
 8006544:	4640      	mov	r0, r8
 8006546:	47d0      	blx	sl
 8006548:	3001      	adds	r0, #1
 800654a:	d09b      	beq.n	8006484 <_printf_i+0x164>
 800654c:	3501      	adds	r5, #1
 800654e:	68e3      	ldr	r3, [r4, #12]
 8006550:	9903      	ldr	r1, [sp, #12]
 8006552:	1a5b      	subs	r3, r3, r1
 8006554:	42ab      	cmp	r3, r5
 8006556:	dcf2      	bgt.n	800653e <_printf_i+0x21e>
 8006558:	e7eb      	b.n	8006532 <_printf_i+0x212>
 800655a:	2500      	movs	r5, #0
 800655c:	f104 0619 	add.w	r6, r4, #25
 8006560:	e7f5      	b.n	800654e <_printf_i+0x22e>
 8006562:	bf00      	nop
 8006564:	0800a5d2 	.word	0x0800a5d2
 8006568:	0800a5e3 	.word	0x0800a5e3

0800656c <_scanf_float>:
 800656c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006570:	b087      	sub	sp, #28
 8006572:	4617      	mov	r7, r2
 8006574:	9303      	str	r3, [sp, #12]
 8006576:	688b      	ldr	r3, [r1, #8]
 8006578:	1e5a      	subs	r2, r3, #1
 800657a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800657e:	bf83      	ittte	hi
 8006580:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006584:	195b      	addhi	r3, r3, r5
 8006586:	9302      	strhi	r3, [sp, #8]
 8006588:	2300      	movls	r3, #0
 800658a:	bf86      	itte	hi
 800658c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006590:	608b      	strhi	r3, [r1, #8]
 8006592:	9302      	strls	r3, [sp, #8]
 8006594:	680b      	ldr	r3, [r1, #0]
 8006596:	468b      	mov	fp, r1
 8006598:	2500      	movs	r5, #0
 800659a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800659e:	f84b 3b1c 	str.w	r3, [fp], #28
 80065a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80065a6:	4680      	mov	r8, r0
 80065a8:	460c      	mov	r4, r1
 80065aa:	465e      	mov	r6, fp
 80065ac:	46aa      	mov	sl, r5
 80065ae:	46a9      	mov	r9, r5
 80065b0:	9501      	str	r5, [sp, #4]
 80065b2:	68a2      	ldr	r2, [r4, #8]
 80065b4:	b152      	cbz	r2, 80065cc <_scanf_float+0x60>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	2b4e      	cmp	r3, #78	; 0x4e
 80065bc:	d864      	bhi.n	8006688 <_scanf_float+0x11c>
 80065be:	2b40      	cmp	r3, #64	; 0x40
 80065c0:	d83c      	bhi.n	800663c <_scanf_float+0xd0>
 80065c2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80065c6:	b2c8      	uxtb	r0, r1
 80065c8:	280e      	cmp	r0, #14
 80065ca:	d93a      	bls.n	8006642 <_scanf_float+0xd6>
 80065cc:	f1b9 0f00 	cmp.w	r9, #0
 80065d0:	d003      	beq.n	80065da <_scanf_float+0x6e>
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065d8:	6023      	str	r3, [r4, #0]
 80065da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065de:	f1ba 0f01 	cmp.w	sl, #1
 80065e2:	f200 8113 	bhi.w	800680c <_scanf_float+0x2a0>
 80065e6:	455e      	cmp	r6, fp
 80065e8:	f200 8105 	bhi.w	80067f6 <_scanf_float+0x28a>
 80065ec:	2501      	movs	r5, #1
 80065ee:	4628      	mov	r0, r5
 80065f0:	b007      	add	sp, #28
 80065f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80065fa:	2a0d      	cmp	r2, #13
 80065fc:	d8e6      	bhi.n	80065cc <_scanf_float+0x60>
 80065fe:	a101      	add	r1, pc, #4	; (adr r1, 8006604 <_scanf_float+0x98>)
 8006600:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006604:	08006743 	.word	0x08006743
 8006608:	080065cd 	.word	0x080065cd
 800660c:	080065cd 	.word	0x080065cd
 8006610:	080065cd 	.word	0x080065cd
 8006614:	080067a3 	.word	0x080067a3
 8006618:	0800677b 	.word	0x0800677b
 800661c:	080065cd 	.word	0x080065cd
 8006620:	080065cd 	.word	0x080065cd
 8006624:	08006751 	.word	0x08006751
 8006628:	080065cd 	.word	0x080065cd
 800662c:	080065cd 	.word	0x080065cd
 8006630:	080065cd 	.word	0x080065cd
 8006634:	080065cd 	.word	0x080065cd
 8006638:	08006709 	.word	0x08006709
 800663c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006640:	e7db      	b.n	80065fa <_scanf_float+0x8e>
 8006642:	290e      	cmp	r1, #14
 8006644:	d8c2      	bhi.n	80065cc <_scanf_float+0x60>
 8006646:	a001      	add	r0, pc, #4	; (adr r0, 800664c <_scanf_float+0xe0>)
 8006648:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800664c:	080066fb 	.word	0x080066fb
 8006650:	080065cd 	.word	0x080065cd
 8006654:	080066fb 	.word	0x080066fb
 8006658:	0800678f 	.word	0x0800678f
 800665c:	080065cd 	.word	0x080065cd
 8006660:	080066a9 	.word	0x080066a9
 8006664:	080066e5 	.word	0x080066e5
 8006668:	080066e5 	.word	0x080066e5
 800666c:	080066e5 	.word	0x080066e5
 8006670:	080066e5 	.word	0x080066e5
 8006674:	080066e5 	.word	0x080066e5
 8006678:	080066e5 	.word	0x080066e5
 800667c:	080066e5 	.word	0x080066e5
 8006680:	080066e5 	.word	0x080066e5
 8006684:	080066e5 	.word	0x080066e5
 8006688:	2b6e      	cmp	r3, #110	; 0x6e
 800668a:	d809      	bhi.n	80066a0 <_scanf_float+0x134>
 800668c:	2b60      	cmp	r3, #96	; 0x60
 800668e:	d8b2      	bhi.n	80065f6 <_scanf_float+0x8a>
 8006690:	2b54      	cmp	r3, #84	; 0x54
 8006692:	d077      	beq.n	8006784 <_scanf_float+0x218>
 8006694:	2b59      	cmp	r3, #89	; 0x59
 8006696:	d199      	bne.n	80065cc <_scanf_float+0x60>
 8006698:	2d07      	cmp	r5, #7
 800669a:	d197      	bne.n	80065cc <_scanf_float+0x60>
 800669c:	2508      	movs	r5, #8
 800669e:	e029      	b.n	80066f4 <_scanf_float+0x188>
 80066a0:	2b74      	cmp	r3, #116	; 0x74
 80066a2:	d06f      	beq.n	8006784 <_scanf_float+0x218>
 80066a4:	2b79      	cmp	r3, #121	; 0x79
 80066a6:	e7f6      	b.n	8006696 <_scanf_float+0x12a>
 80066a8:	6821      	ldr	r1, [r4, #0]
 80066aa:	05c8      	lsls	r0, r1, #23
 80066ac:	d51a      	bpl.n	80066e4 <_scanf_float+0x178>
 80066ae:	9b02      	ldr	r3, [sp, #8]
 80066b0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80066b4:	6021      	str	r1, [r4, #0]
 80066b6:	f109 0901 	add.w	r9, r9, #1
 80066ba:	b11b      	cbz	r3, 80066c4 <_scanf_float+0x158>
 80066bc:	3b01      	subs	r3, #1
 80066be:	3201      	adds	r2, #1
 80066c0:	9302      	str	r3, [sp, #8]
 80066c2:	60a2      	str	r2, [r4, #8]
 80066c4:	68a3      	ldr	r3, [r4, #8]
 80066c6:	3b01      	subs	r3, #1
 80066c8:	60a3      	str	r3, [r4, #8]
 80066ca:	6923      	ldr	r3, [r4, #16]
 80066cc:	3301      	adds	r3, #1
 80066ce:	6123      	str	r3, [r4, #16]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	3b01      	subs	r3, #1
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	607b      	str	r3, [r7, #4]
 80066d8:	f340 8084 	ble.w	80067e4 <_scanf_float+0x278>
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	3301      	adds	r3, #1
 80066e0:	603b      	str	r3, [r7, #0]
 80066e2:	e766      	b.n	80065b2 <_scanf_float+0x46>
 80066e4:	eb1a 0f05 	cmn.w	sl, r5
 80066e8:	f47f af70 	bne.w	80065cc <_scanf_float+0x60>
 80066ec:	6822      	ldr	r2, [r4, #0]
 80066ee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80066f2:	6022      	str	r2, [r4, #0]
 80066f4:	f806 3b01 	strb.w	r3, [r6], #1
 80066f8:	e7e4      	b.n	80066c4 <_scanf_float+0x158>
 80066fa:	6822      	ldr	r2, [r4, #0]
 80066fc:	0610      	lsls	r0, r2, #24
 80066fe:	f57f af65 	bpl.w	80065cc <_scanf_float+0x60>
 8006702:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006706:	e7f4      	b.n	80066f2 <_scanf_float+0x186>
 8006708:	f1ba 0f00 	cmp.w	sl, #0
 800670c:	d10e      	bne.n	800672c <_scanf_float+0x1c0>
 800670e:	f1b9 0f00 	cmp.w	r9, #0
 8006712:	d10e      	bne.n	8006732 <_scanf_float+0x1c6>
 8006714:	6822      	ldr	r2, [r4, #0]
 8006716:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800671a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800671e:	d108      	bne.n	8006732 <_scanf_float+0x1c6>
 8006720:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006724:	6022      	str	r2, [r4, #0]
 8006726:	f04f 0a01 	mov.w	sl, #1
 800672a:	e7e3      	b.n	80066f4 <_scanf_float+0x188>
 800672c:	f1ba 0f02 	cmp.w	sl, #2
 8006730:	d055      	beq.n	80067de <_scanf_float+0x272>
 8006732:	2d01      	cmp	r5, #1
 8006734:	d002      	beq.n	800673c <_scanf_float+0x1d0>
 8006736:	2d04      	cmp	r5, #4
 8006738:	f47f af48 	bne.w	80065cc <_scanf_float+0x60>
 800673c:	3501      	adds	r5, #1
 800673e:	b2ed      	uxtb	r5, r5
 8006740:	e7d8      	b.n	80066f4 <_scanf_float+0x188>
 8006742:	f1ba 0f01 	cmp.w	sl, #1
 8006746:	f47f af41 	bne.w	80065cc <_scanf_float+0x60>
 800674a:	f04f 0a02 	mov.w	sl, #2
 800674e:	e7d1      	b.n	80066f4 <_scanf_float+0x188>
 8006750:	b97d      	cbnz	r5, 8006772 <_scanf_float+0x206>
 8006752:	f1b9 0f00 	cmp.w	r9, #0
 8006756:	f47f af3c 	bne.w	80065d2 <_scanf_float+0x66>
 800675a:	6822      	ldr	r2, [r4, #0]
 800675c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006760:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006764:	f47f af39 	bne.w	80065da <_scanf_float+0x6e>
 8006768:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800676c:	6022      	str	r2, [r4, #0]
 800676e:	2501      	movs	r5, #1
 8006770:	e7c0      	b.n	80066f4 <_scanf_float+0x188>
 8006772:	2d03      	cmp	r5, #3
 8006774:	d0e2      	beq.n	800673c <_scanf_float+0x1d0>
 8006776:	2d05      	cmp	r5, #5
 8006778:	e7de      	b.n	8006738 <_scanf_float+0x1cc>
 800677a:	2d02      	cmp	r5, #2
 800677c:	f47f af26 	bne.w	80065cc <_scanf_float+0x60>
 8006780:	2503      	movs	r5, #3
 8006782:	e7b7      	b.n	80066f4 <_scanf_float+0x188>
 8006784:	2d06      	cmp	r5, #6
 8006786:	f47f af21 	bne.w	80065cc <_scanf_float+0x60>
 800678a:	2507      	movs	r5, #7
 800678c:	e7b2      	b.n	80066f4 <_scanf_float+0x188>
 800678e:	6822      	ldr	r2, [r4, #0]
 8006790:	0591      	lsls	r1, r2, #22
 8006792:	f57f af1b 	bpl.w	80065cc <_scanf_float+0x60>
 8006796:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800679a:	6022      	str	r2, [r4, #0]
 800679c:	f8cd 9004 	str.w	r9, [sp, #4]
 80067a0:	e7a8      	b.n	80066f4 <_scanf_float+0x188>
 80067a2:	6822      	ldr	r2, [r4, #0]
 80067a4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80067a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80067ac:	d006      	beq.n	80067bc <_scanf_float+0x250>
 80067ae:	0550      	lsls	r0, r2, #21
 80067b0:	f57f af0c 	bpl.w	80065cc <_scanf_float+0x60>
 80067b4:	f1b9 0f00 	cmp.w	r9, #0
 80067b8:	f43f af0f 	beq.w	80065da <_scanf_float+0x6e>
 80067bc:	0591      	lsls	r1, r2, #22
 80067be:	bf58      	it	pl
 80067c0:	9901      	ldrpl	r1, [sp, #4]
 80067c2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067c6:	bf58      	it	pl
 80067c8:	eba9 0101 	subpl.w	r1, r9, r1
 80067cc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80067d0:	bf58      	it	pl
 80067d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80067d6:	6022      	str	r2, [r4, #0]
 80067d8:	f04f 0900 	mov.w	r9, #0
 80067dc:	e78a      	b.n	80066f4 <_scanf_float+0x188>
 80067de:	f04f 0a03 	mov.w	sl, #3
 80067e2:	e787      	b.n	80066f4 <_scanf_float+0x188>
 80067e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80067e8:	4639      	mov	r1, r7
 80067ea:	4640      	mov	r0, r8
 80067ec:	4798      	blx	r3
 80067ee:	2800      	cmp	r0, #0
 80067f0:	f43f aedf 	beq.w	80065b2 <_scanf_float+0x46>
 80067f4:	e6ea      	b.n	80065cc <_scanf_float+0x60>
 80067f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067fe:	463a      	mov	r2, r7
 8006800:	4640      	mov	r0, r8
 8006802:	4798      	blx	r3
 8006804:	6923      	ldr	r3, [r4, #16]
 8006806:	3b01      	subs	r3, #1
 8006808:	6123      	str	r3, [r4, #16]
 800680a:	e6ec      	b.n	80065e6 <_scanf_float+0x7a>
 800680c:	1e6b      	subs	r3, r5, #1
 800680e:	2b06      	cmp	r3, #6
 8006810:	d825      	bhi.n	800685e <_scanf_float+0x2f2>
 8006812:	2d02      	cmp	r5, #2
 8006814:	d836      	bhi.n	8006884 <_scanf_float+0x318>
 8006816:	455e      	cmp	r6, fp
 8006818:	f67f aee8 	bls.w	80065ec <_scanf_float+0x80>
 800681c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006820:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006824:	463a      	mov	r2, r7
 8006826:	4640      	mov	r0, r8
 8006828:	4798      	blx	r3
 800682a:	6923      	ldr	r3, [r4, #16]
 800682c:	3b01      	subs	r3, #1
 800682e:	6123      	str	r3, [r4, #16]
 8006830:	e7f1      	b.n	8006816 <_scanf_float+0x2aa>
 8006832:	9802      	ldr	r0, [sp, #8]
 8006834:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006838:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800683c:	9002      	str	r0, [sp, #8]
 800683e:	463a      	mov	r2, r7
 8006840:	4640      	mov	r0, r8
 8006842:	4798      	blx	r3
 8006844:	6923      	ldr	r3, [r4, #16]
 8006846:	3b01      	subs	r3, #1
 8006848:	6123      	str	r3, [r4, #16]
 800684a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800684e:	fa5f fa8a 	uxtb.w	sl, sl
 8006852:	f1ba 0f02 	cmp.w	sl, #2
 8006856:	d1ec      	bne.n	8006832 <_scanf_float+0x2c6>
 8006858:	3d03      	subs	r5, #3
 800685a:	b2ed      	uxtb	r5, r5
 800685c:	1b76      	subs	r6, r6, r5
 800685e:	6823      	ldr	r3, [r4, #0]
 8006860:	05da      	lsls	r2, r3, #23
 8006862:	d52f      	bpl.n	80068c4 <_scanf_float+0x358>
 8006864:	055b      	lsls	r3, r3, #21
 8006866:	d510      	bpl.n	800688a <_scanf_float+0x31e>
 8006868:	455e      	cmp	r6, fp
 800686a:	f67f aebf 	bls.w	80065ec <_scanf_float+0x80>
 800686e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006872:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006876:	463a      	mov	r2, r7
 8006878:	4640      	mov	r0, r8
 800687a:	4798      	blx	r3
 800687c:	6923      	ldr	r3, [r4, #16]
 800687e:	3b01      	subs	r3, #1
 8006880:	6123      	str	r3, [r4, #16]
 8006882:	e7f1      	b.n	8006868 <_scanf_float+0x2fc>
 8006884:	46aa      	mov	sl, r5
 8006886:	9602      	str	r6, [sp, #8]
 8006888:	e7df      	b.n	800684a <_scanf_float+0x2de>
 800688a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800688e:	6923      	ldr	r3, [r4, #16]
 8006890:	2965      	cmp	r1, #101	; 0x65
 8006892:	f103 33ff 	add.w	r3, r3, #4294967295
 8006896:	f106 35ff 	add.w	r5, r6, #4294967295
 800689a:	6123      	str	r3, [r4, #16]
 800689c:	d00c      	beq.n	80068b8 <_scanf_float+0x34c>
 800689e:	2945      	cmp	r1, #69	; 0x45
 80068a0:	d00a      	beq.n	80068b8 <_scanf_float+0x34c>
 80068a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068a6:	463a      	mov	r2, r7
 80068a8:	4640      	mov	r0, r8
 80068aa:	4798      	blx	r3
 80068ac:	6923      	ldr	r3, [r4, #16]
 80068ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80068b2:	3b01      	subs	r3, #1
 80068b4:	1eb5      	subs	r5, r6, #2
 80068b6:	6123      	str	r3, [r4, #16]
 80068b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068bc:	463a      	mov	r2, r7
 80068be:	4640      	mov	r0, r8
 80068c0:	4798      	blx	r3
 80068c2:	462e      	mov	r6, r5
 80068c4:	6825      	ldr	r5, [r4, #0]
 80068c6:	f015 0510 	ands.w	r5, r5, #16
 80068ca:	d159      	bne.n	8006980 <_scanf_float+0x414>
 80068cc:	7035      	strb	r5, [r6, #0]
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80068d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068d8:	d11b      	bne.n	8006912 <_scanf_float+0x3a6>
 80068da:	9b01      	ldr	r3, [sp, #4]
 80068dc:	454b      	cmp	r3, r9
 80068de:	eba3 0209 	sub.w	r2, r3, r9
 80068e2:	d123      	bne.n	800692c <_scanf_float+0x3c0>
 80068e4:	2200      	movs	r2, #0
 80068e6:	4659      	mov	r1, fp
 80068e8:	4640      	mov	r0, r8
 80068ea:	f000 fe97 	bl	800761c <_strtod_r>
 80068ee:	6822      	ldr	r2, [r4, #0]
 80068f0:	9b03      	ldr	r3, [sp, #12]
 80068f2:	f012 0f02 	tst.w	r2, #2
 80068f6:	ec57 6b10 	vmov	r6, r7, d0
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	d021      	beq.n	8006942 <_scanf_float+0x3d6>
 80068fe:	9903      	ldr	r1, [sp, #12]
 8006900:	1d1a      	adds	r2, r3, #4
 8006902:	600a      	str	r2, [r1, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	e9c3 6700 	strd	r6, r7, [r3]
 800690a:	68e3      	ldr	r3, [r4, #12]
 800690c:	3301      	adds	r3, #1
 800690e:	60e3      	str	r3, [r4, #12]
 8006910:	e66d      	b.n	80065ee <_scanf_float+0x82>
 8006912:	9b04      	ldr	r3, [sp, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0e5      	beq.n	80068e4 <_scanf_float+0x378>
 8006918:	9905      	ldr	r1, [sp, #20]
 800691a:	230a      	movs	r3, #10
 800691c:	462a      	mov	r2, r5
 800691e:	3101      	adds	r1, #1
 8006920:	4640      	mov	r0, r8
 8006922:	f000 ff03 	bl	800772c <_strtol_r>
 8006926:	9b04      	ldr	r3, [sp, #16]
 8006928:	9e05      	ldr	r6, [sp, #20]
 800692a:	1ac2      	subs	r2, r0, r3
 800692c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006930:	429e      	cmp	r6, r3
 8006932:	bf28      	it	cs
 8006934:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006938:	4912      	ldr	r1, [pc, #72]	; (8006984 <_scanf_float+0x418>)
 800693a:	4630      	mov	r0, r6
 800693c:	f000 f82c 	bl	8006998 <siprintf>
 8006940:	e7d0      	b.n	80068e4 <_scanf_float+0x378>
 8006942:	9903      	ldr	r1, [sp, #12]
 8006944:	f012 0f04 	tst.w	r2, #4
 8006948:	f103 0204 	add.w	r2, r3, #4
 800694c:	600a      	str	r2, [r1, #0]
 800694e:	d1d9      	bne.n	8006904 <_scanf_float+0x398>
 8006950:	f8d3 8000 	ldr.w	r8, [r3]
 8006954:	ee10 2a10 	vmov	r2, s0
 8006958:	ee10 0a10 	vmov	r0, s0
 800695c:	463b      	mov	r3, r7
 800695e:	4639      	mov	r1, r7
 8006960:	f7fa f904 	bl	8000b6c <__aeabi_dcmpun>
 8006964:	b128      	cbz	r0, 8006972 <_scanf_float+0x406>
 8006966:	4808      	ldr	r0, [pc, #32]	; (8006988 <_scanf_float+0x41c>)
 8006968:	f000 f810 	bl	800698c <nanf>
 800696c:	ed88 0a00 	vstr	s0, [r8]
 8006970:	e7cb      	b.n	800690a <_scanf_float+0x39e>
 8006972:	4630      	mov	r0, r6
 8006974:	4639      	mov	r1, r7
 8006976:	f7fa f957 	bl	8000c28 <__aeabi_d2f>
 800697a:	f8c8 0000 	str.w	r0, [r8]
 800697e:	e7c4      	b.n	800690a <_scanf_float+0x39e>
 8006980:	2500      	movs	r5, #0
 8006982:	e634      	b.n	80065ee <_scanf_float+0x82>
 8006984:	0800a5f4 	.word	0x0800a5f4
 8006988:	0800a68b 	.word	0x0800a68b

0800698c <nanf>:
 800698c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006994 <nanf+0x8>
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	7fc00000 	.word	0x7fc00000

08006998 <siprintf>:
 8006998:	b40e      	push	{r1, r2, r3}
 800699a:	b500      	push	{lr}
 800699c:	b09c      	sub	sp, #112	; 0x70
 800699e:	ab1d      	add	r3, sp, #116	; 0x74
 80069a0:	9002      	str	r0, [sp, #8]
 80069a2:	9006      	str	r0, [sp, #24]
 80069a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069a8:	4809      	ldr	r0, [pc, #36]	; (80069d0 <siprintf+0x38>)
 80069aa:	9107      	str	r1, [sp, #28]
 80069ac:	9104      	str	r1, [sp, #16]
 80069ae:	4909      	ldr	r1, [pc, #36]	; (80069d4 <siprintf+0x3c>)
 80069b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b4:	9105      	str	r1, [sp, #20]
 80069b6:	6800      	ldr	r0, [r0, #0]
 80069b8:	9301      	str	r3, [sp, #4]
 80069ba:	a902      	add	r1, sp, #8
 80069bc:	f002 ff14 	bl	80097e8 <_svfiprintf_r>
 80069c0:	9b02      	ldr	r3, [sp, #8]
 80069c2:	2200      	movs	r2, #0
 80069c4:	701a      	strb	r2, [r3, #0]
 80069c6:	b01c      	add	sp, #112	; 0x70
 80069c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80069cc:	b003      	add	sp, #12
 80069ce:	4770      	bx	lr
 80069d0:	20000074 	.word	0x20000074
 80069d4:	ffff0208 	.word	0xffff0208

080069d8 <sulp>:
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	4604      	mov	r4, r0
 80069dc:	460d      	mov	r5, r1
 80069de:	ec45 4b10 	vmov	d0, r4, r5
 80069e2:	4616      	mov	r6, r2
 80069e4:	f002 fc5e 	bl	80092a4 <__ulp>
 80069e8:	ec51 0b10 	vmov	r0, r1, d0
 80069ec:	b17e      	cbz	r6, 8006a0e <sulp+0x36>
 80069ee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80069f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	dd09      	ble.n	8006a0e <sulp+0x36>
 80069fa:	051b      	lsls	r3, r3, #20
 80069fc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a00:	2400      	movs	r4, #0
 8006a02:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a06:	4622      	mov	r2, r4
 8006a08:	462b      	mov	r3, r5
 8006a0a:	f7f9 fe15 	bl	8000638 <__aeabi_dmul>
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}

08006a10 <_strtod_l>:
 8006a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a14:	ed2d 8b02 	vpush	{d8}
 8006a18:	b09d      	sub	sp, #116	; 0x74
 8006a1a:	461f      	mov	r7, r3
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	9318      	str	r3, [sp, #96]	; 0x60
 8006a20:	4ba2      	ldr	r3, [pc, #648]	; (8006cac <_strtod_l+0x29c>)
 8006a22:	9213      	str	r2, [sp, #76]	; 0x4c
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	9305      	str	r3, [sp, #20]
 8006a28:	4604      	mov	r4, r0
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	4688      	mov	r8, r1
 8006a2e:	f7f9 fbef 	bl	8000210 <strlen>
 8006a32:	f04f 0a00 	mov.w	sl, #0
 8006a36:	4605      	mov	r5, r0
 8006a38:	f04f 0b00 	mov.w	fp, #0
 8006a3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006a40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a42:	781a      	ldrb	r2, [r3, #0]
 8006a44:	2a2b      	cmp	r2, #43	; 0x2b
 8006a46:	d04e      	beq.n	8006ae6 <_strtod_l+0xd6>
 8006a48:	d83b      	bhi.n	8006ac2 <_strtod_l+0xb2>
 8006a4a:	2a0d      	cmp	r2, #13
 8006a4c:	d834      	bhi.n	8006ab8 <_strtod_l+0xa8>
 8006a4e:	2a08      	cmp	r2, #8
 8006a50:	d834      	bhi.n	8006abc <_strtod_l+0xac>
 8006a52:	2a00      	cmp	r2, #0
 8006a54:	d03e      	beq.n	8006ad4 <_strtod_l+0xc4>
 8006a56:	2300      	movs	r3, #0
 8006a58:	930a      	str	r3, [sp, #40]	; 0x28
 8006a5a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006a5c:	7833      	ldrb	r3, [r6, #0]
 8006a5e:	2b30      	cmp	r3, #48	; 0x30
 8006a60:	f040 80b0 	bne.w	8006bc4 <_strtod_l+0x1b4>
 8006a64:	7873      	ldrb	r3, [r6, #1]
 8006a66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006a6a:	2b58      	cmp	r3, #88	; 0x58
 8006a6c:	d168      	bne.n	8006b40 <_strtod_l+0x130>
 8006a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	ab18      	add	r3, sp, #96	; 0x60
 8006a74:	9702      	str	r7, [sp, #8]
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	4a8d      	ldr	r2, [pc, #564]	; (8006cb0 <_strtod_l+0x2a0>)
 8006a7a:	ab19      	add	r3, sp, #100	; 0x64
 8006a7c:	a917      	add	r1, sp, #92	; 0x5c
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f001 fd6a 	bl	8008558 <__gethex>
 8006a84:	f010 0707 	ands.w	r7, r0, #7
 8006a88:	4605      	mov	r5, r0
 8006a8a:	d005      	beq.n	8006a98 <_strtod_l+0x88>
 8006a8c:	2f06      	cmp	r7, #6
 8006a8e:	d12c      	bne.n	8006aea <_strtod_l+0xda>
 8006a90:	3601      	adds	r6, #1
 8006a92:	2300      	movs	r3, #0
 8006a94:	9617      	str	r6, [sp, #92]	; 0x5c
 8006a96:	930a      	str	r3, [sp, #40]	; 0x28
 8006a98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f040 8590 	bne.w	80075c0 <_strtod_l+0xbb0>
 8006aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa2:	b1eb      	cbz	r3, 8006ae0 <_strtod_l+0xd0>
 8006aa4:	4652      	mov	r2, sl
 8006aa6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006aaa:	ec43 2b10 	vmov	d0, r2, r3
 8006aae:	b01d      	add	sp, #116	; 0x74
 8006ab0:	ecbd 8b02 	vpop	{d8}
 8006ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab8:	2a20      	cmp	r2, #32
 8006aba:	d1cc      	bne.n	8006a56 <_strtod_l+0x46>
 8006abc:	3301      	adds	r3, #1
 8006abe:	9317      	str	r3, [sp, #92]	; 0x5c
 8006ac0:	e7be      	b.n	8006a40 <_strtod_l+0x30>
 8006ac2:	2a2d      	cmp	r2, #45	; 0x2d
 8006ac4:	d1c7      	bne.n	8006a56 <_strtod_l+0x46>
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	920a      	str	r2, [sp, #40]	; 0x28
 8006aca:	1c5a      	adds	r2, r3, #1
 8006acc:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ace:	785b      	ldrb	r3, [r3, #1]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1c2      	bne.n	8006a5a <_strtod_l+0x4a>
 8006ad4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ad6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	f040 856e 	bne.w	80075bc <_strtod_l+0xbac>
 8006ae0:	4652      	mov	r2, sl
 8006ae2:	465b      	mov	r3, fp
 8006ae4:	e7e1      	b.n	8006aaa <_strtod_l+0x9a>
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	e7ee      	b.n	8006ac8 <_strtod_l+0xb8>
 8006aea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006aec:	b13a      	cbz	r2, 8006afe <_strtod_l+0xee>
 8006aee:	2135      	movs	r1, #53	; 0x35
 8006af0:	a81a      	add	r0, sp, #104	; 0x68
 8006af2:	f002 fce2 	bl	80094ba <__copybits>
 8006af6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006af8:	4620      	mov	r0, r4
 8006afa:	f002 f8a1 	bl	8008c40 <_Bfree>
 8006afe:	3f01      	subs	r7, #1
 8006b00:	2f04      	cmp	r7, #4
 8006b02:	d806      	bhi.n	8006b12 <_strtod_l+0x102>
 8006b04:	e8df f007 	tbb	[pc, r7]
 8006b08:	1714030a 	.word	0x1714030a
 8006b0c:	0a          	.byte	0x0a
 8006b0d:	00          	.byte	0x00
 8006b0e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006b12:	0728      	lsls	r0, r5, #28
 8006b14:	d5c0      	bpl.n	8006a98 <_strtod_l+0x88>
 8006b16:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006b1a:	e7bd      	b.n	8006a98 <_strtod_l+0x88>
 8006b1c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006b20:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b26:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b2a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b2e:	e7f0      	b.n	8006b12 <_strtod_l+0x102>
 8006b30:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006cb4 <_strtod_l+0x2a4>
 8006b34:	e7ed      	b.n	8006b12 <_strtod_l+0x102>
 8006b36:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006b3a:	f04f 3aff 	mov.w	sl, #4294967295
 8006b3e:	e7e8      	b.n	8006b12 <_strtod_l+0x102>
 8006b40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b42:	1c5a      	adds	r2, r3, #1
 8006b44:	9217      	str	r2, [sp, #92]	; 0x5c
 8006b46:	785b      	ldrb	r3, [r3, #1]
 8006b48:	2b30      	cmp	r3, #48	; 0x30
 8006b4a:	d0f9      	beq.n	8006b40 <_strtod_l+0x130>
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d0a3      	beq.n	8006a98 <_strtod_l+0x88>
 8006b50:	2301      	movs	r3, #1
 8006b52:	f04f 0900 	mov.w	r9, #0
 8006b56:	9304      	str	r3, [sp, #16]
 8006b58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b5a:	9308      	str	r3, [sp, #32]
 8006b5c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006b60:	464f      	mov	r7, r9
 8006b62:	220a      	movs	r2, #10
 8006b64:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006b66:	7806      	ldrb	r6, [r0, #0]
 8006b68:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006b6c:	b2d9      	uxtb	r1, r3
 8006b6e:	2909      	cmp	r1, #9
 8006b70:	d92a      	bls.n	8006bc8 <_strtod_l+0x1b8>
 8006b72:	9905      	ldr	r1, [sp, #20]
 8006b74:	462a      	mov	r2, r5
 8006b76:	f003 f8ab 	bl	8009cd0 <strncmp>
 8006b7a:	b398      	cbz	r0, 8006be4 <_strtod_l+0x1d4>
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	4632      	mov	r2, r6
 8006b80:	463d      	mov	r5, r7
 8006b82:	9005      	str	r0, [sp, #20]
 8006b84:	4603      	mov	r3, r0
 8006b86:	2a65      	cmp	r2, #101	; 0x65
 8006b88:	d001      	beq.n	8006b8e <_strtod_l+0x17e>
 8006b8a:	2a45      	cmp	r2, #69	; 0x45
 8006b8c:	d118      	bne.n	8006bc0 <_strtod_l+0x1b0>
 8006b8e:	b91d      	cbnz	r5, 8006b98 <_strtod_l+0x188>
 8006b90:	9a04      	ldr	r2, [sp, #16]
 8006b92:	4302      	orrs	r2, r0
 8006b94:	d09e      	beq.n	8006ad4 <_strtod_l+0xc4>
 8006b96:	2500      	movs	r5, #0
 8006b98:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006b9c:	f108 0201 	add.w	r2, r8, #1
 8006ba0:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ba2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006ba6:	2a2b      	cmp	r2, #43	; 0x2b
 8006ba8:	d075      	beq.n	8006c96 <_strtod_l+0x286>
 8006baa:	2a2d      	cmp	r2, #45	; 0x2d
 8006bac:	d07b      	beq.n	8006ca6 <_strtod_l+0x296>
 8006bae:	f04f 0c00 	mov.w	ip, #0
 8006bb2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006bb6:	2909      	cmp	r1, #9
 8006bb8:	f240 8082 	bls.w	8006cc0 <_strtod_l+0x2b0>
 8006bbc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006bc0:	2600      	movs	r6, #0
 8006bc2:	e09d      	b.n	8006d00 <_strtod_l+0x2f0>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	e7c4      	b.n	8006b52 <_strtod_l+0x142>
 8006bc8:	2f08      	cmp	r7, #8
 8006bca:	bfd8      	it	le
 8006bcc:	9907      	ldrle	r1, [sp, #28]
 8006bce:	f100 0001 	add.w	r0, r0, #1
 8006bd2:	bfda      	itte	le
 8006bd4:	fb02 3301 	mlale	r3, r2, r1, r3
 8006bd8:	9307      	strle	r3, [sp, #28]
 8006bda:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006bde:	3701      	adds	r7, #1
 8006be0:	9017      	str	r0, [sp, #92]	; 0x5c
 8006be2:	e7bf      	b.n	8006b64 <_strtod_l+0x154>
 8006be4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006be6:	195a      	adds	r2, r3, r5
 8006be8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006bea:	5d5a      	ldrb	r2, [r3, r5]
 8006bec:	2f00      	cmp	r7, #0
 8006bee:	d037      	beq.n	8006c60 <_strtod_l+0x250>
 8006bf0:	9005      	str	r0, [sp, #20]
 8006bf2:	463d      	mov	r5, r7
 8006bf4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006bf8:	2b09      	cmp	r3, #9
 8006bfa:	d912      	bls.n	8006c22 <_strtod_l+0x212>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e7c2      	b.n	8006b86 <_strtod_l+0x176>
 8006c00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c02:	1c5a      	adds	r2, r3, #1
 8006c04:	9217      	str	r2, [sp, #92]	; 0x5c
 8006c06:	785a      	ldrb	r2, [r3, #1]
 8006c08:	3001      	adds	r0, #1
 8006c0a:	2a30      	cmp	r2, #48	; 0x30
 8006c0c:	d0f8      	beq.n	8006c00 <_strtod_l+0x1f0>
 8006c0e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006c12:	2b08      	cmp	r3, #8
 8006c14:	f200 84d9 	bhi.w	80075ca <_strtod_l+0xbba>
 8006c18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c1a:	9005      	str	r0, [sp, #20]
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	9308      	str	r3, [sp, #32]
 8006c20:	4605      	mov	r5, r0
 8006c22:	3a30      	subs	r2, #48	; 0x30
 8006c24:	f100 0301 	add.w	r3, r0, #1
 8006c28:	d014      	beq.n	8006c54 <_strtod_l+0x244>
 8006c2a:	9905      	ldr	r1, [sp, #20]
 8006c2c:	4419      	add	r1, r3
 8006c2e:	9105      	str	r1, [sp, #20]
 8006c30:	462b      	mov	r3, r5
 8006c32:	eb00 0e05 	add.w	lr, r0, r5
 8006c36:	210a      	movs	r1, #10
 8006c38:	4573      	cmp	r3, lr
 8006c3a:	d113      	bne.n	8006c64 <_strtod_l+0x254>
 8006c3c:	182b      	adds	r3, r5, r0
 8006c3e:	2b08      	cmp	r3, #8
 8006c40:	f105 0501 	add.w	r5, r5, #1
 8006c44:	4405      	add	r5, r0
 8006c46:	dc1c      	bgt.n	8006c82 <_strtod_l+0x272>
 8006c48:	9907      	ldr	r1, [sp, #28]
 8006c4a:	230a      	movs	r3, #10
 8006c4c:	fb03 2301 	mla	r3, r3, r1, r2
 8006c50:	9307      	str	r3, [sp, #28]
 8006c52:	2300      	movs	r3, #0
 8006c54:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006c56:	1c51      	adds	r1, r2, #1
 8006c58:	9117      	str	r1, [sp, #92]	; 0x5c
 8006c5a:	7852      	ldrb	r2, [r2, #1]
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	e7c9      	b.n	8006bf4 <_strtod_l+0x1e4>
 8006c60:	4638      	mov	r0, r7
 8006c62:	e7d2      	b.n	8006c0a <_strtod_l+0x1fa>
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	dc04      	bgt.n	8006c72 <_strtod_l+0x262>
 8006c68:	9e07      	ldr	r6, [sp, #28]
 8006c6a:	434e      	muls	r6, r1
 8006c6c:	9607      	str	r6, [sp, #28]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	e7e2      	b.n	8006c38 <_strtod_l+0x228>
 8006c72:	f103 0c01 	add.w	ip, r3, #1
 8006c76:	f1bc 0f10 	cmp.w	ip, #16
 8006c7a:	bfd8      	it	le
 8006c7c:	fb01 f909 	mulle.w	r9, r1, r9
 8006c80:	e7f5      	b.n	8006c6e <_strtod_l+0x25e>
 8006c82:	2d10      	cmp	r5, #16
 8006c84:	bfdc      	itt	le
 8006c86:	230a      	movle	r3, #10
 8006c88:	fb03 2909 	mlale	r9, r3, r9, r2
 8006c8c:	e7e1      	b.n	8006c52 <_strtod_l+0x242>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	9305      	str	r3, [sp, #20]
 8006c92:	2301      	movs	r3, #1
 8006c94:	e77c      	b.n	8006b90 <_strtod_l+0x180>
 8006c96:	f04f 0c00 	mov.w	ip, #0
 8006c9a:	f108 0202 	add.w	r2, r8, #2
 8006c9e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ca0:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006ca4:	e785      	b.n	8006bb2 <_strtod_l+0x1a2>
 8006ca6:	f04f 0c01 	mov.w	ip, #1
 8006caa:	e7f6      	b.n	8006c9a <_strtod_l+0x28a>
 8006cac:	0800a884 	.word	0x0800a884
 8006cb0:	0800a5fc 	.word	0x0800a5fc
 8006cb4:	7ff00000 	.word	0x7ff00000
 8006cb8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006cba:	1c51      	adds	r1, r2, #1
 8006cbc:	9117      	str	r1, [sp, #92]	; 0x5c
 8006cbe:	7852      	ldrb	r2, [r2, #1]
 8006cc0:	2a30      	cmp	r2, #48	; 0x30
 8006cc2:	d0f9      	beq.n	8006cb8 <_strtod_l+0x2a8>
 8006cc4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006cc8:	2908      	cmp	r1, #8
 8006cca:	f63f af79 	bhi.w	8006bc0 <_strtod_l+0x1b0>
 8006cce:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006cd2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006cd4:	9206      	str	r2, [sp, #24]
 8006cd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006cd8:	1c51      	adds	r1, r2, #1
 8006cda:	9117      	str	r1, [sp, #92]	; 0x5c
 8006cdc:	7852      	ldrb	r2, [r2, #1]
 8006cde:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006ce2:	2e09      	cmp	r6, #9
 8006ce4:	d937      	bls.n	8006d56 <_strtod_l+0x346>
 8006ce6:	9e06      	ldr	r6, [sp, #24]
 8006ce8:	1b89      	subs	r1, r1, r6
 8006cea:	2908      	cmp	r1, #8
 8006cec:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006cf0:	dc02      	bgt.n	8006cf8 <_strtod_l+0x2e8>
 8006cf2:	4576      	cmp	r6, lr
 8006cf4:	bfa8      	it	ge
 8006cf6:	4676      	movge	r6, lr
 8006cf8:	f1bc 0f00 	cmp.w	ip, #0
 8006cfc:	d000      	beq.n	8006d00 <_strtod_l+0x2f0>
 8006cfe:	4276      	negs	r6, r6
 8006d00:	2d00      	cmp	r5, #0
 8006d02:	d14d      	bne.n	8006da0 <_strtod_l+0x390>
 8006d04:	9904      	ldr	r1, [sp, #16]
 8006d06:	4301      	orrs	r1, r0
 8006d08:	f47f aec6 	bne.w	8006a98 <_strtod_l+0x88>
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f47f aee1 	bne.w	8006ad4 <_strtod_l+0xc4>
 8006d12:	2a69      	cmp	r2, #105	; 0x69
 8006d14:	d027      	beq.n	8006d66 <_strtod_l+0x356>
 8006d16:	dc24      	bgt.n	8006d62 <_strtod_l+0x352>
 8006d18:	2a49      	cmp	r2, #73	; 0x49
 8006d1a:	d024      	beq.n	8006d66 <_strtod_l+0x356>
 8006d1c:	2a4e      	cmp	r2, #78	; 0x4e
 8006d1e:	f47f aed9 	bne.w	8006ad4 <_strtod_l+0xc4>
 8006d22:	499f      	ldr	r1, [pc, #636]	; (8006fa0 <_strtod_l+0x590>)
 8006d24:	a817      	add	r0, sp, #92	; 0x5c
 8006d26:	f001 fe6f 	bl	8008a08 <__match>
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	f43f aed2 	beq.w	8006ad4 <_strtod_l+0xc4>
 8006d30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	2b28      	cmp	r3, #40	; 0x28
 8006d36:	d12d      	bne.n	8006d94 <_strtod_l+0x384>
 8006d38:	499a      	ldr	r1, [pc, #616]	; (8006fa4 <_strtod_l+0x594>)
 8006d3a:	aa1a      	add	r2, sp, #104	; 0x68
 8006d3c:	a817      	add	r0, sp, #92	; 0x5c
 8006d3e:	f001 fe77 	bl	8008a30 <__hexnan>
 8006d42:	2805      	cmp	r0, #5
 8006d44:	d126      	bne.n	8006d94 <_strtod_l+0x384>
 8006d46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d48:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8006d4c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006d50:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006d54:	e6a0      	b.n	8006a98 <_strtod_l+0x88>
 8006d56:	210a      	movs	r1, #10
 8006d58:	fb01 2e0e 	mla	lr, r1, lr, r2
 8006d5c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006d60:	e7b9      	b.n	8006cd6 <_strtod_l+0x2c6>
 8006d62:	2a6e      	cmp	r2, #110	; 0x6e
 8006d64:	e7db      	b.n	8006d1e <_strtod_l+0x30e>
 8006d66:	4990      	ldr	r1, [pc, #576]	; (8006fa8 <_strtod_l+0x598>)
 8006d68:	a817      	add	r0, sp, #92	; 0x5c
 8006d6a:	f001 fe4d 	bl	8008a08 <__match>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f43f aeb0 	beq.w	8006ad4 <_strtod_l+0xc4>
 8006d74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d76:	498d      	ldr	r1, [pc, #564]	; (8006fac <_strtod_l+0x59c>)
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	a817      	add	r0, sp, #92	; 0x5c
 8006d7c:	9317      	str	r3, [sp, #92]	; 0x5c
 8006d7e:	f001 fe43 	bl	8008a08 <__match>
 8006d82:	b910      	cbnz	r0, 8006d8a <_strtod_l+0x37a>
 8006d84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d86:	3301      	adds	r3, #1
 8006d88:	9317      	str	r3, [sp, #92]	; 0x5c
 8006d8a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006fbc <_strtod_l+0x5ac>
 8006d8e:	f04f 0a00 	mov.w	sl, #0
 8006d92:	e681      	b.n	8006a98 <_strtod_l+0x88>
 8006d94:	4886      	ldr	r0, [pc, #536]	; (8006fb0 <_strtod_l+0x5a0>)
 8006d96:	f002 ff83 	bl	8009ca0 <nan>
 8006d9a:	ec5b ab10 	vmov	sl, fp, d0
 8006d9e:	e67b      	b.n	8006a98 <_strtod_l+0x88>
 8006da0:	9b05      	ldr	r3, [sp, #20]
 8006da2:	9807      	ldr	r0, [sp, #28]
 8006da4:	1af3      	subs	r3, r6, r3
 8006da6:	2f00      	cmp	r7, #0
 8006da8:	bf08      	it	eq
 8006daa:	462f      	moveq	r7, r5
 8006dac:	2d10      	cmp	r5, #16
 8006dae:	9306      	str	r3, [sp, #24]
 8006db0:	46a8      	mov	r8, r5
 8006db2:	bfa8      	it	ge
 8006db4:	f04f 0810 	movge.w	r8, #16
 8006db8:	f7f9 fbc4 	bl	8000544 <__aeabi_ui2d>
 8006dbc:	2d09      	cmp	r5, #9
 8006dbe:	4682      	mov	sl, r0
 8006dc0:	468b      	mov	fp, r1
 8006dc2:	dd13      	ble.n	8006dec <_strtod_l+0x3dc>
 8006dc4:	4b7b      	ldr	r3, [pc, #492]	; (8006fb4 <_strtod_l+0x5a4>)
 8006dc6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006dca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006dce:	f7f9 fc33 	bl	8000638 <__aeabi_dmul>
 8006dd2:	4682      	mov	sl, r0
 8006dd4:	4648      	mov	r0, r9
 8006dd6:	468b      	mov	fp, r1
 8006dd8:	f7f9 fbb4 	bl	8000544 <__aeabi_ui2d>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4650      	mov	r0, sl
 8006de2:	4659      	mov	r1, fp
 8006de4:	f7f9 fa72 	bl	80002cc <__adddf3>
 8006de8:	4682      	mov	sl, r0
 8006dea:	468b      	mov	fp, r1
 8006dec:	2d0f      	cmp	r5, #15
 8006dee:	dc38      	bgt.n	8006e62 <_strtod_l+0x452>
 8006df0:	9b06      	ldr	r3, [sp, #24]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f43f ae50 	beq.w	8006a98 <_strtod_l+0x88>
 8006df8:	dd24      	ble.n	8006e44 <_strtod_l+0x434>
 8006dfa:	2b16      	cmp	r3, #22
 8006dfc:	dc0b      	bgt.n	8006e16 <_strtod_l+0x406>
 8006dfe:	496d      	ldr	r1, [pc, #436]	; (8006fb4 <_strtod_l+0x5a4>)
 8006e00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e08:	4652      	mov	r2, sl
 8006e0a:	465b      	mov	r3, fp
 8006e0c:	f7f9 fc14 	bl	8000638 <__aeabi_dmul>
 8006e10:	4682      	mov	sl, r0
 8006e12:	468b      	mov	fp, r1
 8006e14:	e640      	b.n	8006a98 <_strtod_l+0x88>
 8006e16:	9a06      	ldr	r2, [sp, #24]
 8006e18:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	db20      	blt.n	8006e62 <_strtod_l+0x452>
 8006e20:	4c64      	ldr	r4, [pc, #400]	; (8006fb4 <_strtod_l+0x5a4>)
 8006e22:	f1c5 050f 	rsb	r5, r5, #15
 8006e26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e2a:	4652      	mov	r2, sl
 8006e2c:	465b      	mov	r3, fp
 8006e2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e32:	f7f9 fc01 	bl	8000638 <__aeabi_dmul>
 8006e36:	9b06      	ldr	r3, [sp, #24]
 8006e38:	1b5d      	subs	r5, r3, r5
 8006e3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e42:	e7e3      	b.n	8006e0c <_strtod_l+0x3fc>
 8006e44:	9b06      	ldr	r3, [sp, #24]
 8006e46:	3316      	adds	r3, #22
 8006e48:	db0b      	blt.n	8006e62 <_strtod_l+0x452>
 8006e4a:	9b05      	ldr	r3, [sp, #20]
 8006e4c:	1b9e      	subs	r6, r3, r6
 8006e4e:	4b59      	ldr	r3, [pc, #356]	; (8006fb4 <_strtod_l+0x5a4>)
 8006e50:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006e54:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e58:	4650      	mov	r0, sl
 8006e5a:	4659      	mov	r1, fp
 8006e5c:	f7f9 fd16 	bl	800088c <__aeabi_ddiv>
 8006e60:	e7d6      	b.n	8006e10 <_strtod_l+0x400>
 8006e62:	9b06      	ldr	r3, [sp, #24]
 8006e64:	eba5 0808 	sub.w	r8, r5, r8
 8006e68:	4498      	add	r8, r3
 8006e6a:	f1b8 0f00 	cmp.w	r8, #0
 8006e6e:	dd74      	ble.n	8006f5a <_strtod_l+0x54a>
 8006e70:	f018 030f 	ands.w	r3, r8, #15
 8006e74:	d00a      	beq.n	8006e8c <_strtod_l+0x47c>
 8006e76:	494f      	ldr	r1, [pc, #316]	; (8006fb4 <_strtod_l+0x5a4>)
 8006e78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e7c:	4652      	mov	r2, sl
 8006e7e:	465b      	mov	r3, fp
 8006e80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e84:	f7f9 fbd8 	bl	8000638 <__aeabi_dmul>
 8006e88:	4682      	mov	sl, r0
 8006e8a:	468b      	mov	fp, r1
 8006e8c:	f038 080f 	bics.w	r8, r8, #15
 8006e90:	d04f      	beq.n	8006f32 <_strtod_l+0x522>
 8006e92:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006e96:	dd22      	ble.n	8006ede <_strtod_l+0x4ce>
 8006e98:	2500      	movs	r5, #0
 8006e9a:	462e      	mov	r6, r5
 8006e9c:	9507      	str	r5, [sp, #28]
 8006e9e:	9505      	str	r5, [sp, #20]
 8006ea0:	2322      	movs	r3, #34	; 0x22
 8006ea2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006fbc <_strtod_l+0x5ac>
 8006ea6:	6023      	str	r3, [r4, #0]
 8006ea8:	f04f 0a00 	mov.w	sl, #0
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f43f adf2 	beq.w	8006a98 <_strtod_l+0x88>
 8006eb4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f001 fec2 	bl	8008c40 <_Bfree>
 8006ebc:	9905      	ldr	r1, [sp, #20]
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f001 febe 	bl	8008c40 <_Bfree>
 8006ec4:	4631      	mov	r1, r6
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	f001 feba 	bl	8008c40 <_Bfree>
 8006ecc:	9907      	ldr	r1, [sp, #28]
 8006ece:	4620      	mov	r0, r4
 8006ed0:	f001 feb6 	bl	8008c40 <_Bfree>
 8006ed4:	4629      	mov	r1, r5
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f001 feb2 	bl	8008c40 <_Bfree>
 8006edc:	e5dc      	b.n	8006a98 <_strtod_l+0x88>
 8006ede:	4b36      	ldr	r3, [pc, #216]	; (8006fb8 <_strtod_l+0x5a8>)
 8006ee0:	9304      	str	r3, [sp, #16]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006ee8:	4650      	mov	r0, sl
 8006eea:	4659      	mov	r1, fp
 8006eec:	4699      	mov	r9, r3
 8006eee:	f1b8 0f01 	cmp.w	r8, #1
 8006ef2:	dc21      	bgt.n	8006f38 <_strtod_l+0x528>
 8006ef4:	b10b      	cbz	r3, 8006efa <_strtod_l+0x4ea>
 8006ef6:	4682      	mov	sl, r0
 8006ef8:	468b      	mov	fp, r1
 8006efa:	4b2f      	ldr	r3, [pc, #188]	; (8006fb8 <_strtod_l+0x5a8>)
 8006efc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006f00:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006f04:	4652      	mov	r2, sl
 8006f06:	465b      	mov	r3, fp
 8006f08:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006f0c:	f7f9 fb94 	bl	8000638 <__aeabi_dmul>
 8006f10:	4b2a      	ldr	r3, [pc, #168]	; (8006fbc <_strtod_l+0x5ac>)
 8006f12:	460a      	mov	r2, r1
 8006f14:	400b      	ands	r3, r1
 8006f16:	492a      	ldr	r1, [pc, #168]	; (8006fc0 <_strtod_l+0x5b0>)
 8006f18:	428b      	cmp	r3, r1
 8006f1a:	4682      	mov	sl, r0
 8006f1c:	d8bc      	bhi.n	8006e98 <_strtod_l+0x488>
 8006f1e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f22:	428b      	cmp	r3, r1
 8006f24:	bf86      	itte	hi
 8006f26:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006fc4 <_strtod_l+0x5b4>
 8006f2a:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f2e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006f32:	2300      	movs	r3, #0
 8006f34:	9304      	str	r3, [sp, #16]
 8006f36:	e084      	b.n	8007042 <_strtod_l+0x632>
 8006f38:	f018 0f01 	tst.w	r8, #1
 8006f3c:	d005      	beq.n	8006f4a <_strtod_l+0x53a>
 8006f3e:	9b04      	ldr	r3, [sp, #16]
 8006f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f44:	f7f9 fb78 	bl	8000638 <__aeabi_dmul>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	9a04      	ldr	r2, [sp, #16]
 8006f4c:	3208      	adds	r2, #8
 8006f4e:	f109 0901 	add.w	r9, r9, #1
 8006f52:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006f56:	9204      	str	r2, [sp, #16]
 8006f58:	e7c9      	b.n	8006eee <_strtod_l+0x4de>
 8006f5a:	d0ea      	beq.n	8006f32 <_strtod_l+0x522>
 8006f5c:	f1c8 0800 	rsb	r8, r8, #0
 8006f60:	f018 020f 	ands.w	r2, r8, #15
 8006f64:	d00a      	beq.n	8006f7c <_strtod_l+0x56c>
 8006f66:	4b13      	ldr	r3, [pc, #76]	; (8006fb4 <_strtod_l+0x5a4>)
 8006f68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f6c:	4650      	mov	r0, sl
 8006f6e:	4659      	mov	r1, fp
 8006f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f74:	f7f9 fc8a 	bl	800088c <__aeabi_ddiv>
 8006f78:	4682      	mov	sl, r0
 8006f7a:	468b      	mov	fp, r1
 8006f7c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006f80:	d0d7      	beq.n	8006f32 <_strtod_l+0x522>
 8006f82:	f1b8 0f1f 	cmp.w	r8, #31
 8006f86:	dd1f      	ble.n	8006fc8 <_strtod_l+0x5b8>
 8006f88:	2500      	movs	r5, #0
 8006f8a:	462e      	mov	r6, r5
 8006f8c:	9507      	str	r5, [sp, #28]
 8006f8e:	9505      	str	r5, [sp, #20]
 8006f90:	2322      	movs	r3, #34	; 0x22
 8006f92:	f04f 0a00 	mov.w	sl, #0
 8006f96:	f04f 0b00 	mov.w	fp, #0
 8006f9a:	6023      	str	r3, [r4, #0]
 8006f9c:	e786      	b.n	8006eac <_strtod_l+0x49c>
 8006f9e:	bf00      	nop
 8006fa0:	0800a5cd 	.word	0x0800a5cd
 8006fa4:	0800a610 	.word	0x0800a610
 8006fa8:	0800a5c5 	.word	0x0800a5c5
 8006fac:	0800a790 	.word	0x0800a790
 8006fb0:	0800a68b 	.word	0x0800a68b
 8006fb4:	0800a920 	.word	0x0800a920
 8006fb8:	0800a8f8 	.word	0x0800a8f8
 8006fbc:	7ff00000 	.word	0x7ff00000
 8006fc0:	7ca00000 	.word	0x7ca00000
 8006fc4:	7fefffff 	.word	0x7fefffff
 8006fc8:	f018 0310 	ands.w	r3, r8, #16
 8006fcc:	bf18      	it	ne
 8006fce:	236a      	movne	r3, #106	; 0x6a
 8006fd0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007380 <_strtod_l+0x970>
 8006fd4:	9304      	str	r3, [sp, #16]
 8006fd6:	4650      	mov	r0, sl
 8006fd8:	4659      	mov	r1, fp
 8006fda:	2300      	movs	r3, #0
 8006fdc:	f018 0f01 	tst.w	r8, #1
 8006fe0:	d004      	beq.n	8006fec <_strtod_l+0x5dc>
 8006fe2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006fe6:	f7f9 fb27 	bl	8000638 <__aeabi_dmul>
 8006fea:	2301      	movs	r3, #1
 8006fec:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006ff0:	f109 0908 	add.w	r9, r9, #8
 8006ff4:	d1f2      	bne.n	8006fdc <_strtod_l+0x5cc>
 8006ff6:	b10b      	cbz	r3, 8006ffc <_strtod_l+0x5ec>
 8006ff8:	4682      	mov	sl, r0
 8006ffa:	468b      	mov	fp, r1
 8006ffc:	9b04      	ldr	r3, [sp, #16]
 8006ffe:	b1c3      	cbz	r3, 8007032 <_strtod_l+0x622>
 8007000:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007004:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007008:	2b00      	cmp	r3, #0
 800700a:	4659      	mov	r1, fp
 800700c:	dd11      	ble.n	8007032 <_strtod_l+0x622>
 800700e:	2b1f      	cmp	r3, #31
 8007010:	f340 8124 	ble.w	800725c <_strtod_l+0x84c>
 8007014:	2b34      	cmp	r3, #52	; 0x34
 8007016:	bfde      	ittt	le
 8007018:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800701c:	f04f 33ff 	movle.w	r3, #4294967295
 8007020:	fa03 f202 	lslle.w	r2, r3, r2
 8007024:	f04f 0a00 	mov.w	sl, #0
 8007028:	bfcc      	ite	gt
 800702a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800702e:	ea02 0b01 	andle.w	fp, r2, r1
 8007032:	2200      	movs	r2, #0
 8007034:	2300      	movs	r3, #0
 8007036:	4650      	mov	r0, sl
 8007038:	4659      	mov	r1, fp
 800703a:	f7f9 fd65 	bl	8000b08 <__aeabi_dcmpeq>
 800703e:	2800      	cmp	r0, #0
 8007040:	d1a2      	bne.n	8006f88 <_strtod_l+0x578>
 8007042:	9b07      	ldr	r3, [sp, #28]
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	9908      	ldr	r1, [sp, #32]
 8007048:	462b      	mov	r3, r5
 800704a:	463a      	mov	r2, r7
 800704c:	4620      	mov	r0, r4
 800704e:	f001 fe5f 	bl	8008d10 <__s2b>
 8007052:	9007      	str	r0, [sp, #28]
 8007054:	2800      	cmp	r0, #0
 8007056:	f43f af1f 	beq.w	8006e98 <_strtod_l+0x488>
 800705a:	9b05      	ldr	r3, [sp, #20]
 800705c:	1b9e      	subs	r6, r3, r6
 800705e:	9b06      	ldr	r3, [sp, #24]
 8007060:	2b00      	cmp	r3, #0
 8007062:	bfb4      	ite	lt
 8007064:	4633      	movlt	r3, r6
 8007066:	2300      	movge	r3, #0
 8007068:	930c      	str	r3, [sp, #48]	; 0x30
 800706a:	9b06      	ldr	r3, [sp, #24]
 800706c:	2500      	movs	r5, #0
 800706e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007072:	9312      	str	r3, [sp, #72]	; 0x48
 8007074:	462e      	mov	r6, r5
 8007076:	9b07      	ldr	r3, [sp, #28]
 8007078:	4620      	mov	r0, r4
 800707a:	6859      	ldr	r1, [r3, #4]
 800707c:	f001 fda0 	bl	8008bc0 <_Balloc>
 8007080:	9005      	str	r0, [sp, #20]
 8007082:	2800      	cmp	r0, #0
 8007084:	f43f af0c 	beq.w	8006ea0 <_strtod_l+0x490>
 8007088:	9b07      	ldr	r3, [sp, #28]
 800708a:	691a      	ldr	r2, [r3, #16]
 800708c:	3202      	adds	r2, #2
 800708e:	f103 010c 	add.w	r1, r3, #12
 8007092:	0092      	lsls	r2, r2, #2
 8007094:	300c      	adds	r0, #12
 8007096:	f001 fd85 	bl	8008ba4 <memcpy>
 800709a:	ec4b ab10 	vmov	d0, sl, fp
 800709e:	aa1a      	add	r2, sp, #104	; 0x68
 80070a0:	a919      	add	r1, sp, #100	; 0x64
 80070a2:	4620      	mov	r0, r4
 80070a4:	f002 f97a 	bl	800939c <__d2b>
 80070a8:	ec4b ab18 	vmov	d8, sl, fp
 80070ac:	9018      	str	r0, [sp, #96]	; 0x60
 80070ae:	2800      	cmp	r0, #0
 80070b0:	f43f aef6 	beq.w	8006ea0 <_strtod_l+0x490>
 80070b4:	2101      	movs	r1, #1
 80070b6:	4620      	mov	r0, r4
 80070b8:	f001 fec4 	bl	8008e44 <__i2b>
 80070bc:	4606      	mov	r6, r0
 80070be:	2800      	cmp	r0, #0
 80070c0:	f43f aeee 	beq.w	8006ea0 <_strtod_l+0x490>
 80070c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80070c6:	9904      	ldr	r1, [sp, #16]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	bfab      	itete	ge
 80070cc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80070ce:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80070d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80070d2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80070d6:	bfac      	ite	ge
 80070d8:	eb03 0902 	addge.w	r9, r3, r2
 80070dc:	1ad7      	sublt	r7, r2, r3
 80070de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80070e0:	eba3 0801 	sub.w	r8, r3, r1
 80070e4:	4490      	add	r8, r2
 80070e6:	4ba1      	ldr	r3, [pc, #644]	; (800736c <_strtod_l+0x95c>)
 80070e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80070ec:	4598      	cmp	r8, r3
 80070ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80070f2:	f280 80c7 	bge.w	8007284 <_strtod_l+0x874>
 80070f6:	eba3 0308 	sub.w	r3, r3, r8
 80070fa:	2b1f      	cmp	r3, #31
 80070fc:	eba2 0203 	sub.w	r2, r2, r3
 8007100:	f04f 0101 	mov.w	r1, #1
 8007104:	f300 80b1 	bgt.w	800726a <_strtod_l+0x85a>
 8007108:	fa01 f303 	lsl.w	r3, r1, r3
 800710c:	930d      	str	r3, [sp, #52]	; 0x34
 800710e:	2300      	movs	r3, #0
 8007110:	9308      	str	r3, [sp, #32]
 8007112:	eb09 0802 	add.w	r8, r9, r2
 8007116:	9b04      	ldr	r3, [sp, #16]
 8007118:	45c1      	cmp	r9, r8
 800711a:	4417      	add	r7, r2
 800711c:	441f      	add	r7, r3
 800711e:	464b      	mov	r3, r9
 8007120:	bfa8      	it	ge
 8007122:	4643      	movge	r3, r8
 8007124:	42bb      	cmp	r3, r7
 8007126:	bfa8      	it	ge
 8007128:	463b      	movge	r3, r7
 800712a:	2b00      	cmp	r3, #0
 800712c:	bfc2      	ittt	gt
 800712e:	eba8 0803 	subgt.w	r8, r8, r3
 8007132:	1aff      	subgt	r7, r7, r3
 8007134:	eba9 0903 	subgt.w	r9, r9, r3
 8007138:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800713a:	2b00      	cmp	r3, #0
 800713c:	dd17      	ble.n	800716e <_strtod_l+0x75e>
 800713e:	4631      	mov	r1, r6
 8007140:	461a      	mov	r2, r3
 8007142:	4620      	mov	r0, r4
 8007144:	f001 ff3e 	bl	8008fc4 <__pow5mult>
 8007148:	4606      	mov	r6, r0
 800714a:	2800      	cmp	r0, #0
 800714c:	f43f aea8 	beq.w	8006ea0 <_strtod_l+0x490>
 8007150:	4601      	mov	r1, r0
 8007152:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007154:	4620      	mov	r0, r4
 8007156:	f001 fe8b 	bl	8008e70 <__multiply>
 800715a:	900b      	str	r0, [sp, #44]	; 0x2c
 800715c:	2800      	cmp	r0, #0
 800715e:	f43f ae9f 	beq.w	8006ea0 <_strtod_l+0x490>
 8007162:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007164:	4620      	mov	r0, r4
 8007166:	f001 fd6b 	bl	8008c40 <_Bfree>
 800716a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800716c:	9318      	str	r3, [sp, #96]	; 0x60
 800716e:	f1b8 0f00 	cmp.w	r8, #0
 8007172:	f300 808c 	bgt.w	800728e <_strtod_l+0x87e>
 8007176:	9b06      	ldr	r3, [sp, #24]
 8007178:	2b00      	cmp	r3, #0
 800717a:	dd08      	ble.n	800718e <_strtod_l+0x77e>
 800717c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800717e:	9905      	ldr	r1, [sp, #20]
 8007180:	4620      	mov	r0, r4
 8007182:	f001 ff1f 	bl	8008fc4 <__pow5mult>
 8007186:	9005      	str	r0, [sp, #20]
 8007188:	2800      	cmp	r0, #0
 800718a:	f43f ae89 	beq.w	8006ea0 <_strtod_l+0x490>
 800718e:	2f00      	cmp	r7, #0
 8007190:	dd08      	ble.n	80071a4 <_strtod_l+0x794>
 8007192:	9905      	ldr	r1, [sp, #20]
 8007194:	463a      	mov	r2, r7
 8007196:	4620      	mov	r0, r4
 8007198:	f001 ff6e 	bl	8009078 <__lshift>
 800719c:	9005      	str	r0, [sp, #20]
 800719e:	2800      	cmp	r0, #0
 80071a0:	f43f ae7e 	beq.w	8006ea0 <_strtod_l+0x490>
 80071a4:	f1b9 0f00 	cmp.w	r9, #0
 80071a8:	dd08      	ble.n	80071bc <_strtod_l+0x7ac>
 80071aa:	4631      	mov	r1, r6
 80071ac:	464a      	mov	r2, r9
 80071ae:	4620      	mov	r0, r4
 80071b0:	f001 ff62 	bl	8009078 <__lshift>
 80071b4:	4606      	mov	r6, r0
 80071b6:	2800      	cmp	r0, #0
 80071b8:	f43f ae72 	beq.w	8006ea0 <_strtod_l+0x490>
 80071bc:	9a05      	ldr	r2, [sp, #20]
 80071be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80071c0:	4620      	mov	r0, r4
 80071c2:	f001 ffe5 	bl	8009190 <__mdiff>
 80071c6:	4605      	mov	r5, r0
 80071c8:	2800      	cmp	r0, #0
 80071ca:	f43f ae69 	beq.w	8006ea0 <_strtod_l+0x490>
 80071ce:	68c3      	ldr	r3, [r0, #12]
 80071d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80071d2:	2300      	movs	r3, #0
 80071d4:	60c3      	str	r3, [r0, #12]
 80071d6:	4631      	mov	r1, r6
 80071d8:	f001 ffbe 	bl	8009158 <__mcmp>
 80071dc:	2800      	cmp	r0, #0
 80071de:	da60      	bge.n	80072a2 <_strtod_l+0x892>
 80071e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071e2:	ea53 030a 	orrs.w	r3, r3, sl
 80071e6:	f040 8082 	bne.w	80072ee <_strtod_l+0x8de>
 80071ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d17d      	bne.n	80072ee <_strtod_l+0x8de>
 80071f2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80071f6:	0d1b      	lsrs	r3, r3, #20
 80071f8:	051b      	lsls	r3, r3, #20
 80071fa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80071fe:	d976      	bls.n	80072ee <_strtod_l+0x8de>
 8007200:	696b      	ldr	r3, [r5, #20]
 8007202:	b913      	cbnz	r3, 800720a <_strtod_l+0x7fa>
 8007204:	692b      	ldr	r3, [r5, #16]
 8007206:	2b01      	cmp	r3, #1
 8007208:	dd71      	ble.n	80072ee <_strtod_l+0x8de>
 800720a:	4629      	mov	r1, r5
 800720c:	2201      	movs	r2, #1
 800720e:	4620      	mov	r0, r4
 8007210:	f001 ff32 	bl	8009078 <__lshift>
 8007214:	4631      	mov	r1, r6
 8007216:	4605      	mov	r5, r0
 8007218:	f001 ff9e 	bl	8009158 <__mcmp>
 800721c:	2800      	cmp	r0, #0
 800721e:	dd66      	ble.n	80072ee <_strtod_l+0x8de>
 8007220:	9904      	ldr	r1, [sp, #16]
 8007222:	4a53      	ldr	r2, [pc, #332]	; (8007370 <_strtod_l+0x960>)
 8007224:	465b      	mov	r3, fp
 8007226:	2900      	cmp	r1, #0
 8007228:	f000 8081 	beq.w	800732e <_strtod_l+0x91e>
 800722c:	ea02 010b 	and.w	r1, r2, fp
 8007230:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007234:	dc7b      	bgt.n	800732e <_strtod_l+0x91e>
 8007236:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800723a:	f77f aea9 	ble.w	8006f90 <_strtod_l+0x580>
 800723e:	4b4d      	ldr	r3, [pc, #308]	; (8007374 <_strtod_l+0x964>)
 8007240:	4650      	mov	r0, sl
 8007242:	4659      	mov	r1, fp
 8007244:	2200      	movs	r2, #0
 8007246:	f7f9 f9f7 	bl	8000638 <__aeabi_dmul>
 800724a:	460b      	mov	r3, r1
 800724c:	4303      	orrs	r3, r0
 800724e:	bf08      	it	eq
 8007250:	2322      	moveq	r3, #34	; 0x22
 8007252:	4682      	mov	sl, r0
 8007254:	468b      	mov	fp, r1
 8007256:	bf08      	it	eq
 8007258:	6023      	streq	r3, [r4, #0]
 800725a:	e62b      	b.n	8006eb4 <_strtod_l+0x4a4>
 800725c:	f04f 32ff 	mov.w	r2, #4294967295
 8007260:	fa02 f303 	lsl.w	r3, r2, r3
 8007264:	ea03 0a0a 	and.w	sl, r3, sl
 8007268:	e6e3      	b.n	8007032 <_strtod_l+0x622>
 800726a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800726e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007272:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007276:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800727a:	fa01 f308 	lsl.w	r3, r1, r8
 800727e:	9308      	str	r3, [sp, #32]
 8007280:	910d      	str	r1, [sp, #52]	; 0x34
 8007282:	e746      	b.n	8007112 <_strtod_l+0x702>
 8007284:	2300      	movs	r3, #0
 8007286:	9308      	str	r3, [sp, #32]
 8007288:	2301      	movs	r3, #1
 800728a:	930d      	str	r3, [sp, #52]	; 0x34
 800728c:	e741      	b.n	8007112 <_strtod_l+0x702>
 800728e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007290:	4642      	mov	r2, r8
 8007292:	4620      	mov	r0, r4
 8007294:	f001 fef0 	bl	8009078 <__lshift>
 8007298:	9018      	str	r0, [sp, #96]	; 0x60
 800729a:	2800      	cmp	r0, #0
 800729c:	f47f af6b 	bne.w	8007176 <_strtod_l+0x766>
 80072a0:	e5fe      	b.n	8006ea0 <_strtod_l+0x490>
 80072a2:	465f      	mov	r7, fp
 80072a4:	d16e      	bne.n	8007384 <_strtod_l+0x974>
 80072a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072ac:	b342      	cbz	r2, 8007300 <_strtod_l+0x8f0>
 80072ae:	4a32      	ldr	r2, [pc, #200]	; (8007378 <_strtod_l+0x968>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d128      	bne.n	8007306 <_strtod_l+0x8f6>
 80072b4:	9b04      	ldr	r3, [sp, #16]
 80072b6:	4651      	mov	r1, sl
 80072b8:	b1eb      	cbz	r3, 80072f6 <_strtod_l+0x8e6>
 80072ba:	4b2d      	ldr	r3, [pc, #180]	; (8007370 <_strtod_l+0x960>)
 80072bc:	403b      	ands	r3, r7
 80072be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80072c2:	f04f 32ff 	mov.w	r2, #4294967295
 80072c6:	d819      	bhi.n	80072fc <_strtod_l+0x8ec>
 80072c8:	0d1b      	lsrs	r3, r3, #20
 80072ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072ce:	fa02 f303 	lsl.w	r3, r2, r3
 80072d2:	4299      	cmp	r1, r3
 80072d4:	d117      	bne.n	8007306 <_strtod_l+0x8f6>
 80072d6:	4b29      	ldr	r3, [pc, #164]	; (800737c <_strtod_l+0x96c>)
 80072d8:	429f      	cmp	r7, r3
 80072da:	d102      	bne.n	80072e2 <_strtod_l+0x8d2>
 80072dc:	3101      	adds	r1, #1
 80072de:	f43f addf 	beq.w	8006ea0 <_strtod_l+0x490>
 80072e2:	4b23      	ldr	r3, [pc, #140]	; (8007370 <_strtod_l+0x960>)
 80072e4:	403b      	ands	r3, r7
 80072e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80072ea:	f04f 0a00 	mov.w	sl, #0
 80072ee:	9b04      	ldr	r3, [sp, #16]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1a4      	bne.n	800723e <_strtod_l+0x82e>
 80072f4:	e5de      	b.n	8006eb4 <_strtod_l+0x4a4>
 80072f6:	f04f 33ff 	mov.w	r3, #4294967295
 80072fa:	e7ea      	b.n	80072d2 <_strtod_l+0x8c2>
 80072fc:	4613      	mov	r3, r2
 80072fe:	e7e8      	b.n	80072d2 <_strtod_l+0x8c2>
 8007300:	ea53 030a 	orrs.w	r3, r3, sl
 8007304:	d08c      	beq.n	8007220 <_strtod_l+0x810>
 8007306:	9b08      	ldr	r3, [sp, #32]
 8007308:	b1db      	cbz	r3, 8007342 <_strtod_l+0x932>
 800730a:	423b      	tst	r3, r7
 800730c:	d0ef      	beq.n	80072ee <_strtod_l+0x8de>
 800730e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007310:	9a04      	ldr	r2, [sp, #16]
 8007312:	4650      	mov	r0, sl
 8007314:	4659      	mov	r1, fp
 8007316:	b1c3      	cbz	r3, 800734a <_strtod_l+0x93a>
 8007318:	f7ff fb5e 	bl	80069d8 <sulp>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	ec51 0b18 	vmov	r0, r1, d8
 8007324:	f7f8 ffd2 	bl	80002cc <__adddf3>
 8007328:	4682      	mov	sl, r0
 800732a:	468b      	mov	fp, r1
 800732c:	e7df      	b.n	80072ee <_strtod_l+0x8de>
 800732e:	4013      	ands	r3, r2
 8007330:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007334:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007338:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800733c:	f04f 3aff 	mov.w	sl, #4294967295
 8007340:	e7d5      	b.n	80072ee <_strtod_l+0x8de>
 8007342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007344:	ea13 0f0a 	tst.w	r3, sl
 8007348:	e7e0      	b.n	800730c <_strtod_l+0x8fc>
 800734a:	f7ff fb45 	bl	80069d8 <sulp>
 800734e:	4602      	mov	r2, r0
 8007350:	460b      	mov	r3, r1
 8007352:	ec51 0b18 	vmov	r0, r1, d8
 8007356:	f7f8 ffb7 	bl	80002c8 <__aeabi_dsub>
 800735a:	2200      	movs	r2, #0
 800735c:	2300      	movs	r3, #0
 800735e:	4682      	mov	sl, r0
 8007360:	468b      	mov	fp, r1
 8007362:	f7f9 fbd1 	bl	8000b08 <__aeabi_dcmpeq>
 8007366:	2800      	cmp	r0, #0
 8007368:	d0c1      	beq.n	80072ee <_strtod_l+0x8de>
 800736a:	e611      	b.n	8006f90 <_strtod_l+0x580>
 800736c:	fffffc02 	.word	0xfffffc02
 8007370:	7ff00000 	.word	0x7ff00000
 8007374:	39500000 	.word	0x39500000
 8007378:	000fffff 	.word	0x000fffff
 800737c:	7fefffff 	.word	0x7fefffff
 8007380:	0800a628 	.word	0x0800a628
 8007384:	4631      	mov	r1, r6
 8007386:	4628      	mov	r0, r5
 8007388:	f002 f864 	bl	8009454 <__ratio>
 800738c:	ec59 8b10 	vmov	r8, r9, d0
 8007390:	ee10 0a10 	vmov	r0, s0
 8007394:	2200      	movs	r2, #0
 8007396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800739a:	4649      	mov	r1, r9
 800739c:	f7f9 fbc8 	bl	8000b30 <__aeabi_dcmple>
 80073a0:	2800      	cmp	r0, #0
 80073a2:	d07a      	beq.n	800749a <_strtod_l+0xa8a>
 80073a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d04a      	beq.n	8007440 <_strtod_l+0xa30>
 80073aa:	4b95      	ldr	r3, [pc, #596]	; (8007600 <_strtod_l+0xbf0>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80073b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007600 <_strtod_l+0xbf0>
 80073b6:	f04f 0800 	mov.w	r8, #0
 80073ba:	4b92      	ldr	r3, [pc, #584]	; (8007604 <_strtod_l+0xbf4>)
 80073bc:	403b      	ands	r3, r7
 80073be:	930d      	str	r3, [sp, #52]	; 0x34
 80073c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073c2:	4b91      	ldr	r3, [pc, #580]	; (8007608 <_strtod_l+0xbf8>)
 80073c4:	429a      	cmp	r2, r3
 80073c6:	f040 80b0 	bne.w	800752a <_strtod_l+0xb1a>
 80073ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80073ce:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80073d2:	ec4b ab10 	vmov	d0, sl, fp
 80073d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80073da:	f001 ff63 	bl	80092a4 <__ulp>
 80073de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80073e2:	ec53 2b10 	vmov	r2, r3, d0
 80073e6:	f7f9 f927 	bl	8000638 <__aeabi_dmul>
 80073ea:	4652      	mov	r2, sl
 80073ec:	465b      	mov	r3, fp
 80073ee:	f7f8 ff6d 	bl	80002cc <__adddf3>
 80073f2:	460b      	mov	r3, r1
 80073f4:	4983      	ldr	r1, [pc, #524]	; (8007604 <_strtod_l+0xbf4>)
 80073f6:	4a85      	ldr	r2, [pc, #532]	; (800760c <_strtod_l+0xbfc>)
 80073f8:	4019      	ands	r1, r3
 80073fa:	4291      	cmp	r1, r2
 80073fc:	4682      	mov	sl, r0
 80073fe:	d960      	bls.n	80074c2 <_strtod_l+0xab2>
 8007400:	ee18 3a90 	vmov	r3, s17
 8007404:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007408:	4293      	cmp	r3, r2
 800740a:	d104      	bne.n	8007416 <_strtod_l+0xa06>
 800740c:	ee18 3a10 	vmov	r3, s16
 8007410:	3301      	adds	r3, #1
 8007412:	f43f ad45 	beq.w	8006ea0 <_strtod_l+0x490>
 8007416:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007618 <_strtod_l+0xc08>
 800741a:	f04f 3aff 	mov.w	sl, #4294967295
 800741e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007420:	4620      	mov	r0, r4
 8007422:	f001 fc0d 	bl	8008c40 <_Bfree>
 8007426:	9905      	ldr	r1, [sp, #20]
 8007428:	4620      	mov	r0, r4
 800742a:	f001 fc09 	bl	8008c40 <_Bfree>
 800742e:	4631      	mov	r1, r6
 8007430:	4620      	mov	r0, r4
 8007432:	f001 fc05 	bl	8008c40 <_Bfree>
 8007436:	4629      	mov	r1, r5
 8007438:	4620      	mov	r0, r4
 800743a:	f001 fc01 	bl	8008c40 <_Bfree>
 800743e:	e61a      	b.n	8007076 <_strtod_l+0x666>
 8007440:	f1ba 0f00 	cmp.w	sl, #0
 8007444:	d11b      	bne.n	800747e <_strtod_l+0xa6e>
 8007446:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800744a:	b9f3      	cbnz	r3, 800748a <_strtod_l+0xa7a>
 800744c:	4b6c      	ldr	r3, [pc, #432]	; (8007600 <_strtod_l+0xbf0>)
 800744e:	2200      	movs	r2, #0
 8007450:	4640      	mov	r0, r8
 8007452:	4649      	mov	r1, r9
 8007454:	f7f9 fb62 	bl	8000b1c <__aeabi_dcmplt>
 8007458:	b9d0      	cbnz	r0, 8007490 <_strtod_l+0xa80>
 800745a:	4640      	mov	r0, r8
 800745c:	4649      	mov	r1, r9
 800745e:	4b6c      	ldr	r3, [pc, #432]	; (8007610 <_strtod_l+0xc00>)
 8007460:	2200      	movs	r2, #0
 8007462:	f7f9 f8e9 	bl	8000638 <__aeabi_dmul>
 8007466:	4680      	mov	r8, r0
 8007468:	4689      	mov	r9, r1
 800746a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800746e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007472:	9315      	str	r3, [sp, #84]	; 0x54
 8007474:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007478:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800747c:	e79d      	b.n	80073ba <_strtod_l+0x9aa>
 800747e:	f1ba 0f01 	cmp.w	sl, #1
 8007482:	d102      	bne.n	800748a <_strtod_l+0xa7a>
 8007484:	2f00      	cmp	r7, #0
 8007486:	f43f ad83 	beq.w	8006f90 <_strtod_l+0x580>
 800748a:	4b62      	ldr	r3, [pc, #392]	; (8007614 <_strtod_l+0xc04>)
 800748c:	2200      	movs	r2, #0
 800748e:	e78e      	b.n	80073ae <_strtod_l+0x99e>
 8007490:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007610 <_strtod_l+0xc00>
 8007494:	f04f 0800 	mov.w	r8, #0
 8007498:	e7e7      	b.n	800746a <_strtod_l+0xa5a>
 800749a:	4b5d      	ldr	r3, [pc, #372]	; (8007610 <_strtod_l+0xc00>)
 800749c:	4640      	mov	r0, r8
 800749e:	4649      	mov	r1, r9
 80074a0:	2200      	movs	r2, #0
 80074a2:	f7f9 f8c9 	bl	8000638 <__aeabi_dmul>
 80074a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a8:	4680      	mov	r8, r0
 80074aa:	4689      	mov	r9, r1
 80074ac:	b933      	cbnz	r3, 80074bc <_strtod_l+0xaac>
 80074ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80074b2:	900e      	str	r0, [sp, #56]	; 0x38
 80074b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80074b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80074ba:	e7dd      	b.n	8007478 <_strtod_l+0xa68>
 80074bc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80074c0:	e7f9      	b.n	80074b6 <_strtod_l+0xaa6>
 80074c2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80074c6:	9b04      	ldr	r3, [sp, #16]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1a8      	bne.n	800741e <_strtod_l+0xa0e>
 80074cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80074d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074d2:	0d1b      	lsrs	r3, r3, #20
 80074d4:	051b      	lsls	r3, r3, #20
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d1a1      	bne.n	800741e <_strtod_l+0xa0e>
 80074da:	4640      	mov	r0, r8
 80074dc:	4649      	mov	r1, r9
 80074de:	f7f9 fc0b 	bl	8000cf8 <__aeabi_d2lz>
 80074e2:	f7f9 f87b 	bl	80005dc <__aeabi_l2d>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	4640      	mov	r0, r8
 80074ec:	4649      	mov	r1, r9
 80074ee:	f7f8 feeb 	bl	80002c8 <__aeabi_dsub>
 80074f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074f8:	ea43 030a 	orr.w	r3, r3, sl
 80074fc:	4313      	orrs	r3, r2
 80074fe:	4680      	mov	r8, r0
 8007500:	4689      	mov	r9, r1
 8007502:	d055      	beq.n	80075b0 <_strtod_l+0xba0>
 8007504:	a336      	add	r3, pc, #216	; (adr r3, 80075e0 <_strtod_l+0xbd0>)
 8007506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750a:	f7f9 fb07 	bl	8000b1c <__aeabi_dcmplt>
 800750e:	2800      	cmp	r0, #0
 8007510:	f47f acd0 	bne.w	8006eb4 <_strtod_l+0x4a4>
 8007514:	a334      	add	r3, pc, #208	; (adr r3, 80075e8 <_strtod_l+0xbd8>)
 8007516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751a:	4640      	mov	r0, r8
 800751c:	4649      	mov	r1, r9
 800751e:	f7f9 fb1b 	bl	8000b58 <__aeabi_dcmpgt>
 8007522:	2800      	cmp	r0, #0
 8007524:	f43f af7b 	beq.w	800741e <_strtod_l+0xa0e>
 8007528:	e4c4      	b.n	8006eb4 <_strtod_l+0x4a4>
 800752a:	9b04      	ldr	r3, [sp, #16]
 800752c:	b333      	cbz	r3, 800757c <_strtod_l+0xb6c>
 800752e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007530:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007534:	d822      	bhi.n	800757c <_strtod_l+0xb6c>
 8007536:	a32e      	add	r3, pc, #184	; (adr r3, 80075f0 <_strtod_l+0xbe0>)
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	4640      	mov	r0, r8
 800753e:	4649      	mov	r1, r9
 8007540:	f7f9 faf6 	bl	8000b30 <__aeabi_dcmple>
 8007544:	b1a0      	cbz	r0, 8007570 <_strtod_l+0xb60>
 8007546:	4649      	mov	r1, r9
 8007548:	4640      	mov	r0, r8
 800754a:	f7f9 fb4d 	bl	8000be8 <__aeabi_d2uiz>
 800754e:	2801      	cmp	r0, #1
 8007550:	bf38      	it	cc
 8007552:	2001      	movcc	r0, #1
 8007554:	f7f8 fff6 	bl	8000544 <__aeabi_ui2d>
 8007558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800755a:	4680      	mov	r8, r0
 800755c:	4689      	mov	r9, r1
 800755e:	bb23      	cbnz	r3, 80075aa <_strtod_l+0xb9a>
 8007560:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007564:	9010      	str	r0, [sp, #64]	; 0x40
 8007566:	9311      	str	r3, [sp, #68]	; 0x44
 8007568:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800756c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007572:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007574:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007578:	1a9b      	subs	r3, r3, r2
 800757a:	9309      	str	r3, [sp, #36]	; 0x24
 800757c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007580:	eeb0 0a48 	vmov.f32	s0, s16
 8007584:	eef0 0a68 	vmov.f32	s1, s17
 8007588:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800758c:	f001 fe8a 	bl	80092a4 <__ulp>
 8007590:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007594:	ec53 2b10 	vmov	r2, r3, d0
 8007598:	f7f9 f84e 	bl	8000638 <__aeabi_dmul>
 800759c:	ec53 2b18 	vmov	r2, r3, d8
 80075a0:	f7f8 fe94 	bl	80002cc <__adddf3>
 80075a4:	4682      	mov	sl, r0
 80075a6:	468b      	mov	fp, r1
 80075a8:	e78d      	b.n	80074c6 <_strtod_l+0xab6>
 80075aa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80075ae:	e7db      	b.n	8007568 <_strtod_l+0xb58>
 80075b0:	a311      	add	r3, pc, #68	; (adr r3, 80075f8 <_strtod_l+0xbe8>)
 80075b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b6:	f7f9 fab1 	bl	8000b1c <__aeabi_dcmplt>
 80075ba:	e7b2      	b.n	8007522 <_strtod_l+0xb12>
 80075bc:	2300      	movs	r3, #0
 80075be:	930a      	str	r3, [sp, #40]	; 0x28
 80075c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	f7ff ba6b 	b.w	8006aa0 <_strtod_l+0x90>
 80075ca:	2a65      	cmp	r2, #101	; 0x65
 80075cc:	f43f ab5f 	beq.w	8006c8e <_strtod_l+0x27e>
 80075d0:	2a45      	cmp	r2, #69	; 0x45
 80075d2:	f43f ab5c 	beq.w	8006c8e <_strtod_l+0x27e>
 80075d6:	2301      	movs	r3, #1
 80075d8:	f7ff bb94 	b.w	8006d04 <_strtod_l+0x2f4>
 80075dc:	f3af 8000 	nop.w
 80075e0:	94a03595 	.word	0x94a03595
 80075e4:	3fdfffff 	.word	0x3fdfffff
 80075e8:	35afe535 	.word	0x35afe535
 80075ec:	3fe00000 	.word	0x3fe00000
 80075f0:	ffc00000 	.word	0xffc00000
 80075f4:	41dfffff 	.word	0x41dfffff
 80075f8:	94a03595 	.word	0x94a03595
 80075fc:	3fcfffff 	.word	0x3fcfffff
 8007600:	3ff00000 	.word	0x3ff00000
 8007604:	7ff00000 	.word	0x7ff00000
 8007608:	7fe00000 	.word	0x7fe00000
 800760c:	7c9fffff 	.word	0x7c9fffff
 8007610:	3fe00000 	.word	0x3fe00000
 8007614:	bff00000 	.word	0xbff00000
 8007618:	7fefffff 	.word	0x7fefffff

0800761c <_strtod_r>:
 800761c:	4b01      	ldr	r3, [pc, #4]	; (8007624 <_strtod_r+0x8>)
 800761e:	f7ff b9f7 	b.w	8006a10 <_strtod_l>
 8007622:	bf00      	nop
 8007624:	200000dc 	.word	0x200000dc

08007628 <_strtol_l.constprop.0>:
 8007628:	2b01      	cmp	r3, #1
 800762a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762e:	d001      	beq.n	8007634 <_strtol_l.constprop.0+0xc>
 8007630:	2b24      	cmp	r3, #36	; 0x24
 8007632:	d906      	bls.n	8007642 <_strtol_l.constprop.0+0x1a>
 8007634:	f7fe fafe 	bl	8005c34 <__errno>
 8007638:	2316      	movs	r3, #22
 800763a:	6003      	str	r3, [r0, #0]
 800763c:	2000      	movs	r0, #0
 800763e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007642:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007728 <_strtol_l.constprop.0+0x100>
 8007646:	460d      	mov	r5, r1
 8007648:	462e      	mov	r6, r5
 800764a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800764e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007652:	f017 0708 	ands.w	r7, r7, #8
 8007656:	d1f7      	bne.n	8007648 <_strtol_l.constprop.0+0x20>
 8007658:	2c2d      	cmp	r4, #45	; 0x2d
 800765a:	d132      	bne.n	80076c2 <_strtol_l.constprop.0+0x9a>
 800765c:	782c      	ldrb	r4, [r5, #0]
 800765e:	2701      	movs	r7, #1
 8007660:	1cb5      	adds	r5, r6, #2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d05b      	beq.n	800771e <_strtol_l.constprop.0+0xf6>
 8007666:	2b10      	cmp	r3, #16
 8007668:	d109      	bne.n	800767e <_strtol_l.constprop.0+0x56>
 800766a:	2c30      	cmp	r4, #48	; 0x30
 800766c:	d107      	bne.n	800767e <_strtol_l.constprop.0+0x56>
 800766e:	782c      	ldrb	r4, [r5, #0]
 8007670:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007674:	2c58      	cmp	r4, #88	; 0x58
 8007676:	d14d      	bne.n	8007714 <_strtol_l.constprop.0+0xec>
 8007678:	786c      	ldrb	r4, [r5, #1]
 800767a:	2310      	movs	r3, #16
 800767c:	3502      	adds	r5, #2
 800767e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007682:	f108 38ff 	add.w	r8, r8, #4294967295
 8007686:	f04f 0c00 	mov.w	ip, #0
 800768a:	fbb8 f9f3 	udiv	r9, r8, r3
 800768e:	4666      	mov	r6, ip
 8007690:	fb03 8a19 	mls	sl, r3, r9, r8
 8007694:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007698:	f1be 0f09 	cmp.w	lr, #9
 800769c:	d816      	bhi.n	80076cc <_strtol_l.constprop.0+0xa4>
 800769e:	4674      	mov	r4, lr
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	dd24      	ble.n	80076ee <_strtol_l.constprop.0+0xc6>
 80076a4:	f1bc 0f00 	cmp.w	ip, #0
 80076a8:	db1e      	blt.n	80076e8 <_strtol_l.constprop.0+0xc0>
 80076aa:	45b1      	cmp	r9, r6
 80076ac:	d31c      	bcc.n	80076e8 <_strtol_l.constprop.0+0xc0>
 80076ae:	d101      	bne.n	80076b4 <_strtol_l.constprop.0+0x8c>
 80076b0:	45a2      	cmp	sl, r4
 80076b2:	db19      	blt.n	80076e8 <_strtol_l.constprop.0+0xc0>
 80076b4:	fb06 4603 	mla	r6, r6, r3, r4
 80076b8:	f04f 0c01 	mov.w	ip, #1
 80076bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076c0:	e7e8      	b.n	8007694 <_strtol_l.constprop.0+0x6c>
 80076c2:	2c2b      	cmp	r4, #43	; 0x2b
 80076c4:	bf04      	itt	eq
 80076c6:	782c      	ldrbeq	r4, [r5, #0]
 80076c8:	1cb5      	addeq	r5, r6, #2
 80076ca:	e7ca      	b.n	8007662 <_strtol_l.constprop.0+0x3a>
 80076cc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80076d0:	f1be 0f19 	cmp.w	lr, #25
 80076d4:	d801      	bhi.n	80076da <_strtol_l.constprop.0+0xb2>
 80076d6:	3c37      	subs	r4, #55	; 0x37
 80076d8:	e7e2      	b.n	80076a0 <_strtol_l.constprop.0+0x78>
 80076da:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80076de:	f1be 0f19 	cmp.w	lr, #25
 80076e2:	d804      	bhi.n	80076ee <_strtol_l.constprop.0+0xc6>
 80076e4:	3c57      	subs	r4, #87	; 0x57
 80076e6:	e7db      	b.n	80076a0 <_strtol_l.constprop.0+0x78>
 80076e8:	f04f 3cff 	mov.w	ip, #4294967295
 80076ec:	e7e6      	b.n	80076bc <_strtol_l.constprop.0+0x94>
 80076ee:	f1bc 0f00 	cmp.w	ip, #0
 80076f2:	da05      	bge.n	8007700 <_strtol_l.constprop.0+0xd8>
 80076f4:	2322      	movs	r3, #34	; 0x22
 80076f6:	6003      	str	r3, [r0, #0]
 80076f8:	4646      	mov	r6, r8
 80076fa:	b942      	cbnz	r2, 800770e <_strtol_l.constprop.0+0xe6>
 80076fc:	4630      	mov	r0, r6
 80076fe:	e79e      	b.n	800763e <_strtol_l.constprop.0+0x16>
 8007700:	b107      	cbz	r7, 8007704 <_strtol_l.constprop.0+0xdc>
 8007702:	4276      	negs	r6, r6
 8007704:	2a00      	cmp	r2, #0
 8007706:	d0f9      	beq.n	80076fc <_strtol_l.constprop.0+0xd4>
 8007708:	f1bc 0f00 	cmp.w	ip, #0
 800770c:	d000      	beq.n	8007710 <_strtol_l.constprop.0+0xe8>
 800770e:	1e69      	subs	r1, r5, #1
 8007710:	6011      	str	r1, [r2, #0]
 8007712:	e7f3      	b.n	80076fc <_strtol_l.constprop.0+0xd4>
 8007714:	2430      	movs	r4, #48	; 0x30
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1b1      	bne.n	800767e <_strtol_l.constprop.0+0x56>
 800771a:	2308      	movs	r3, #8
 800771c:	e7af      	b.n	800767e <_strtol_l.constprop.0+0x56>
 800771e:	2c30      	cmp	r4, #48	; 0x30
 8007720:	d0a5      	beq.n	800766e <_strtol_l.constprop.0+0x46>
 8007722:	230a      	movs	r3, #10
 8007724:	e7ab      	b.n	800767e <_strtol_l.constprop.0+0x56>
 8007726:	bf00      	nop
 8007728:	0800a68d 	.word	0x0800a68d

0800772c <_strtol_r>:
 800772c:	f7ff bf7c 	b.w	8007628 <_strtol_l.constprop.0>

08007730 <__assert_func>:
 8007730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007732:	4614      	mov	r4, r2
 8007734:	461a      	mov	r2, r3
 8007736:	4b09      	ldr	r3, [pc, #36]	; (800775c <__assert_func+0x2c>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4605      	mov	r5, r0
 800773c:	68d8      	ldr	r0, [r3, #12]
 800773e:	b14c      	cbz	r4, 8007754 <__assert_func+0x24>
 8007740:	4b07      	ldr	r3, [pc, #28]	; (8007760 <__assert_func+0x30>)
 8007742:	9100      	str	r1, [sp, #0]
 8007744:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007748:	4906      	ldr	r1, [pc, #24]	; (8007764 <__assert_func+0x34>)
 800774a:	462b      	mov	r3, r5
 800774c:	f000 fe8a 	bl	8008464 <fiprintf>
 8007750:	f002 fba0 	bl	8009e94 <abort>
 8007754:	4b04      	ldr	r3, [pc, #16]	; (8007768 <__assert_func+0x38>)
 8007756:	461c      	mov	r4, r3
 8007758:	e7f3      	b.n	8007742 <__assert_func+0x12>
 800775a:	bf00      	nop
 800775c:	20000074 	.word	0x20000074
 8007760:	0800a650 	.word	0x0800a650
 8007764:	0800a65d 	.word	0x0800a65d
 8007768:	0800a68b 	.word	0x0800a68b

0800776c <quorem>:
 800776c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007770:	6903      	ldr	r3, [r0, #16]
 8007772:	690c      	ldr	r4, [r1, #16]
 8007774:	42a3      	cmp	r3, r4
 8007776:	4607      	mov	r7, r0
 8007778:	f2c0 8081 	blt.w	800787e <quorem+0x112>
 800777c:	3c01      	subs	r4, #1
 800777e:	f101 0814 	add.w	r8, r1, #20
 8007782:	f100 0514 	add.w	r5, r0, #20
 8007786:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800778a:	9301      	str	r3, [sp, #4]
 800778c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007790:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007794:	3301      	adds	r3, #1
 8007796:	429a      	cmp	r2, r3
 8007798:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800779c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80077a4:	d331      	bcc.n	800780a <quorem+0x9e>
 80077a6:	f04f 0e00 	mov.w	lr, #0
 80077aa:	4640      	mov	r0, r8
 80077ac:	46ac      	mov	ip, r5
 80077ae:	46f2      	mov	sl, lr
 80077b0:	f850 2b04 	ldr.w	r2, [r0], #4
 80077b4:	b293      	uxth	r3, r2
 80077b6:	fb06 e303 	mla	r3, r6, r3, lr
 80077ba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80077be:	b29b      	uxth	r3, r3
 80077c0:	ebaa 0303 	sub.w	r3, sl, r3
 80077c4:	f8dc a000 	ldr.w	sl, [ip]
 80077c8:	0c12      	lsrs	r2, r2, #16
 80077ca:	fa13 f38a 	uxtah	r3, r3, sl
 80077ce:	fb06 e202 	mla	r2, r6, r2, lr
 80077d2:	9300      	str	r3, [sp, #0]
 80077d4:	9b00      	ldr	r3, [sp, #0]
 80077d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077da:	b292      	uxth	r2, r2
 80077dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80077e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077e4:	f8bd 3000 	ldrh.w	r3, [sp]
 80077e8:	4581      	cmp	r9, r0
 80077ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077ee:	f84c 3b04 	str.w	r3, [ip], #4
 80077f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077f6:	d2db      	bcs.n	80077b0 <quorem+0x44>
 80077f8:	f855 300b 	ldr.w	r3, [r5, fp]
 80077fc:	b92b      	cbnz	r3, 800780a <quorem+0x9e>
 80077fe:	9b01      	ldr	r3, [sp, #4]
 8007800:	3b04      	subs	r3, #4
 8007802:	429d      	cmp	r5, r3
 8007804:	461a      	mov	r2, r3
 8007806:	d32e      	bcc.n	8007866 <quorem+0xfa>
 8007808:	613c      	str	r4, [r7, #16]
 800780a:	4638      	mov	r0, r7
 800780c:	f001 fca4 	bl	8009158 <__mcmp>
 8007810:	2800      	cmp	r0, #0
 8007812:	db24      	blt.n	800785e <quorem+0xf2>
 8007814:	3601      	adds	r6, #1
 8007816:	4628      	mov	r0, r5
 8007818:	f04f 0c00 	mov.w	ip, #0
 800781c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007820:	f8d0 e000 	ldr.w	lr, [r0]
 8007824:	b293      	uxth	r3, r2
 8007826:	ebac 0303 	sub.w	r3, ip, r3
 800782a:	0c12      	lsrs	r2, r2, #16
 800782c:	fa13 f38e 	uxtah	r3, r3, lr
 8007830:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007834:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007838:	b29b      	uxth	r3, r3
 800783a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800783e:	45c1      	cmp	r9, r8
 8007840:	f840 3b04 	str.w	r3, [r0], #4
 8007844:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007848:	d2e8      	bcs.n	800781c <quorem+0xb0>
 800784a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800784e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007852:	b922      	cbnz	r2, 800785e <quorem+0xf2>
 8007854:	3b04      	subs	r3, #4
 8007856:	429d      	cmp	r5, r3
 8007858:	461a      	mov	r2, r3
 800785a:	d30a      	bcc.n	8007872 <quorem+0x106>
 800785c:	613c      	str	r4, [r7, #16]
 800785e:	4630      	mov	r0, r6
 8007860:	b003      	add	sp, #12
 8007862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007866:	6812      	ldr	r2, [r2, #0]
 8007868:	3b04      	subs	r3, #4
 800786a:	2a00      	cmp	r2, #0
 800786c:	d1cc      	bne.n	8007808 <quorem+0x9c>
 800786e:	3c01      	subs	r4, #1
 8007870:	e7c7      	b.n	8007802 <quorem+0x96>
 8007872:	6812      	ldr	r2, [r2, #0]
 8007874:	3b04      	subs	r3, #4
 8007876:	2a00      	cmp	r2, #0
 8007878:	d1f0      	bne.n	800785c <quorem+0xf0>
 800787a:	3c01      	subs	r4, #1
 800787c:	e7eb      	b.n	8007856 <quorem+0xea>
 800787e:	2000      	movs	r0, #0
 8007880:	e7ee      	b.n	8007860 <quorem+0xf4>
 8007882:	0000      	movs	r0, r0
 8007884:	0000      	movs	r0, r0
	...

08007888 <_dtoa_r>:
 8007888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800788c:	ed2d 8b04 	vpush	{d8-d9}
 8007890:	ec57 6b10 	vmov	r6, r7, d0
 8007894:	b093      	sub	sp, #76	; 0x4c
 8007896:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007898:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800789c:	9106      	str	r1, [sp, #24]
 800789e:	ee10 aa10 	vmov	sl, s0
 80078a2:	4604      	mov	r4, r0
 80078a4:	9209      	str	r2, [sp, #36]	; 0x24
 80078a6:	930c      	str	r3, [sp, #48]	; 0x30
 80078a8:	46bb      	mov	fp, r7
 80078aa:	b975      	cbnz	r5, 80078ca <_dtoa_r+0x42>
 80078ac:	2010      	movs	r0, #16
 80078ae:	f001 f95f 	bl	8008b70 <malloc>
 80078b2:	4602      	mov	r2, r0
 80078b4:	6260      	str	r0, [r4, #36]	; 0x24
 80078b6:	b920      	cbnz	r0, 80078c2 <_dtoa_r+0x3a>
 80078b8:	4ba7      	ldr	r3, [pc, #668]	; (8007b58 <_dtoa_r+0x2d0>)
 80078ba:	21ea      	movs	r1, #234	; 0xea
 80078bc:	48a7      	ldr	r0, [pc, #668]	; (8007b5c <_dtoa_r+0x2d4>)
 80078be:	f7ff ff37 	bl	8007730 <__assert_func>
 80078c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078c6:	6005      	str	r5, [r0, #0]
 80078c8:	60c5      	str	r5, [r0, #12]
 80078ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078cc:	6819      	ldr	r1, [r3, #0]
 80078ce:	b151      	cbz	r1, 80078e6 <_dtoa_r+0x5e>
 80078d0:	685a      	ldr	r2, [r3, #4]
 80078d2:	604a      	str	r2, [r1, #4]
 80078d4:	2301      	movs	r3, #1
 80078d6:	4093      	lsls	r3, r2
 80078d8:	608b      	str	r3, [r1, #8]
 80078da:	4620      	mov	r0, r4
 80078dc:	f001 f9b0 	bl	8008c40 <_Bfree>
 80078e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	1e3b      	subs	r3, r7, #0
 80078e8:	bfaa      	itet	ge
 80078ea:	2300      	movge	r3, #0
 80078ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80078f0:	f8c8 3000 	strge.w	r3, [r8]
 80078f4:	4b9a      	ldr	r3, [pc, #616]	; (8007b60 <_dtoa_r+0x2d8>)
 80078f6:	bfbc      	itt	lt
 80078f8:	2201      	movlt	r2, #1
 80078fa:	f8c8 2000 	strlt.w	r2, [r8]
 80078fe:	ea33 030b 	bics.w	r3, r3, fp
 8007902:	d11b      	bne.n	800793c <_dtoa_r+0xb4>
 8007904:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007906:	f242 730f 	movw	r3, #9999	; 0x270f
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007910:	4333      	orrs	r3, r6
 8007912:	f000 8592 	beq.w	800843a <_dtoa_r+0xbb2>
 8007916:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007918:	b963      	cbnz	r3, 8007934 <_dtoa_r+0xac>
 800791a:	4b92      	ldr	r3, [pc, #584]	; (8007b64 <_dtoa_r+0x2dc>)
 800791c:	e022      	b.n	8007964 <_dtoa_r+0xdc>
 800791e:	4b92      	ldr	r3, [pc, #584]	; (8007b68 <_dtoa_r+0x2e0>)
 8007920:	9301      	str	r3, [sp, #4]
 8007922:	3308      	adds	r3, #8
 8007924:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	9801      	ldr	r0, [sp, #4]
 800792a:	b013      	add	sp, #76	; 0x4c
 800792c:	ecbd 8b04 	vpop	{d8-d9}
 8007930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007934:	4b8b      	ldr	r3, [pc, #556]	; (8007b64 <_dtoa_r+0x2dc>)
 8007936:	9301      	str	r3, [sp, #4]
 8007938:	3303      	adds	r3, #3
 800793a:	e7f3      	b.n	8007924 <_dtoa_r+0x9c>
 800793c:	2200      	movs	r2, #0
 800793e:	2300      	movs	r3, #0
 8007940:	4650      	mov	r0, sl
 8007942:	4659      	mov	r1, fp
 8007944:	f7f9 f8e0 	bl	8000b08 <__aeabi_dcmpeq>
 8007948:	ec4b ab19 	vmov	d9, sl, fp
 800794c:	4680      	mov	r8, r0
 800794e:	b158      	cbz	r0, 8007968 <_dtoa_r+0xe0>
 8007950:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007952:	2301      	movs	r3, #1
 8007954:	6013      	str	r3, [r2, #0]
 8007956:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 856b 	beq.w	8008434 <_dtoa_r+0xbac>
 800795e:	4883      	ldr	r0, [pc, #524]	; (8007b6c <_dtoa_r+0x2e4>)
 8007960:	6018      	str	r0, [r3, #0]
 8007962:	1e43      	subs	r3, r0, #1
 8007964:	9301      	str	r3, [sp, #4]
 8007966:	e7df      	b.n	8007928 <_dtoa_r+0xa0>
 8007968:	ec4b ab10 	vmov	d0, sl, fp
 800796c:	aa10      	add	r2, sp, #64	; 0x40
 800796e:	a911      	add	r1, sp, #68	; 0x44
 8007970:	4620      	mov	r0, r4
 8007972:	f001 fd13 	bl	800939c <__d2b>
 8007976:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800797a:	ee08 0a10 	vmov	s16, r0
 800797e:	2d00      	cmp	r5, #0
 8007980:	f000 8084 	beq.w	8007a8c <_dtoa_r+0x204>
 8007984:	ee19 3a90 	vmov	r3, s19
 8007988:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800798c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007990:	4656      	mov	r6, sl
 8007992:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007996:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800799a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800799e:	4b74      	ldr	r3, [pc, #464]	; (8007b70 <_dtoa_r+0x2e8>)
 80079a0:	2200      	movs	r2, #0
 80079a2:	4630      	mov	r0, r6
 80079a4:	4639      	mov	r1, r7
 80079a6:	f7f8 fc8f 	bl	80002c8 <__aeabi_dsub>
 80079aa:	a365      	add	r3, pc, #404	; (adr r3, 8007b40 <_dtoa_r+0x2b8>)
 80079ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b0:	f7f8 fe42 	bl	8000638 <__aeabi_dmul>
 80079b4:	a364      	add	r3, pc, #400	; (adr r3, 8007b48 <_dtoa_r+0x2c0>)
 80079b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ba:	f7f8 fc87 	bl	80002cc <__adddf3>
 80079be:	4606      	mov	r6, r0
 80079c0:	4628      	mov	r0, r5
 80079c2:	460f      	mov	r7, r1
 80079c4:	f7f8 fdce 	bl	8000564 <__aeabi_i2d>
 80079c8:	a361      	add	r3, pc, #388	; (adr r3, 8007b50 <_dtoa_r+0x2c8>)
 80079ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ce:	f7f8 fe33 	bl	8000638 <__aeabi_dmul>
 80079d2:	4602      	mov	r2, r0
 80079d4:	460b      	mov	r3, r1
 80079d6:	4630      	mov	r0, r6
 80079d8:	4639      	mov	r1, r7
 80079da:	f7f8 fc77 	bl	80002cc <__adddf3>
 80079de:	4606      	mov	r6, r0
 80079e0:	460f      	mov	r7, r1
 80079e2:	f7f9 f8d9 	bl	8000b98 <__aeabi_d2iz>
 80079e6:	2200      	movs	r2, #0
 80079e8:	9000      	str	r0, [sp, #0]
 80079ea:	2300      	movs	r3, #0
 80079ec:	4630      	mov	r0, r6
 80079ee:	4639      	mov	r1, r7
 80079f0:	f7f9 f894 	bl	8000b1c <__aeabi_dcmplt>
 80079f4:	b150      	cbz	r0, 8007a0c <_dtoa_r+0x184>
 80079f6:	9800      	ldr	r0, [sp, #0]
 80079f8:	f7f8 fdb4 	bl	8000564 <__aeabi_i2d>
 80079fc:	4632      	mov	r2, r6
 80079fe:	463b      	mov	r3, r7
 8007a00:	f7f9 f882 	bl	8000b08 <__aeabi_dcmpeq>
 8007a04:	b910      	cbnz	r0, 8007a0c <_dtoa_r+0x184>
 8007a06:	9b00      	ldr	r3, [sp, #0]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	9b00      	ldr	r3, [sp, #0]
 8007a0e:	2b16      	cmp	r3, #22
 8007a10:	d85a      	bhi.n	8007ac8 <_dtoa_r+0x240>
 8007a12:	9a00      	ldr	r2, [sp, #0]
 8007a14:	4b57      	ldr	r3, [pc, #348]	; (8007b74 <_dtoa_r+0x2ec>)
 8007a16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1e:	ec51 0b19 	vmov	r0, r1, d9
 8007a22:	f7f9 f87b 	bl	8000b1c <__aeabi_dcmplt>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d050      	beq.n	8007acc <_dtoa_r+0x244>
 8007a2a:	9b00      	ldr	r3, [sp, #0]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	2300      	movs	r3, #0
 8007a32:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a36:	1b5d      	subs	r5, r3, r5
 8007a38:	1e6b      	subs	r3, r5, #1
 8007a3a:	9305      	str	r3, [sp, #20]
 8007a3c:	bf45      	ittet	mi
 8007a3e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007a42:	9304      	strmi	r3, [sp, #16]
 8007a44:	2300      	movpl	r3, #0
 8007a46:	2300      	movmi	r3, #0
 8007a48:	bf4c      	ite	mi
 8007a4a:	9305      	strmi	r3, [sp, #20]
 8007a4c:	9304      	strpl	r3, [sp, #16]
 8007a4e:	9b00      	ldr	r3, [sp, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	db3d      	blt.n	8007ad0 <_dtoa_r+0x248>
 8007a54:	9b05      	ldr	r3, [sp, #20]
 8007a56:	9a00      	ldr	r2, [sp, #0]
 8007a58:	920a      	str	r2, [sp, #40]	; 0x28
 8007a5a:	4413      	add	r3, r2
 8007a5c:	9305      	str	r3, [sp, #20]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	9307      	str	r3, [sp, #28]
 8007a62:	9b06      	ldr	r3, [sp, #24]
 8007a64:	2b09      	cmp	r3, #9
 8007a66:	f200 8089 	bhi.w	8007b7c <_dtoa_r+0x2f4>
 8007a6a:	2b05      	cmp	r3, #5
 8007a6c:	bfc4      	itt	gt
 8007a6e:	3b04      	subgt	r3, #4
 8007a70:	9306      	strgt	r3, [sp, #24]
 8007a72:	9b06      	ldr	r3, [sp, #24]
 8007a74:	f1a3 0302 	sub.w	r3, r3, #2
 8007a78:	bfcc      	ite	gt
 8007a7a:	2500      	movgt	r5, #0
 8007a7c:	2501      	movle	r5, #1
 8007a7e:	2b03      	cmp	r3, #3
 8007a80:	f200 8087 	bhi.w	8007b92 <_dtoa_r+0x30a>
 8007a84:	e8df f003 	tbb	[pc, r3]
 8007a88:	59383a2d 	.word	0x59383a2d
 8007a8c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007a90:	441d      	add	r5, r3
 8007a92:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a96:	2b20      	cmp	r3, #32
 8007a98:	bfc1      	itttt	gt
 8007a9a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a9e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007aa2:	fa0b f303 	lslgt.w	r3, fp, r3
 8007aa6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007aaa:	bfda      	itte	le
 8007aac:	f1c3 0320 	rsble	r3, r3, #32
 8007ab0:	fa06 f003 	lslle.w	r0, r6, r3
 8007ab4:	4318      	orrgt	r0, r3
 8007ab6:	f7f8 fd45 	bl	8000544 <__aeabi_ui2d>
 8007aba:	2301      	movs	r3, #1
 8007abc:	4606      	mov	r6, r0
 8007abe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007ac2:	3d01      	subs	r5, #1
 8007ac4:	930e      	str	r3, [sp, #56]	; 0x38
 8007ac6:	e76a      	b.n	800799e <_dtoa_r+0x116>
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e7b2      	b.n	8007a32 <_dtoa_r+0x1aa>
 8007acc:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ace:	e7b1      	b.n	8007a34 <_dtoa_r+0x1ac>
 8007ad0:	9b04      	ldr	r3, [sp, #16]
 8007ad2:	9a00      	ldr	r2, [sp, #0]
 8007ad4:	1a9b      	subs	r3, r3, r2
 8007ad6:	9304      	str	r3, [sp, #16]
 8007ad8:	4253      	negs	r3, r2
 8007ada:	9307      	str	r3, [sp, #28]
 8007adc:	2300      	movs	r3, #0
 8007ade:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae0:	e7bf      	b.n	8007a62 <_dtoa_r+0x1da>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	9308      	str	r3, [sp, #32]
 8007ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	dc55      	bgt.n	8007b98 <_dtoa_r+0x310>
 8007aec:	2301      	movs	r3, #1
 8007aee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007af2:	461a      	mov	r2, r3
 8007af4:	9209      	str	r2, [sp, #36]	; 0x24
 8007af6:	e00c      	b.n	8007b12 <_dtoa_r+0x28a>
 8007af8:	2301      	movs	r3, #1
 8007afa:	e7f3      	b.n	8007ae4 <_dtoa_r+0x25c>
 8007afc:	2300      	movs	r3, #0
 8007afe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b00:	9308      	str	r3, [sp, #32]
 8007b02:	9b00      	ldr	r3, [sp, #0]
 8007b04:	4413      	add	r3, r2
 8007b06:	9302      	str	r3, [sp, #8]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	9303      	str	r3, [sp, #12]
 8007b0e:	bfb8      	it	lt
 8007b10:	2301      	movlt	r3, #1
 8007b12:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007b14:	2200      	movs	r2, #0
 8007b16:	6042      	str	r2, [r0, #4]
 8007b18:	2204      	movs	r2, #4
 8007b1a:	f102 0614 	add.w	r6, r2, #20
 8007b1e:	429e      	cmp	r6, r3
 8007b20:	6841      	ldr	r1, [r0, #4]
 8007b22:	d93d      	bls.n	8007ba0 <_dtoa_r+0x318>
 8007b24:	4620      	mov	r0, r4
 8007b26:	f001 f84b 	bl	8008bc0 <_Balloc>
 8007b2a:	9001      	str	r0, [sp, #4]
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	d13b      	bne.n	8007ba8 <_dtoa_r+0x320>
 8007b30:	4b11      	ldr	r3, [pc, #68]	; (8007b78 <_dtoa_r+0x2f0>)
 8007b32:	4602      	mov	r2, r0
 8007b34:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b38:	e6c0      	b.n	80078bc <_dtoa_r+0x34>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e7df      	b.n	8007afe <_dtoa_r+0x276>
 8007b3e:	bf00      	nop
 8007b40:	636f4361 	.word	0x636f4361
 8007b44:	3fd287a7 	.word	0x3fd287a7
 8007b48:	8b60c8b3 	.word	0x8b60c8b3
 8007b4c:	3fc68a28 	.word	0x3fc68a28
 8007b50:	509f79fb 	.word	0x509f79fb
 8007b54:	3fd34413 	.word	0x3fd34413
 8007b58:	0800a79a 	.word	0x0800a79a
 8007b5c:	0800a7b1 	.word	0x0800a7b1
 8007b60:	7ff00000 	.word	0x7ff00000
 8007b64:	0800a796 	.word	0x0800a796
 8007b68:	0800a78d 	.word	0x0800a78d
 8007b6c:	0800a5d1 	.word	0x0800a5d1
 8007b70:	3ff80000 	.word	0x3ff80000
 8007b74:	0800a920 	.word	0x0800a920
 8007b78:	0800a80c 	.word	0x0800a80c
 8007b7c:	2501      	movs	r5, #1
 8007b7e:	2300      	movs	r3, #0
 8007b80:	9306      	str	r3, [sp, #24]
 8007b82:	9508      	str	r5, [sp, #32]
 8007b84:	f04f 33ff 	mov.w	r3, #4294967295
 8007b88:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	2312      	movs	r3, #18
 8007b90:	e7b0      	b.n	8007af4 <_dtoa_r+0x26c>
 8007b92:	2301      	movs	r3, #1
 8007b94:	9308      	str	r3, [sp, #32]
 8007b96:	e7f5      	b.n	8007b84 <_dtoa_r+0x2fc>
 8007b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b9a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007b9e:	e7b8      	b.n	8007b12 <_dtoa_r+0x28a>
 8007ba0:	3101      	adds	r1, #1
 8007ba2:	6041      	str	r1, [r0, #4]
 8007ba4:	0052      	lsls	r2, r2, #1
 8007ba6:	e7b8      	b.n	8007b1a <_dtoa_r+0x292>
 8007ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007baa:	9a01      	ldr	r2, [sp, #4]
 8007bac:	601a      	str	r2, [r3, #0]
 8007bae:	9b03      	ldr	r3, [sp, #12]
 8007bb0:	2b0e      	cmp	r3, #14
 8007bb2:	f200 809d 	bhi.w	8007cf0 <_dtoa_r+0x468>
 8007bb6:	2d00      	cmp	r5, #0
 8007bb8:	f000 809a 	beq.w	8007cf0 <_dtoa_r+0x468>
 8007bbc:	9b00      	ldr	r3, [sp, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	dd32      	ble.n	8007c28 <_dtoa_r+0x3a0>
 8007bc2:	4ab7      	ldr	r2, [pc, #732]	; (8007ea0 <_dtoa_r+0x618>)
 8007bc4:	f003 030f 	and.w	r3, r3, #15
 8007bc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bd0:	9b00      	ldr	r3, [sp, #0]
 8007bd2:	05d8      	lsls	r0, r3, #23
 8007bd4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007bd8:	d516      	bpl.n	8007c08 <_dtoa_r+0x380>
 8007bda:	4bb2      	ldr	r3, [pc, #712]	; (8007ea4 <_dtoa_r+0x61c>)
 8007bdc:	ec51 0b19 	vmov	r0, r1, d9
 8007be0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007be4:	f7f8 fe52 	bl	800088c <__aeabi_ddiv>
 8007be8:	f007 070f 	and.w	r7, r7, #15
 8007bec:	4682      	mov	sl, r0
 8007bee:	468b      	mov	fp, r1
 8007bf0:	2503      	movs	r5, #3
 8007bf2:	4eac      	ldr	r6, [pc, #688]	; (8007ea4 <_dtoa_r+0x61c>)
 8007bf4:	b957      	cbnz	r7, 8007c0c <_dtoa_r+0x384>
 8007bf6:	4642      	mov	r2, r8
 8007bf8:	464b      	mov	r3, r9
 8007bfa:	4650      	mov	r0, sl
 8007bfc:	4659      	mov	r1, fp
 8007bfe:	f7f8 fe45 	bl	800088c <__aeabi_ddiv>
 8007c02:	4682      	mov	sl, r0
 8007c04:	468b      	mov	fp, r1
 8007c06:	e028      	b.n	8007c5a <_dtoa_r+0x3d2>
 8007c08:	2502      	movs	r5, #2
 8007c0a:	e7f2      	b.n	8007bf2 <_dtoa_r+0x36a>
 8007c0c:	07f9      	lsls	r1, r7, #31
 8007c0e:	d508      	bpl.n	8007c22 <_dtoa_r+0x39a>
 8007c10:	4640      	mov	r0, r8
 8007c12:	4649      	mov	r1, r9
 8007c14:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c18:	f7f8 fd0e 	bl	8000638 <__aeabi_dmul>
 8007c1c:	3501      	adds	r5, #1
 8007c1e:	4680      	mov	r8, r0
 8007c20:	4689      	mov	r9, r1
 8007c22:	107f      	asrs	r7, r7, #1
 8007c24:	3608      	adds	r6, #8
 8007c26:	e7e5      	b.n	8007bf4 <_dtoa_r+0x36c>
 8007c28:	f000 809b 	beq.w	8007d62 <_dtoa_r+0x4da>
 8007c2c:	9b00      	ldr	r3, [sp, #0]
 8007c2e:	4f9d      	ldr	r7, [pc, #628]	; (8007ea4 <_dtoa_r+0x61c>)
 8007c30:	425e      	negs	r6, r3
 8007c32:	4b9b      	ldr	r3, [pc, #620]	; (8007ea0 <_dtoa_r+0x618>)
 8007c34:	f006 020f 	and.w	r2, r6, #15
 8007c38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c40:	ec51 0b19 	vmov	r0, r1, d9
 8007c44:	f7f8 fcf8 	bl	8000638 <__aeabi_dmul>
 8007c48:	1136      	asrs	r6, r6, #4
 8007c4a:	4682      	mov	sl, r0
 8007c4c:	468b      	mov	fp, r1
 8007c4e:	2300      	movs	r3, #0
 8007c50:	2502      	movs	r5, #2
 8007c52:	2e00      	cmp	r6, #0
 8007c54:	d17a      	bne.n	8007d4c <_dtoa_r+0x4c4>
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1d3      	bne.n	8007c02 <_dtoa_r+0x37a>
 8007c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 8082 	beq.w	8007d66 <_dtoa_r+0x4de>
 8007c62:	4b91      	ldr	r3, [pc, #580]	; (8007ea8 <_dtoa_r+0x620>)
 8007c64:	2200      	movs	r2, #0
 8007c66:	4650      	mov	r0, sl
 8007c68:	4659      	mov	r1, fp
 8007c6a:	f7f8 ff57 	bl	8000b1c <__aeabi_dcmplt>
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	d079      	beq.n	8007d66 <_dtoa_r+0x4de>
 8007c72:	9b03      	ldr	r3, [sp, #12]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d076      	beq.n	8007d66 <_dtoa_r+0x4de>
 8007c78:	9b02      	ldr	r3, [sp, #8]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	dd36      	ble.n	8007cec <_dtoa_r+0x464>
 8007c7e:	9b00      	ldr	r3, [sp, #0]
 8007c80:	4650      	mov	r0, sl
 8007c82:	4659      	mov	r1, fp
 8007c84:	1e5f      	subs	r7, r3, #1
 8007c86:	2200      	movs	r2, #0
 8007c88:	4b88      	ldr	r3, [pc, #544]	; (8007eac <_dtoa_r+0x624>)
 8007c8a:	f7f8 fcd5 	bl	8000638 <__aeabi_dmul>
 8007c8e:	9e02      	ldr	r6, [sp, #8]
 8007c90:	4682      	mov	sl, r0
 8007c92:	468b      	mov	fp, r1
 8007c94:	3501      	adds	r5, #1
 8007c96:	4628      	mov	r0, r5
 8007c98:	f7f8 fc64 	bl	8000564 <__aeabi_i2d>
 8007c9c:	4652      	mov	r2, sl
 8007c9e:	465b      	mov	r3, fp
 8007ca0:	f7f8 fcca 	bl	8000638 <__aeabi_dmul>
 8007ca4:	4b82      	ldr	r3, [pc, #520]	; (8007eb0 <_dtoa_r+0x628>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f7f8 fb10 	bl	80002cc <__adddf3>
 8007cac:	46d0      	mov	r8, sl
 8007cae:	46d9      	mov	r9, fp
 8007cb0:	4682      	mov	sl, r0
 8007cb2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007cb6:	2e00      	cmp	r6, #0
 8007cb8:	d158      	bne.n	8007d6c <_dtoa_r+0x4e4>
 8007cba:	4b7e      	ldr	r3, [pc, #504]	; (8007eb4 <_dtoa_r+0x62c>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	4640      	mov	r0, r8
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	f7f8 fb01 	bl	80002c8 <__aeabi_dsub>
 8007cc6:	4652      	mov	r2, sl
 8007cc8:	465b      	mov	r3, fp
 8007cca:	4680      	mov	r8, r0
 8007ccc:	4689      	mov	r9, r1
 8007cce:	f7f8 ff43 	bl	8000b58 <__aeabi_dcmpgt>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	f040 8295 	bne.w	8008202 <_dtoa_r+0x97a>
 8007cd8:	4652      	mov	r2, sl
 8007cda:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007cde:	4640      	mov	r0, r8
 8007ce0:	4649      	mov	r1, r9
 8007ce2:	f7f8 ff1b 	bl	8000b1c <__aeabi_dcmplt>
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	f040 8289 	bne.w	80081fe <_dtoa_r+0x976>
 8007cec:	ec5b ab19 	vmov	sl, fp, d9
 8007cf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f2c0 8148 	blt.w	8007f88 <_dtoa_r+0x700>
 8007cf8:	9a00      	ldr	r2, [sp, #0]
 8007cfa:	2a0e      	cmp	r2, #14
 8007cfc:	f300 8144 	bgt.w	8007f88 <_dtoa_r+0x700>
 8007d00:	4b67      	ldr	r3, [pc, #412]	; (8007ea0 <_dtoa_r+0x618>)
 8007d02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d06:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f280 80d5 	bge.w	8007ebc <_dtoa_r+0x634>
 8007d12:	9b03      	ldr	r3, [sp, #12]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f300 80d1 	bgt.w	8007ebc <_dtoa_r+0x634>
 8007d1a:	f040 826f 	bne.w	80081fc <_dtoa_r+0x974>
 8007d1e:	4b65      	ldr	r3, [pc, #404]	; (8007eb4 <_dtoa_r+0x62c>)
 8007d20:	2200      	movs	r2, #0
 8007d22:	4640      	mov	r0, r8
 8007d24:	4649      	mov	r1, r9
 8007d26:	f7f8 fc87 	bl	8000638 <__aeabi_dmul>
 8007d2a:	4652      	mov	r2, sl
 8007d2c:	465b      	mov	r3, fp
 8007d2e:	f7f8 ff09 	bl	8000b44 <__aeabi_dcmpge>
 8007d32:	9e03      	ldr	r6, [sp, #12]
 8007d34:	4637      	mov	r7, r6
 8007d36:	2800      	cmp	r0, #0
 8007d38:	f040 8245 	bne.w	80081c6 <_dtoa_r+0x93e>
 8007d3c:	9d01      	ldr	r5, [sp, #4]
 8007d3e:	2331      	movs	r3, #49	; 0x31
 8007d40:	f805 3b01 	strb.w	r3, [r5], #1
 8007d44:	9b00      	ldr	r3, [sp, #0]
 8007d46:	3301      	adds	r3, #1
 8007d48:	9300      	str	r3, [sp, #0]
 8007d4a:	e240      	b.n	80081ce <_dtoa_r+0x946>
 8007d4c:	07f2      	lsls	r2, r6, #31
 8007d4e:	d505      	bpl.n	8007d5c <_dtoa_r+0x4d4>
 8007d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d54:	f7f8 fc70 	bl	8000638 <__aeabi_dmul>
 8007d58:	3501      	adds	r5, #1
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	1076      	asrs	r6, r6, #1
 8007d5e:	3708      	adds	r7, #8
 8007d60:	e777      	b.n	8007c52 <_dtoa_r+0x3ca>
 8007d62:	2502      	movs	r5, #2
 8007d64:	e779      	b.n	8007c5a <_dtoa_r+0x3d2>
 8007d66:	9f00      	ldr	r7, [sp, #0]
 8007d68:	9e03      	ldr	r6, [sp, #12]
 8007d6a:	e794      	b.n	8007c96 <_dtoa_r+0x40e>
 8007d6c:	9901      	ldr	r1, [sp, #4]
 8007d6e:	4b4c      	ldr	r3, [pc, #304]	; (8007ea0 <_dtoa_r+0x618>)
 8007d70:	4431      	add	r1, r6
 8007d72:	910d      	str	r1, [sp, #52]	; 0x34
 8007d74:	9908      	ldr	r1, [sp, #32]
 8007d76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007d7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d7e:	2900      	cmp	r1, #0
 8007d80:	d043      	beq.n	8007e0a <_dtoa_r+0x582>
 8007d82:	494d      	ldr	r1, [pc, #308]	; (8007eb8 <_dtoa_r+0x630>)
 8007d84:	2000      	movs	r0, #0
 8007d86:	f7f8 fd81 	bl	800088c <__aeabi_ddiv>
 8007d8a:	4652      	mov	r2, sl
 8007d8c:	465b      	mov	r3, fp
 8007d8e:	f7f8 fa9b 	bl	80002c8 <__aeabi_dsub>
 8007d92:	9d01      	ldr	r5, [sp, #4]
 8007d94:	4682      	mov	sl, r0
 8007d96:	468b      	mov	fp, r1
 8007d98:	4649      	mov	r1, r9
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	f7f8 fefc 	bl	8000b98 <__aeabi_d2iz>
 8007da0:	4606      	mov	r6, r0
 8007da2:	f7f8 fbdf 	bl	8000564 <__aeabi_i2d>
 8007da6:	4602      	mov	r2, r0
 8007da8:	460b      	mov	r3, r1
 8007daa:	4640      	mov	r0, r8
 8007dac:	4649      	mov	r1, r9
 8007dae:	f7f8 fa8b 	bl	80002c8 <__aeabi_dsub>
 8007db2:	3630      	adds	r6, #48	; 0x30
 8007db4:	f805 6b01 	strb.w	r6, [r5], #1
 8007db8:	4652      	mov	r2, sl
 8007dba:	465b      	mov	r3, fp
 8007dbc:	4680      	mov	r8, r0
 8007dbe:	4689      	mov	r9, r1
 8007dc0:	f7f8 feac 	bl	8000b1c <__aeabi_dcmplt>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	d163      	bne.n	8007e90 <_dtoa_r+0x608>
 8007dc8:	4642      	mov	r2, r8
 8007dca:	464b      	mov	r3, r9
 8007dcc:	4936      	ldr	r1, [pc, #216]	; (8007ea8 <_dtoa_r+0x620>)
 8007dce:	2000      	movs	r0, #0
 8007dd0:	f7f8 fa7a 	bl	80002c8 <__aeabi_dsub>
 8007dd4:	4652      	mov	r2, sl
 8007dd6:	465b      	mov	r3, fp
 8007dd8:	f7f8 fea0 	bl	8000b1c <__aeabi_dcmplt>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	f040 80b5 	bne.w	8007f4c <_dtoa_r+0x6c4>
 8007de2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007de4:	429d      	cmp	r5, r3
 8007de6:	d081      	beq.n	8007cec <_dtoa_r+0x464>
 8007de8:	4b30      	ldr	r3, [pc, #192]	; (8007eac <_dtoa_r+0x624>)
 8007dea:	2200      	movs	r2, #0
 8007dec:	4650      	mov	r0, sl
 8007dee:	4659      	mov	r1, fp
 8007df0:	f7f8 fc22 	bl	8000638 <__aeabi_dmul>
 8007df4:	4b2d      	ldr	r3, [pc, #180]	; (8007eac <_dtoa_r+0x624>)
 8007df6:	4682      	mov	sl, r0
 8007df8:	468b      	mov	fp, r1
 8007dfa:	4640      	mov	r0, r8
 8007dfc:	4649      	mov	r1, r9
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f7f8 fc1a 	bl	8000638 <__aeabi_dmul>
 8007e04:	4680      	mov	r8, r0
 8007e06:	4689      	mov	r9, r1
 8007e08:	e7c6      	b.n	8007d98 <_dtoa_r+0x510>
 8007e0a:	4650      	mov	r0, sl
 8007e0c:	4659      	mov	r1, fp
 8007e0e:	f7f8 fc13 	bl	8000638 <__aeabi_dmul>
 8007e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e14:	9d01      	ldr	r5, [sp, #4]
 8007e16:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e18:	4682      	mov	sl, r0
 8007e1a:	468b      	mov	fp, r1
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	4640      	mov	r0, r8
 8007e20:	f7f8 feba 	bl	8000b98 <__aeabi_d2iz>
 8007e24:	4606      	mov	r6, r0
 8007e26:	f7f8 fb9d 	bl	8000564 <__aeabi_i2d>
 8007e2a:	3630      	adds	r6, #48	; 0x30
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	4640      	mov	r0, r8
 8007e32:	4649      	mov	r1, r9
 8007e34:	f7f8 fa48 	bl	80002c8 <__aeabi_dsub>
 8007e38:	f805 6b01 	strb.w	r6, [r5], #1
 8007e3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e3e:	429d      	cmp	r5, r3
 8007e40:	4680      	mov	r8, r0
 8007e42:	4689      	mov	r9, r1
 8007e44:	f04f 0200 	mov.w	r2, #0
 8007e48:	d124      	bne.n	8007e94 <_dtoa_r+0x60c>
 8007e4a:	4b1b      	ldr	r3, [pc, #108]	; (8007eb8 <_dtoa_r+0x630>)
 8007e4c:	4650      	mov	r0, sl
 8007e4e:	4659      	mov	r1, fp
 8007e50:	f7f8 fa3c 	bl	80002cc <__adddf3>
 8007e54:	4602      	mov	r2, r0
 8007e56:	460b      	mov	r3, r1
 8007e58:	4640      	mov	r0, r8
 8007e5a:	4649      	mov	r1, r9
 8007e5c:	f7f8 fe7c 	bl	8000b58 <__aeabi_dcmpgt>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d173      	bne.n	8007f4c <_dtoa_r+0x6c4>
 8007e64:	4652      	mov	r2, sl
 8007e66:	465b      	mov	r3, fp
 8007e68:	4913      	ldr	r1, [pc, #76]	; (8007eb8 <_dtoa_r+0x630>)
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	f7f8 fa2c 	bl	80002c8 <__aeabi_dsub>
 8007e70:	4602      	mov	r2, r0
 8007e72:	460b      	mov	r3, r1
 8007e74:	4640      	mov	r0, r8
 8007e76:	4649      	mov	r1, r9
 8007e78:	f7f8 fe50 	bl	8000b1c <__aeabi_dcmplt>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	f43f af35 	beq.w	8007cec <_dtoa_r+0x464>
 8007e82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e84:	1e6b      	subs	r3, r5, #1
 8007e86:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e88:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e8c:	2b30      	cmp	r3, #48	; 0x30
 8007e8e:	d0f8      	beq.n	8007e82 <_dtoa_r+0x5fa>
 8007e90:	9700      	str	r7, [sp, #0]
 8007e92:	e049      	b.n	8007f28 <_dtoa_r+0x6a0>
 8007e94:	4b05      	ldr	r3, [pc, #20]	; (8007eac <_dtoa_r+0x624>)
 8007e96:	f7f8 fbcf 	bl	8000638 <__aeabi_dmul>
 8007e9a:	4680      	mov	r8, r0
 8007e9c:	4689      	mov	r9, r1
 8007e9e:	e7bd      	b.n	8007e1c <_dtoa_r+0x594>
 8007ea0:	0800a920 	.word	0x0800a920
 8007ea4:	0800a8f8 	.word	0x0800a8f8
 8007ea8:	3ff00000 	.word	0x3ff00000
 8007eac:	40240000 	.word	0x40240000
 8007eb0:	401c0000 	.word	0x401c0000
 8007eb4:	40140000 	.word	0x40140000
 8007eb8:	3fe00000 	.word	0x3fe00000
 8007ebc:	9d01      	ldr	r5, [sp, #4]
 8007ebe:	4656      	mov	r6, sl
 8007ec0:	465f      	mov	r7, fp
 8007ec2:	4642      	mov	r2, r8
 8007ec4:	464b      	mov	r3, r9
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	4639      	mov	r1, r7
 8007eca:	f7f8 fcdf 	bl	800088c <__aeabi_ddiv>
 8007ece:	f7f8 fe63 	bl	8000b98 <__aeabi_d2iz>
 8007ed2:	4682      	mov	sl, r0
 8007ed4:	f7f8 fb46 	bl	8000564 <__aeabi_i2d>
 8007ed8:	4642      	mov	r2, r8
 8007eda:	464b      	mov	r3, r9
 8007edc:	f7f8 fbac 	bl	8000638 <__aeabi_dmul>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	4639      	mov	r1, r7
 8007ee8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007eec:	f7f8 f9ec 	bl	80002c8 <__aeabi_dsub>
 8007ef0:	f805 6b01 	strb.w	r6, [r5], #1
 8007ef4:	9e01      	ldr	r6, [sp, #4]
 8007ef6:	9f03      	ldr	r7, [sp, #12]
 8007ef8:	1bae      	subs	r6, r5, r6
 8007efa:	42b7      	cmp	r7, r6
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	d135      	bne.n	8007f6e <_dtoa_r+0x6e6>
 8007f02:	f7f8 f9e3 	bl	80002cc <__adddf3>
 8007f06:	4642      	mov	r2, r8
 8007f08:	464b      	mov	r3, r9
 8007f0a:	4606      	mov	r6, r0
 8007f0c:	460f      	mov	r7, r1
 8007f0e:	f7f8 fe23 	bl	8000b58 <__aeabi_dcmpgt>
 8007f12:	b9d0      	cbnz	r0, 8007f4a <_dtoa_r+0x6c2>
 8007f14:	4642      	mov	r2, r8
 8007f16:	464b      	mov	r3, r9
 8007f18:	4630      	mov	r0, r6
 8007f1a:	4639      	mov	r1, r7
 8007f1c:	f7f8 fdf4 	bl	8000b08 <__aeabi_dcmpeq>
 8007f20:	b110      	cbz	r0, 8007f28 <_dtoa_r+0x6a0>
 8007f22:	f01a 0f01 	tst.w	sl, #1
 8007f26:	d110      	bne.n	8007f4a <_dtoa_r+0x6c2>
 8007f28:	4620      	mov	r0, r4
 8007f2a:	ee18 1a10 	vmov	r1, s16
 8007f2e:	f000 fe87 	bl	8008c40 <_Bfree>
 8007f32:	2300      	movs	r3, #0
 8007f34:	9800      	ldr	r0, [sp, #0]
 8007f36:	702b      	strb	r3, [r5, #0]
 8007f38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f3a:	3001      	adds	r0, #1
 8007f3c:	6018      	str	r0, [r3, #0]
 8007f3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f43f acf1 	beq.w	8007928 <_dtoa_r+0xa0>
 8007f46:	601d      	str	r5, [r3, #0]
 8007f48:	e4ee      	b.n	8007928 <_dtoa_r+0xa0>
 8007f4a:	9f00      	ldr	r7, [sp, #0]
 8007f4c:	462b      	mov	r3, r5
 8007f4e:	461d      	mov	r5, r3
 8007f50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f54:	2a39      	cmp	r2, #57	; 0x39
 8007f56:	d106      	bne.n	8007f66 <_dtoa_r+0x6de>
 8007f58:	9a01      	ldr	r2, [sp, #4]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d1f7      	bne.n	8007f4e <_dtoa_r+0x6c6>
 8007f5e:	9901      	ldr	r1, [sp, #4]
 8007f60:	2230      	movs	r2, #48	; 0x30
 8007f62:	3701      	adds	r7, #1
 8007f64:	700a      	strb	r2, [r1, #0]
 8007f66:	781a      	ldrb	r2, [r3, #0]
 8007f68:	3201      	adds	r2, #1
 8007f6a:	701a      	strb	r2, [r3, #0]
 8007f6c:	e790      	b.n	8007e90 <_dtoa_r+0x608>
 8007f6e:	4ba6      	ldr	r3, [pc, #664]	; (8008208 <_dtoa_r+0x980>)
 8007f70:	2200      	movs	r2, #0
 8007f72:	f7f8 fb61 	bl	8000638 <__aeabi_dmul>
 8007f76:	2200      	movs	r2, #0
 8007f78:	2300      	movs	r3, #0
 8007f7a:	4606      	mov	r6, r0
 8007f7c:	460f      	mov	r7, r1
 8007f7e:	f7f8 fdc3 	bl	8000b08 <__aeabi_dcmpeq>
 8007f82:	2800      	cmp	r0, #0
 8007f84:	d09d      	beq.n	8007ec2 <_dtoa_r+0x63a>
 8007f86:	e7cf      	b.n	8007f28 <_dtoa_r+0x6a0>
 8007f88:	9a08      	ldr	r2, [sp, #32]
 8007f8a:	2a00      	cmp	r2, #0
 8007f8c:	f000 80d7 	beq.w	800813e <_dtoa_r+0x8b6>
 8007f90:	9a06      	ldr	r2, [sp, #24]
 8007f92:	2a01      	cmp	r2, #1
 8007f94:	f300 80ba 	bgt.w	800810c <_dtoa_r+0x884>
 8007f98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f9a:	2a00      	cmp	r2, #0
 8007f9c:	f000 80b2 	beq.w	8008104 <_dtoa_r+0x87c>
 8007fa0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fa4:	9e07      	ldr	r6, [sp, #28]
 8007fa6:	9d04      	ldr	r5, [sp, #16]
 8007fa8:	9a04      	ldr	r2, [sp, #16]
 8007faa:	441a      	add	r2, r3
 8007fac:	9204      	str	r2, [sp, #16]
 8007fae:	9a05      	ldr	r2, [sp, #20]
 8007fb0:	2101      	movs	r1, #1
 8007fb2:	441a      	add	r2, r3
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	9205      	str	r2, [sp, #20]
 8007fb8:	f000 ff44 	bl	8008e44 <__i2b>
 8007fbc:	4607      	mov	r7, r0
 8007fbe:	2d00      	cmp	r5, #0
 8007fc0:	dd0c      	ble.n	8007fdc <_dtoa_r+0x754>
 8007fc2:	9b05      	ldr	r3, [sp, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	dd09      	ble.n	8007fdc <_dtoa_r+0x754>
 8007fc8:	42ab      	cmp	r3, r5
 8007fca:	9a04      	ldr	r2, [sp, #16]
 8007fcc:	bfa8      	it	ge
 8007fce:	462b      	movge	r3, r5
 8007fd0:	1ad2      	subs	r2, r2, r3
 8007fd2:	9204      	str	r2, [sp, #16]
 8007fd4:	9a05      	ldr	r2, [sp, #20]
 8007fd6:	1aed      	subs	r5, r5, r3
 8007fd8:	1ad3      	subs	r3, r2, r3
 8007fda:	9305      	str	r3, [sp, #20]
 8007fdc:	9b07      	ldr	r3, [sp, #28]
 8007fde:	b31b      	cbz	r3, 8008028 <_dtoa_r+0x7a0>
 8007fe0:	9b08      	ldr	r3, [sp, #32]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 80af 	beq.w	8008146 <_dtoa_r+0x8be>
 8007fe8:	2e00      	cmp	r6, #0
 8007fea:	dd13      	ble.n	8008014 <_dtoa_r+0x78c>
 8007fec:	4639      	mov	r1, r7
 8007fee:	4632      	mov	r2, r6
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 ffe7 	bl	8008fc4 <__pow5mult>
 8007ff6:	ee18 2a10 	vmov	r2, s16
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	4607      	mov	r7, r0
 8007ffe:	4620      	mov	r0, r4
 8008000:	f000 ff36 	bl	8008e70 <__multiply>
 8008004:	ee18 1a10 	vmov	r1, s16
 8008008:	4680      	mov	r8, r0
 800800a:	4620      	mov	r0, r4
 800800c:	f000 fe18 	bl	8008c40 <_Bfree>
 8008010:	ee08 8a10 	vmov	s16, r8
 8008014:	9b07      	ldr	r3, [sp, #28]
 8008016:	1b9a      	subs	r2, r3, r6
 8008018:	d006      	beq.n	8008028 <_dtoa_r+0x7a0>
 800801a:	ee18 1a10 	vmov	r1, s16
 800801e:	4620      	mov	r0, r4
 8008020:	f000 ffd0 	bl	8008fc4 <__pow5mult>
 8008024:	ee08 0a10 	vmov	s16, r0
 8008028:	2101      	movs	r1, #1
 800802a:	4620      	mov	r0, r4
 800802c:	f000 ff0a 	bl	8008e44 <__i2b>
 8008030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008032:	2b00      	cmp	r3, #0
 8008034:	4606      	mov	r6, r0
 8008036:	f340 8088 	ble.w	800814a <_dtoa_r+0x8c2>
 800803a:	461a      	mov	r2, r3
 800803c:	4601      	mov	r1, r0
 800803e:	4620      	mov	r0, r4
 8008040:	f000 ffc0 	bl	8008fc4 <__pow5mult>
 8008044:	9b06      	ldr	r3, [sp, #24]
 8008046:	2b01      	cmp	r3, #1
 8008048:	4606      	mov	r6, r0
 800804a:	f340 8081 	ble.w	8008150 <_dtoa_r+0x8c8>
 800804e:	f04f 0800 	mov.w	r8, #0
 8008052:	6933      	ldr	r3, [r6, #16]
 8008054:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008058:	6918      	ldr	r0, [r3, #16]
 800805a:	f000 fea3 	bl	8008da4 <__hi0bits>
 800805e:	f1c0 0020 	rsb	r0, r0, #32
 8008062:	9b05      	ldr	r3, [sp, #20]
 8008064:	4418      	add	r0, r3
 8008066:	f010 001f 	ands.w	r0, r0, #31
 800806a:	f000 8092 	beq.w	8008192 <_dtoa_r+0x90a>
 800806e:	f1c0 0320 	rsb	r3, r0, #32
 8008072:	2b04      	cmp	r3, #4
 8008074:	f340 808a 	ble.w	800818c <_dtoa_r+0x904>
 8008078:	f1c0 001c 	rsb	r0, r0, #28
 800807c:	9b04      	ldr	r3, [sp, #16]
 800807e:	4403      	add	r3, r0
 8008080:	9304      	str	r3, [sp, #16]
 8008082:	9b05      	ldr	r3, [sp, #20]
 8008084:	4403      	add	r3, r0
 8008086:	4405      	add	r5, r0
 8008088:	9305      	str	r3, [sp, #20]
 800808a:	9b04      	ldr	r3, [sp, #16]
 800808c:	2b00      	cmp	r3, #0
 800808e:	dd07      	ble.n	80080a0 <_dtoa_r+0x818>
 8008090:	ee18 1a10 	vmov	r1, s16
 8008094:	461a      	mov	r2, r3
 8008096:	4620      	mov	r0, r4
 8008098:	f000 ffee 	bl	8009078 <__lshift>
 800809c:	ee08 0a10 	vmov	s16, r0
 80080a0:	9b05      	ldr	r3, [sp, #20]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	dd05      	ble.n	80080b2 <_dtoa_r+0x82a>
 80080a6:	4631      	mov	r1, r6
 80080a8:	461a      	mov	r2, r3
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 ffe4 	bl	8009078 <__lshift>
 80080b0:	4606      	mov	r6, r0
 80080b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d06e      	beq.n	8008196 <_dtoa_r+0x90e>
 80080b8:	ee18 0a10 	vmov	r0, s16
 80080bc:	4631      	mov	r1, r6
 80080be:	f001 f84b 	bl	8009158 <__mcmp>
 80080c2:	2800      	cmp	r0, #0
 80080c4:	da67      	bge.n	8008196 <_dtoa_r+0x90e>
 80080c6:	9b00      	ldr	r3, [sp, #0]
 80080c8:	3b01      	subs	r3, #1
 80080ca:	ee18 1a10 	vmov	r1, s16
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	220a      	movs	r2, #10
 80080d2:	2300      	movs	r3, #0
 80080d4:	4620      	mov	r0, r4
 80080d6:	f000 fdd5 	bl	8008c84 <__multadd>
 80080da:	9b08      	ldr	r3, [sp, #32]
 80080dc:	ee08 0a10 	vmov	s16, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 81b1 	beq.w	8008448 <_dtoa_r+0xbc0>
 80080e6:	2300      	movs	r3, #0
 80080e8:	4639      	mov	r1, r7
 80080ea:	220a      	movs	r2, #10
 80080ec:	4620      	mov	r0, r4
 80080ee:	f000 fdc9 	bl	8008c84 <__multadd>
 80080f2:	9b02      	ldr	r3, [sp, #8]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	4607      	mov	r7, r0
 80080f8:	f300 808e 	bgt.w	8008218 <_dtoa_r+0x990>
 80080fc:	9b06      	ldr	r3, [sp, #24]
 80080fe:	2b02      	cmp	r3, #2
 8008100:	dc51      	bgt.n	80081a6 <_dtoa_r+0x91e>
 8008102:	e089      	b.n	8008218 <_dtoa_r+0x990>
 8008104:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008106:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800810a:	e74b      	b.n	8007fa4 <_dtoa_r+0x71c>
 800810c:	9b03      	ldr	r3, [sp, #12]
 800810e:	1e5e      	subs	r6, r3, #1
 8008110:	9b07      	ldr	r3, [sp, #28]
 8008112:	42b3      	cmp	r3, r6
 8008114:	bfbf      	itttt	lt
 8008116:	9b07      	ldrlt	r3, [sp, #28]
 8008118:	9607      	strlt	r6, [sp, #28]
 800811a:	1af2      	sublt	r2, r6, r3
 800811c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800811e:	bfb6      	itet	lt
 8008120:	189b      	addlt	r3, r3, r2
 8008122:	1b9e      	subge	r6, r3, r6
 8008124:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008126:	9b03      	ldr	r3, [sp, #12]
 8008128:	bfb8      	it	lt
 800812a:	2600      	movlt	r6, #0
 800812c:	2b00      	cmp	r3, #0
 800812e:	bfb7      	itett	lt
 8008130:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008134:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008138:	1a9d      	sublt	r5, r3, r2
 800813a:	2300      	movlt	r3, #0
 800813c:	e734      	b.n	8007fa8 <_dtoa_r+0x720>
 800813e:	9e07      	ldr	r6, [sp, #28]
 8008140:	9d04      	ldr	r5, [sp, #16]
 8008142:	9f08      	ldr	r7, [sp, #32]
 8008144:	e73b      	b.n	8007fbe <_dtoa_r+0x736>
 8008146:	9a07      	ldr	r2, [sp, #28]
 8008148:	e767      	b.n	800801a <_dtoa_r+0x792>
 800814a:	9b06      	ldr	r3, [sp, #24]
 800814c:	2b01      	cmp	r3, #1
 800814e:	dc18      	bgt.n	8008182 <_dtoa_r+0x8fa>
 8008150:	f1ba 0f00 	cmp.w	sl, #0
 8008154:	d115      	bne.n	8008182 <_dtoa_r+0x8fa>
 8008156:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800815a:	b993      	cbnz	r3, 8008182 <_dtoa_r+0x8fa>
 800815c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008160:	0d1b      	lsrs	r3, r3, #20
 8008162:	051b      	lsls	r3, r3, #20
 8008164:	b183      	cbz	r3, 8008188 <_dtoa_r+0x900>
 8008166:	9b04      	ldr	r3, [sp, #16]
 8008168:	3301      	adds	r3, #1
 800816a:	9304      	str	r3, [sp, #16]
 800816c:	9b05      	ldr	r3, [sp, #20]
 800816e:	3301      	adds	r3, #1
 8008170:	9305      	str	r3, [sp, #20]
 8008172:	f04f 0801 	mov.w	r8, #1
 8008176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008178:	2b00      	cmp	r3, #0
 800817a:	f47f af6a 	bne.w	8008052 <_dtoa_r+0x7ca>
 800817e:	2001      	movs	r0, #1
 8008180:	e76f      	b.n	8008062 <_dtoa_r+0x7da>
 8008182:	f04f 0800 	mov.w	r8, #0
 8008186:	e7f6      	b.n	8008176 <_dtoa_r+0x8ee>
 8008188:	4698      	mov	r8, r3
 800818a:	e7f4      	b.n	8008176 <_dtoa_r+0x8ee>
 800818c:	f43f af7d 	beq.w	800808a <_dtoa_r+0x802>
 8008190:	4618      	mov	r0, r3
 8008192:	301c      	adds	r0, #28
 8008194:	e772      	b.n	800807c <_dtoa_r+0x7f4>
 8008196:	9b03      	ldr	r3, [sp, #12]
 8008198:	2b00      	cmp	r3, #0
 800819a:	dc37      	bgt.n	800820c <_dtoa_r+0x984>
 800819c:	9b06      	ldr	r3, [sp, #24]
 800819e:	2b02      	cmp	r3, #2
 80081a0:	dd34      	ble.n	800820c <_dtoa_r+0x984>
 80081a2:	9b03      	ldr	r3, [sp, #12]
 80081a4:	9302      	str	r3, [sp, #8]
 80081a6:	9b02      	ldr	r3, [sp, #8]
 80081a8:	b96b      	cbnz	r3, 80081c6 <_dtoa_r+0x93e>
 80081aa:	4631      	mov	r1, r6
 80081ac:	2205      	movs	r2, #5
 80081ae:	4620      	mov	r0, r4
 80081b0:	f000 fd68 	bl	8008c84 <__multadd>
 80081b4:	4601      	mov	r1, r0
 80081b6:	4606      	mov	r6, r0
 80081b8:	ee18 0a10 	vmov	r0, s16
 80081bc:	f000 ffcc 	bl	8009158 <__mcmp>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	f73f adbb 	bgt.w	8007d3c <_dtoa_r+0x4b4>
 80081c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081c8:	9d01      	ldr	r5, [sp, #4]
 80081ca:	43db      	mvns	r3, r3
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	f04f 0800 	mov.w	r8, #0
 80081d2:	4631      	mov	r1, r6
 80081d4:	4620      	mov	r0, r4
 80081d6:	f000 fd33 	bl	8008c40 <_Bfree>
 80081da:	2f00      	cmp	r7, #0
 80081dc:	f43f aea4 	beq.w	8007f28 <_dtoa_r+0x6a0>
 80081e0:	f1b8 0f00 	cmp.w	r8, #0
 80081e4:	d005      	beq.n	80081f2 <_dtoa_r+0x96a>
 80081e6:	45b8      	cmp	r8, r7
 80081e8:	d003      	beq.n	80081f2 <_dtoa_r+0x96a>
 80081ea:	4641      	mov	r1, r8
 80081ec:	4620      	mov	r0, r4
 80081ee:	f000 fd27 	bl	8008c40 <_Bfree>
 80081f2:	4639      	mov	r1, r7
 80081f4:	4620      	mov	r0, r4
 80081f6:	f000 fd23 	bl	8008c40 <_Bfree>
 80081fa:	e695      	b.n	8007f28 <_dtoa_r+0x6a0>
 80081fc:	2600      	movs	r6, #0
 80081fe:	4637      	mov	r7, r6
 8008200:	e7e1      	b.n	80081c6 <_dtoa_r+0x93e>
 8008202:	9700      	str	r7, [sp, #0]
 8008204:	4637      	mov	r7, r6
 8008206:	e599      	b.n	8007d3c <_dtoa_r+0x4b4>
 8008208:	40240000 	.word	0x40240000
 800820c:	9b08      	ldr	r3, [sp, #32]
 800820e:	2b00      	cmp	r3, #0
 8008210:	f000 80ca 	beq.w	80083a8 <_dtoa_r+0xb20>
 8008214:	9b03      	ldr	r3, [sp, #12]
 8008216:	9302      	str	r3, [sp, #8]
 8008218:	2d00      	cmp	r5, #0
 800821a:	dd05      	ble.n	8008228 <_dtoa_r+0x9a0>
 800821c:	4639      	mov	r1, r7
 800821e:	462a      	mov	r2, r5
 8008220:	4620      	mov	r0, r4
 8008222:	f000 ff29 	bl	8009078 <__lshift>
 8008226:	4607      	mov	r7, r0
 8008228:	f1b8 0f00 	cmp.w	r8, #0
 800822c:	d05b      	beq.n	80082e6 <_dtoa_r+0xa5e>
 800822e:	6879      	ldr	r1, [r7, #4]
 8008230:	4620      	mov	r0, r4
 8008232:	f000 fcc5 	bl	8008bc0 <_Balloc>
 8008236:	4605      	mov	r5, r0
 8008238:	b928      	cbnz	r0, 8008246 <_dtoa_r+0x9be>
 800823a:	4b87      	ldr	r3, [pc, #540]	; (8008458 <_dtoa_r+0xbd0>)
 800823c:	4602      	mov	r2, r0
 800823e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008242:	f7ff bb3b 	b.w	80078bc <_dtoa_r+0x34>
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	3202      	adds	r2, #2
 800824a:	0092      	lsls	r2, r2, #2
 800824c:	f107 010c 	add.w	r1, r7, #12
 8008250:	300c      	adds	r0, #12
 8008252:	f000 fca7 	bl	8008ba4 <memcpy>
 8008256:	2201      	movs	r2, #1
 8008258:	4629      	mov	r1, r5
 800825a:	4620      	mov	r0, r4
 800825c:	f000 ff0c 	bl	8009078 <__lshift>
 8008260:	9b01      	ldr	r3, [sp, #4]
 8008262:	f103 0901 	add.w	r9, r3, #1
 8008266:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800826a:	4413      	add	r3, r2
 800826c:	9305      	str	r3, [sp, #20]
 800826e:	f00a 0301 	and.w	r3, sl, #1
 8008272:	46b8      	mov	r8, r7
 8008274:	9304      	str	r3, [sp, #16]
 8008276:	4607      	mov	r7, r0
 8008278:	4631      	mov	r1, r6
 800827a:	ee18 0a10 	vmov	r0, s16
 800827e:	f7ff fa75 	bl	800776c <quorem>
 8008282:	4641      	mov	r1, r8
 8008284:	9002      	str	r0, [sp, #8]
 8008286:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800828a:	ee18 0a10 	vmov	r0, s16
 800828e:	f000 ff63 	bl	8009158 <__mcmp>
 8008292:	463a      	mov	r2, r7
 8008294:	9003      	str	r0, [sp, #12]
 8008296:	4631      	mov	r1, r6
 8008298:	4620      	mov	r0, r4
 800829a:	f000 ff79 	bl	8009190 <__mdiff>
 800829e:	68c2      	ldr	r2, [r0, #12]
 80082a0:	f109 3bff 	add.w	fp, r9, #4294967295
 80082a4:	4605      	mov	r5, r0
 80082a6:	bb02      	cbnz	r2, 80082ea <_dtoa_r+0xa62>
 80082a8:	4601      	mov	r1, r0
 80082aa:	ee18 0a10 	vmov	r0, s16
 80082ae:	f000 ff53 	bl	8009158 <__mcmp>
 80082b2:	4602      	mov	r2, r0
 80082b4:	4629      	mov	r1, r5
 80082b6:	4620      	mov	r0, r4
 80082b8:	9207      	str	r2, [sp, #28]
 80082ba:	f000 fcc1 	bl	8008c40 <_Bfree>
 80082be:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80082c2:	ea43 0102 	orr.w	r1, r3, r2
 80082c6:	9b04      	ldr	r3, [sp, #16]
 80082c8:	430b      	orrs	r3, r1
 80082ca:	464d      	mov	r5, r9
 80082cc:	d10f      	bne.n	80082ee <_dtoa_r+0xa66>
 80082ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80082d2:	d02a      	beq.n	800832a <_dtoa_r+0xaa2>
 80082d4:	9b03      	ldr	r3, [sp, #12]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	dd02      	ble.n	80082e0 <_dtoa_r+0xa58>
 80082da:	9b02      	ldr	r3, [sp, #8]
 80082dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80082e0:	f88b a000 	strb.w	sl, [fp]
 80082e4:	e775      	b.n	80081d2 <_dtoa_r+0x94a>
 80082e6:	4638      	mov	r0, r7
 80082e8:	e7ba      	b.n	8008260 <_dtoa_r+0x9d8>
 80082ea:	2201      	movs	r2, #1
 80082ec:	e7e2      	b.n	80082b4 <_dtoa_r+0xa2c>
 80082ee:	9b03      	ldr	r3, [sp, #12]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	db04      	blt.n	80082fe <_dtoa_r+0xa76>
 80082f4:	9906      	ldr	r1, [sp, #24]
 80082f6:	430b      	orrs	r3, r1
 80082f8:	9904      	ldr	r1, [sp, #16]
 80082fa:	430b      	orrs	r3, r1
 80082fc:	d122      	bne.n	8008344 <_dtoa_r+0xabc>
 80082fe:	2a00      	cmp	r2, #0
 8008300:	ddee      	ble.n	80082e0 <_dtoa_r+0xa58>
 8008302:	ee18 1a10 	vmov	r1, s16
 8008306:	2201      	movs	r2, #1
 8008308:	4620      	mov	r0, r4
 800830a:	f000 feb5 	bl	8009078 <__lshift>
 800830e:	4631      	mov	r1, r6
 8008310:	ee08 0a10 	vmov	s16, r0
 8008314:	f000 ff20 	bl	8009158 <__mcmp>
 8008318:	2800      	cmp	r0, #0
 800831a:	dc03      	bgt.n	8008324 <_dtoa_r+0xa9c>
 800831c:	d1e0      	bne.n	80082e0 <_dtoa_r+0xa58>
 800831e:	f01a 0f01 	tst.w	sl, #1
 8008322:	d0dd      	beq.n	80082e0 <_dtoa_r+0xa58>
 8008324:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008328:	d1d7      	bne.n	80082da <_dtoa_r+0xa52>
 800832a:	2339      	movs	r3, #57	; 0x39
 800832c:	f88b 3000 	strb.w	r3, [fp]
 8008330:	462b      	mov	r3, r5
 8008332:	461d      	mov	r5, r3
 8008334:	3b01      	subs	r3, #1
 8008336:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800833a:	2a39      	cmp	r2, #57	; 0x39
 800833c:	d071      	beq.n	8008422 <_dtoa_r+0xb9a>
 800833e:	3201      	adds	r2, #1
 8008340:	701a      	strb	r2, [r3, #0]
 8008342:	e746      	b.n	80081d2 <_dtoa_r+0x94a>
 8008344:	2a00      	cmp	r2, #0
 8008346:	dd07      	ble.n	8008358 <_dtoa_r+0xad0>
 8008348:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800834c:	d0ed      	beq.n	800832a <_dtoa_r+0xaa2>
 800834e:	f10a 0301 	add.w	r3, sl, #1
 8008352:	f88b 3000 	strb.w	r3, [fp]
 8008356:	e73c      	b.n	80081d2 <_dtoa_r+0x94a>
 8008358:	9b05      	ldr	r3, [sp, #20]
 800835a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800835e:	4599      	cmp	r9, r3
 8008360:	d047      	beq.n	80083f2 <_dtoa_r+0xb6a>
 8008362:	ee18 1a10 	vmov	r1, s16
 8008366:	2300      	movs	r3, #0
 8008368:	220a      	movs	r2, #10
 800836a:	4620      	mov	r0, r4
 800836c:	f000 fc8a 	bl	8008c84 <__multadd>
 8008370:	45b8      	cmp	r8, r7
 8008372:	ee08 0a10 	vmov	s16, r0
 8008376:	f04f 0300 	mov.w	r3, #0
 800837a:	f04f 020a 	mov.w	r2, #10
 800837e:	4641      	mov	r1, r8
 8008380:	4620      	mov	r0, r4
 8008382:	d106      	bne.n	8008392 <_dtoa_r+0xb0a>
 8008384:	f000 fc7e 	bl	8008c84 <__multadd>
 8008388:	4680      	mov	r8, r0
 800838a:	4607      	mov	r7, r0
 800838c:	f109 0901 	add.w	r9, r9, #1
 8008390:	e772      	b.n	8008278 <_dtoa_r+0x9f0>
 8008392:	f000 fc77 	bl	8008c84 <__multadd>
 8008396:	4639      	mov	r1, r7
 8008398:	4680      	mov	r8, r0
 800839a:	2300      	movs	r3, #0
 800839c:	220a      	movs	r2, #10
 800839e:	4620      	mov	r0, r4
 80083a0:	f000 fc70 	bl	8008c84 <__multadd>
 80083a4:	4607      	mov	r7, r0
 80083a6:	e7f1      	b.n	800838c <_dtoa_r+0xb04>
 80083a8:	9b03      	ldr	r3, [sp, #12]
 80083aa:	9302      	str	r3, [sp, #8]
 80083ac:	9d01      	ldr	r5, [sp, #4]
 80083ae:	ee18 0a10 	vmov	r0, s16
 80083b2:	4631      	mov	r1, r6
 80083b4:	f7ff f9da 	bl	800776c <quorem>
 80083b8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80083bc:	9b01      	ldr	r3, [sp, #4]
 80083be:	f805 ab01 	strb.w	sl, [r5], #1
 80083c2:	1aea      	subs	r2, r5, r3
 80083c4:	9b02      	ldr	r3, [sp, #8]
 80083c6:	4293      	cmp	r3, r2
 80083c8:	dd09      	ble.n	80083de <_dtoa_r+0xb56>
 80083ca:	ee18 1a10 	vmov	r1, s16
 80083ce:	2300      	movs	r3, #0
 80083d0:	220a      	movs	r2, #10
 80083d2:	4620      	mov	r0, r4
 80083d4:	f000 fc56 	bl	8008c84 <__multadd>
 80083d8:	ee08 0a10 	vmov	s16, r0
 80083dc:	e7e7      	b.n	80083ae <_dtoa_r+0xb26>
 80083de:	9b02      	ldr	r3, [sp, #8]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	bfc8      	it	gt
 80083e4:	461d      	movgt	r5, r3
 80083e6:	9b01      	ldr	r3, [sp, #4]
 80083e8:	bfd8      	it	le
 80083ea:	2501      	movle	r5, #1
 80083ec:	441d      	add	r5, r3
 80083ee:	f04f 0800 	mov.w	r8, #0
 80083f2:	ee18 1a10 	vmov	r1, s16
 80083f6:	2201      	movs	r2, #1
 80083f8:	4620      	mov	r0, r4
 80083fa:	f000 fe3d 	bl	8009078 <__lshift>
 80083fe:	4631      	mov	r1, r6
 8008400:	ee08 0a10 	vmov	s16, r0
 8008404:	f000 fea8 	bl	8009158 <__mcmp>
 8008408:	2800      	cmp	r0, #0
 800840a:	dc91      	bgt.n	8008330 <_dtoa_r+0xaa8>
 800840c:	d102      	bne.n	8008414 <_dtoa_r+0xb8c>
 800840e:	f01a 0f01 	tst.w	sl, #1
 8008412:	d18d      	bne.n	8008330 <_dtoa_r+0xaa8>
 8008414:	462b      	mov	r3, r5
 8008416:	461d      	mov	r5, r3
 8008418:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800841c:	2a30      	cmp	r2, #48	; 0x30
 800841e:	d0fa      	beq.n	8008416 <_dtoa_r+0xb8e>
 8008420:	e6d7      	b.n	80081d2 <_dtoa_r+0x94a>
 8008422:	9a01      	ldr	r2, [sp, #4]
 8008424:	429a      	cmp	r2, r3
 8008426:	d184      	bne.n	8008332 <_dtoa_r+0xaaa>
 8008428:	9b00      	ldr	r3, [sp, #0]
 800842a:	3301      	adds	r3, #1
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	2331      	movs	r3, #49	; 0x31
 8008430:	7013      	strb	r3, [r2, #0]
 8008432:	e6ce      	b.n	80081d2 <_dtoa_r+0x94a>
 8008434:	4b09      	ldr	r3, [pc, #36]	; (800845c <_dtoa_r+0xbd4>)
 8008436:	f7ff ba95 	b.w	8007964 <_dtoa_r+0xdc>
 800843a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800843c:	2b00      	cmp	r3, #0
 800843e:	f47f aa6e 	bne.w	800791e <_dtoa_r+0x96>
 8008442:	4b07      	ldr	r3, [pc, #28]	; (8008460 <_dtoa_r+0xbd8>)
 8008444:	f7ff ba8e 	b.w	8007964 <_dtoa_r+0xdc>
 8008448:	9b02      	ldr	r3, [sp, #8]
 800844a:	2b00      	cmp	r3, #0
 800844c:	dcae      	bgt.n	80083ac <_dtoa_r+0xb24>
 800844e:	9b06      	ldr	r3, [sp, #24]
 8008450:	2b02      	cmp	r3, #2
 8008452:	f73f aea8 	bgt.w	80081a6 <_dtoa_r+0x91e>
 8008456:	e7a9      	b.n	80083ac <_dtoa_r+0xb24>
 8008458:	0800a80c 	.word	0x0800a80c
 800845c:	0800a5d0 	.word	0x0800a5d0
 8008460:	0800a78d 	.word	0x0800a78d

08008464 <fiprintf>:
 8008464:	b40e      	push	{r1, r2, r3}
 8008466:	b503      	push	{r0, r1, lr}
 8008468:	4601      	mov	r1, r0
 800846a:	ab03      	add	r3, sp, #12
 800846c:	4805      	ldr	r0, [pc, #20]	; (8008484 <fiprintf+0x20>)
 800846e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008472:	6800      	ldr	r0, [r0, #0]
 8008474:	9301      	str	r3, [sp, #4]
 8008476:	f001 fae1 	bl	8009a3c <_vfiprintf_r>
 800847a:	b002      	add	sp, #8
 800847c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008480:	b003      	add	sp, #12
 8008482:	4770      	bx	lr
 8008484:	20000074 	.word	0x20000074

08008488 <rshift>:
 8008488:	6903      	ldr	r3, [r0, #16]
 800848a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800848e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008492:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008496:	f100 0414 	add.w	r4, r0, #20
 800849a:	dd45      	ble.n	8008528 <rshift+0xa0>
 800849c:	f011 011f 	ands.w	r1, r1, #31
 80084a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80084a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80084a8:	d10c      	bne.n	80084c4 <rshift+0x3c>
 80084aa:	f100 0710 	add.w	r7, r0, #16
 80084ae:	4629      	mov	r1, r5
 80084b0:	42b1      	cmp	r1, r6
 80084b2:	d334      	bcc.n	800851e <rshift+0x96>
 80084b4:	1a9b      	subs	r3, r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	1eea      	subs	r2, r5, #3
 80084ba:	4296      	cmp	r6, r2
 80084bc:	bf38      	it	cc
 80084be:	2300      	movcc	r3, #0
 80084c0:	4423      	add	r3, r4
 80084c2:	e015      	b.n	80084f0 <rshift+0x68>
 80084c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80084c8:	f1c1 0820 	rsb	r8, r1, #32
 80084cc:	40cf      	lsrs	r7, r1
 80084ce:	f105 0e04 	add.w	lr, r5, #4
 80084d2:	46a1      	mov	r9, r4
 80084d4:	4576      	cmp	r6, lr
 80084d6:	46f4      	mov	ip, lr
 80084d8:	d815      	bhi.n	8008506 <rshift+0x7e>
 80084da:	1a9a      	subs	r2, r3, r2
 80084dc:	0092      	lsls	r2, r2, #2
 80084de:	3a04      	subs	r2, #4
 80084e0:	3501      	adds	r5, #1
 80084e2:	42ae      	cmp	r6, r5
 80084e4:	bf38      	it	cc
 80084e6:	2200      	movcc	r2, #0
 80084e8:	18a3      	adds	r3, r4, r2
 80084ea:	50a7      	str	r7, [r4, r2]
 80084ec:	b107      	cbz	r7, 80084f0 <rshift+0x68>
 80084ee:	3304      	adds	r3, #4
 80084f0:	1b1a      	subs	r2, r3, r4
 80084f2:	42a3      	cmp	r3, r4
 80084f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80084f8:	bf08      	it	eq
 80084fa:	2300      	moveq	r3, #0
 80084fc:	6102      	str	r2, [r0, #16]
 80084fe:	bf08      	it	eq
 8008500:	6143      	streq	r3, [r0, #20]
 8008502:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008506:	f8dc c000 	ldr.w	ip, [ip]
 800850a:	fa0c fc08 	lsl.w	ip, ip, r8
 800850e:	ea4c 0707 	orr.w	r7, ip, r7
 8008512:	f849 7b04 	str.w	r7, [r9], #4
 8008516:	f85e 7b04 	ldr.w	r7, [lr], #4
 800851a:	40cf      	lsrs	r7, r1
 800851c:	e7da      	b.n	80084d4 <rshift+0x4c>
 800851e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008522:	f847 cf04 	str.w	ip, [r7, #4]!
 8008526:	e7c3      	b.n	80084b0 <rshift+0x28>
 8008528:	4623      	mov	r3, r4
 800852a:	e7e1      	b.n	80084f0 <rshift+0x68>

0800852c <__hexdig_fun>:
 800852c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008530:	2b09      	cmp	r3, #9
 8008532:	d802      	bhi.n	800853a <__hexdig_fun+0xe>
 8008534:	3820      	subs	r0, #32
 8008536:	b2c0      	uxtb	r0, r0
 8008538:	4770      	bx	lr
 800853a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800853e:	2b05      	cmp	r3, #5
 8008540:	d801      	bhi.n	8008546 <__hexdig_fun+0x1a>
 8008542:	3847      	subs	r0, #71	; 0x47
 8008544:	e7f7      	b.n	8008536 <__hexdig_fun+0xa>
 8008546:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800854a:	2b05      	cmp	r3, #5
 800854c:	d801      	bhi.n	8008552 <__hexdig_fun+0x26>
 800854e:	3827      	subs	r0, #39	; 0x27
 8008550:	e7f1      	b.n	8008536 <__hexdig_fun+0xa>
 8008552:	2000      	movs	r0, #0
 8008554:	4770      	bx	lr
	...

08008558 <__gethex>:
 8008558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855c:	ed2d 8b02 	vpush	{d8}
 8008560:	b089      	sub	sp, #36	; 0x24
 8008562:	ee08 0a10 	vmov	s16, r0
 8008566:	9304      	str	r3, [sp, #16]
 8008568:	4bb4      	ldr	r3, [pc, #720]	; (800883c <__gethex+0x2e4>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	9301      	str	r3, [sp, #4]
 800856e:	4618      	mov	r0, r3
 8008570:	468b      	mov	fp, r1
 8008572:	4690      	mov	r8, r2
 8008574:	f7f7 fe4c 	bl	8000210 <strlen>
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	f8db 2000 	ldr.w	r2, [fp]
 800857e:	4403      	add	r3, r0
 8008580:	4682      	mov	sl, r0
 8008582:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008586:	9305      	str	r3, [sp, #20]
 8008588:	1c93      	adds	r3, r2, #2
 800858a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800858e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008592:	32fe      	adds	r2, #254	; 0xfe
 8008594:	18d1      	adds	r1, r2, r3
 8008596:	461f      	mov	r7, r3
 8008598:	f813 0b01 	ldrb.w	r0, [r3], #1
 800859c:	9100      	str	r1, [sp, #0]
 800859e:	2830      	cmp	r0, #48	; 0x30
 80085a0:	d0f8      	beq.n	8008594 <__gethex+0x3c>
 80085a2:	f7ff ffc3 	bl	800852c <__hexdig_fun>
 80085a6:	4604      	mov	r4, r0
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d13a      	bne.n	8008622 <__gethex+0xca>
 80085ac:	9901      	ldr	r1, [sp, #4]
 80085ae:	4652      	mov	r2, sl
 80085b0:	4638      	mov	r0, r7
 80085b2:	f001 fb8d 	bl	8009cd0 <strncmp>
 80085b6:	4605      	mov	r5, r0
 80085b8:	2800      	cmp	r0, #0
 80085ba:	d168      	bne.n	800868e <__gethex+0x136>
 80085bc:	f817 000a 	ldrb.w	r0, [r7, sl]
 80085c0:	eb07 060a 	add.w	r6, r7, sl
 80085c4:	f7ff ffb2 	bl	800852c <__hexdig_fun>
 80085c8:	2800      	cmp	r0, #0
 80085ca:	d062      	beq.n	8008692 <__gethex+0x13a>
 80085cc:	4633      	mov	r3, r6
 80085ce:	7818      	ldrb	r0, [r3, #0]
 80085d0:	2830      	cmp	r0, #48	; 0x30
 80085d2:	461f      	mov	r7, r3
 80085d4:	f103 0301 	add.w	r3, r3, #1
 80085d8:	d0f9      	beq.n	80085ce <__gethex+0x76>
 80085da:	f7ff ffa7 	bl	800852c <__hexdig_fun>
 80085de:	2301      	movs	r3, #1
 80085e0:	fab0 f480 	clz	r4, r0
 80085e4:	0964      	lsrs	r4, r4, #5
 80085e6:	4635      	mov	r5, r6
 80085e8:	9300      	str	r3, [sp, #0]
 80085ea:	463a      	mov	r2, r7
 80085ec:	4616      	mov	r6, r2
 80085ee:	3201      	adds	r2, #1
 80085f0:	7830      	ldrb	r0, [r6, #0]
 80085f2:	f7ff ff9b 	bl	800852c <__hexdig_fun>
 80085f6:	2800      	cmp	r0, #0
 80085f8:	d1f8      	bne.n	80085ec <__gethex+0x94>
 80085fa:	9901      	ldr	r1, [sp, #4]
 80085fc:	4652      	mov	r2, sl
 80085fe:	4630      	mov	r0, r6
 8008600:	f001 fb66 	bl	8009cd0 <strncmp>
 8008604:	b980      	cbnz	r0, 8008628 <__gethex+0xd0>
 8008606:	b94d      	cbnz	r5, 800861c <__gethex+0xc4>
 8008608:	eb06 050a 	add.w	r5, r6, sl
 800860c:	462a      	mov	r2, r5
 800860e:	4616      	mov	r6, r2
 8008610:	3201      	adds	r2, #1
 8008612:	7830      	ldrb	r0, [r6, #0]
 8008614:	f7ff ff8a 	bl	800852c <__hexdig_fun>
 8008618:	2800      	cmp	r0, #0
 800861a:	d1f8      	bne.n	800860e <__gethex+0xb6>
 800861c:	1bad      	subs	r5, r5, r6
 800861e:	00ad      	lsls	r5, r5, #2
 8008620:	e004      	b.n	800862c <__gethex+0xd4>
 8008622:	2400      	movs	r4, #0
 8008624:	4625      	mov	r5, r4
 8008626:	e7e0      	b.n	80085ea <__gethex+0x92>
 8008628:	2d00      	cmp	r5, #0
 800862a:	d1f7      	bne.n	800861c <__gethex+0xc4>
 800862c:	7833      	ldrb	r3, [r6, #0]
 800862e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008632:	2b50      	cmp	r3, #80	; 0x50
 8008634:	d13b      	bne.n	80086ae <__gethex+0x156>
 8008636:	7873      	ldrb	r3, [r6, #1]
 8008638:	2b2b      	cmp	r3, #43	; 0x2b
 800863a:	d02c      	beq.n	8008696 <__gethex+0x13e>
 800863c:	2b2d      	cmp	r3, #45	; 0x2d
 800863e:	d02e      	beq.n	800869e <__gethex+0x146>
 8008640:	1c71      	adds	r1, r6, #1
 8008642:	f04f 0900 	mov.w	r9, #0
 8008646:	7808      	ldrb	r0, [r1, #0]
 8008648:	f7ff ff70 	bl	800852c <__hexdig_fun>
 800864c:	1e43      	subs	r3, r0, #1
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b18      	cmp	r3, #24
 8008652:	d82c      	bhi.n	80086ae <__gethex+0x156>
 8008654:	f1a0 0210 	sub.w	r2, r0, #16
 8008658:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800865c:	f7ff ff66 	bl	800852c <__hexdig_fun>
 8008660:	1e43      	subs	r3, r0, #1
 8008662:	b2db      	uxtb	r3, r3
 8008664:	2b18      	cmp	r3, #24
 8008666:	d91d      	bls.n	80086a4 <__gethex+0x14c>
 8008668:	f1b9 0f00 	cmp.w	r9, #0
 800866c:	d000      	beq.n	8008670 <__gethex+0x118>
 800866e:	4252      	negs	r2, r2
 8008670:	4415      	add	r5, r2
 8008672:	f8cb 1000 	str.w	r1, [fp]
 8008676:	b1e4      	cbz	r4, 80086b2 <__gethex+0x15a>
 8008678:	9b00      	ldr	r3, [sp, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	bf14      	ite	ne
 800867e:	2700      	movne	r7, #0
 8008680:	2706      	moveq	r7, #6
 8008682:	4638      	mov	r0, r7
 8008684:	b009      	add	sp, #36	; 0x24
 8008686:	ecbd 8b02 	vpop	{d8}
 800868a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800868e:	463e      	mov	r6, r7
 8008690:	4625      	mov	r5, r4
 8008692:	2401      	movs	r4, #1
 8008694:	e7ca      	b.n	800862c <__gethex+0xd4>
 8008696:	f04f 0900 	mov.w	r9, #0
 800869a:	1cb1      	adds	r1, r6, #2
 800869c:	e7d3      	b.n	8008646 <__gethex+0xee>
 800869e:	f04f 0901 	mov.w	r9, #1
 80086a2:	e7fa      	b.n	800869a <__gethex+0x142>
 80086a4:	230a      	movs	r3, #10
 80086a6:	fb03 0202 	mla	r2, r3, r2, r0
 80086aa:	3a10      	subs	r2, #16
 80086ac:	e7d4      	b.n	8008658 <__gethex+0x100>
 80086ae:	4631      	mov	r1, r6
 80086b0:	e7df      	b.n	8008672 <__gethex+0x11a>
 80086b2:	1bf3      	subs	r3, r6, r7
 80086b4:	3b01      	subs	r3, #1
 80086b6:	4621      	mov	r1, r4
 80086b8:	2b07      	cmp	r3, #7
 80086ba:	dc0b      	bgt.n	80086d4 <__gethex+0x17c>
 80086bc:	ee18 0a10 	vmov	r0, s16
 80086c0:	f000 fa7e 	bl	8008bc0 <_Balloc>
 80086c4:	4604      	mov	r4, r0
 80086c6:	b940      	cbnz	r0, 80086da <__gethex+0x182>
 80086c8:	4b5d      	ldr	r3, [pc, #372]	; (8008840 <__gethex+0x2e8>)
 80086ca:	4602      	mov	r2, r0
 80086cc:	21de      	movs	r1, #222	; 0xde
 80086ce:	485d      	ldr	r0, [pc, #372]	; (8008844 <__gethex+0x2ec>)
 80086d0:	f7ff f82e 	bl	8007730 <__assert_func>
 80086d4:	3101      	adds	r1, #1
 80086d6:	105b      	asrs	r3, r3, #1
 80086d8:	e7ee      	b.n	80086b8 <__gethex+0x160>
 80086da:	f100 0914 	add.w	r9, r0, #20
 80086de:	f04f 0b00 	mov.w	fp, #0
 80086e2:	f1ca 0301 	rsb	r3, sl, #1
 80086e6:	f8cd 9008 	str.w	r9, [sp, #8]
 80086ea:	f8cd b000 	str.w	fp, [sp]
 80086ee:	9306      	str	r3, [sp, #24]
 80086f0:	42b7      	cmp	r7, r6
 80086f2:	d340      	bcc.n	8008776 <__gethex+0x21e>
 80086f4:	9802      	ldr	r0, [sp, #8]
 80086f6:	9b00      	ldr	r3, [sp, #0]
 80086f8:	f840 3b04 	str.w	r3, [r0], #4
 80086fc:	eba0 0009 	sub.w	r0, r0, r9
 8008700:	1080      	asrs	r0, r0, #2
 8008702:	0146      	lsls	r6, r0, #5
 8008704:	6120      	str	r0, [r4, #16]
 8008706:	4618      	mov	r0, r3
 8008708:	f000 fb4c 	bl	8008da4 <__hi0bits>
 800870c:	1a30      	subs	r0, r6, r0
 800870e:	f8d8 6000 	ldr.w	r6, [r8]
 8008712:	42b0      	cmp	r0, r6
 8008714:	dd63      	ble.n	80087de <__gethex+0x286>
 8008716:	1b87      	subs	r7, r0, r6
 8008718:	4639      	mov	r1, r7
 800871a:	4620      	mov	r0, r4
 800871c:	f000 fef0 	bl	8009500 <__any_on>
 8008720:	4682      	mov	sl, r0
 8008722:	b1a8      	cbz	r0, 8008750 <__gethex+0x1f8>
 8008724:	1e7b      	subs	r3, r7, #1
 8008726:	1159      	asrs	r1, r3, #5
 8008728:	f003 021f 	and.w	r2, r3, #31
 800872c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008730:	f04f 0a01 	mov.w	sl, #1
 8008734:	fa0a f202 	lsl.w	r2, sl, r2
 8008738:	420a      	tst	r2, r1
 800873a:	d009      	beq.n	8008750 <__gethex+0x1f8>
 800873c:	4553      	cmp	r3, sl
 800873e:	dd05      	ble.n	800874c <__gethex+0x1f4>
 8008740:	1eb9      	subs	r1, r7, #2
 8008742:	4620      	mov	r0, r4
 8008744:	f000 fedc 	bl	8009500 <__any_on>
 8008748:	2800      	cmp	r0, #0
 800874a:	d145      	bne.n	80087d8 <__gethex+0x280>
 800874c:	f04f 0a02 	mov.w	sl, #2
 8008750:	4639      	mov	r1, r7
 8008752:	4620      	mov	r0, r4
 8008754:	f7ff fe98 	bl	8008488 <rshift>
 8008758:	443d      	add	r5, r7
 800875a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800875e:	42ab      	cmp	r3, r5
 8008760:	da4c      	bge.n	80087fc <__gethex+0x2a4>
 8008762:	ee18 0a10 	vmov	r0, s16
 8008766:	4621      	mov	r1, r4
 8008768:	f000 fa6a 	bl	8008c40 <_Bfree>
 800876c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800876e:	2300      	movs	r3, #0
 8008770:	6013      	str	r3, [r2, #0]
 8008772:	27a3      	movs	r7, #163	; 0xa3
 8008774:	e785      	b.n	8008682 <__gethex+0x12a>
 8008776:	1e73      	subs	r3, r6, #1
 8008778:	9a05      	ldr	r2, [sp, #20]
 800877a:	9303      	str	r3, [sp, #12]
 800877c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008780:	4293      	cmp	r3, r2
 8008782:	d019      	beq.n	80087b8 <__gethex+0x260>
 8008784:	f1bb 0f20 	cmp.w	fp, #32
 8008788:	d107      	bne.n	800879a <__gethex+0x242>
 800878a:	9b02      	ldr	r3, [sp, #8]
 800878c:	9a00      	ldr	r2, [sp, #0]
 800878e:	f843 2b04 	str.w	r2, [r3], #4
 8008792:	9302      	str	r3, [sp, #8]
 8008794:	2300      	movs	r3, #0
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	469b      	mov	fp, r3
 800879a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800879e:	f7ff fec5 	bl	800852c <__hexdig_fun>
 80087a2:	9b00      	ldr	r3, [sp, #0]
 80087a4:	f000 000f 	and.w	r0, r0, #15
 80087a8:	fa00 f00b 	lsl.w	r0, r0, fp
 80087ac:	4303      	orrs	r3, r0
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	f10b 0b04 	add.w	fp, fp, #4
 80087b4:	9b03      	ldr	r3, [sp, #12]
 80087b6:	e00d      	b.n	80087d4 <__gethex+0x27c>
 80087b8:	9b03      	ldr	r3, [sp, #12]
 80087ba:	9a06      	ldr	r2, [sp, #24]
 80087bc:	4413      	add	r3, r2
 80087be:	42bb      	cmp	r3, r7
 80087c0:	d3e0      	bcc.n	8008784 <__gethex+0x22c>
 80087c2:	4618      	mov	r0, r3
 80087c4:	9901      	ldr	r1, [sp, #4]
 80087c6:	9307      	str	r3, [sp, #28]
 80087c8:	4652      	mov	r2, sl
 80087ca:	f001 fa81 	bl	8009cd0 <strncmp>
 80087ce:	9b07      	ldr	r3, [sp, #28]
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d1d7      	bne.n	8008784 <__gethex+0x22c>
 80087d4:	461e      	mov	r6, r3
 80087d6:	e78b      	b.n	80086f0 <__gethex+0x198>
 80087d8:	f04f 0a03 	mov.w	sl, #3
 80087dc:	e7b8      	b.n	8008750 <__gethex+0x1f8>
 80087de:	da0a      	bge.n	80087f6 <__gethex+0x29e>
 80087e0:	1a37      	subs	r7, r6, r0
 80087e2:	4621      	mov	r1, r4
 80087e4:	ee18 0a10 	vmov	r0, s16
 80087e8:	463a      	mov	r2, r7
 80087ea:	f000 fc45 	bl	8009078 <__lshift>
 80087ee:	1bed      	subs	r5, r5, r7
 80087f0:	4604      	mov	r4, r0
 80087f2:	f100 0914 	add.w	r9, r0, #20
 80087f6:	f04f 0a00 	mov.w	sl, #0
 80087fa:	e7ae      	b.n	800875a <__gethex+0x202>
 80087fc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008800:	42a8      	cmp	r0, r5
 8008802:	dd72      	ble.n	80088ea <__gethex+0x392>
 8008804:	1b45      	subs	r5, r0, r5
 8008806:	42ae      	cmp	r6, r5
 8008808:	dc36      	bgt.n	8008878 <__gethex+0x320>
 800880a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800880e:	2b02      	cmp	r3, #2
 8008810:	d02a      	beq.n	8008868 <__gethex+0x310>
 8008812:	2b03      	cmp	r3, #3
 8008814:	d02c      	beq.n	8008870 <__gethex+0x318>
 8008816:	2b01      	cmp	r3, #1
 8008818:	d11c      	bne.n	8008854 <__gethex+0x2fc>
 800881a:	42ae      	cmp	r6, r5
 800881c:	d11a      	bne.n	8008854 <__gethex+0x2fc>
 800881e:	2e01      	cmp	r6, #1
 8008820:	d112      	bne.n	8008848 <__gethex+0x2f0>
 8008822:	9a04      	ldr	r2, [sp, #16]
 8008824:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008828:	6013      	str	r3, [r2, #0]
 800882a:	2301      	movs	r3, #1
 800882c:	6123      	str	r3, [r4, #16]
 800882e:	f8c9 3000 	str.w	r3, [r9]
 8008832:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008834:	2762      	movs	r7, #98	; 0x62
 8008836:	601c      	str	r4, [r3, #0]
 8008838:	e723      	b.n	8008682 <__gethex+0x12a>
 800883a:	bf00      	nop
 800883c:	0800a884 	.word	0x0800a884
 8008840:	0800a80c 	.word	0x0800a80c
 8008844:	0800a81d 	.word	0x0800a81d
 8008848:	1e71      	subs	r1, r6, #1
 800884a:	4620      	mov	r0, r4
 800884c:	f000 fe58 	bl	8009500 <__any_on>
 8008850:	2800      	cmp	r0, #0
 8008852:	d1e6      	bne.n	8008822 <__gethex+0x2ca>
 8008854:	ee18 0a10 	vmov	r0, s16
 8008858:	4621      	mov	r1, r4
 800885a:	f000 f9f1 	bl	8008c40 <_Bfree>
 800885e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008860:	2300      	movs	r3, #0
 8008862:	6013      	str	r3, [r2, #0]
 8008864:	2750      	movs	r7, #80	; 0x50
 8008866:	e70c      	b.n	8008682 <__gethex+0x12a>
 8008868:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1f2      	bne.n	8008854 <__gethex+0x2fc>
 800886e:	e7d8      	b.n	8008822 <__gethex+0x2ca>
 8008870:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1d5      	bne.n	8008822 <__gethex+0x2ca>
 8008876:	e7ed      	b.n	8008854 <__gethex+0x2fc>
 8008878:	1e6f      	subs	r7, r5, #1
 800887a:	f1ba 0f00 	cmp.w	sl, #0
 800887e:	d131      	bne.n	80088e4 <__gethex+0x38c>
 8008880:	b127      	cbz	r7, 800888c <__gethex+0x334>
 8008882:	4639      	mov	r1, r7
 8008884:	4620      	mov	r0, r4
 8008886:	f000 fe3b 	bl	8009500 <__any_on>
 800888a:	4682      	mov	sl, r0
 800888c:	117b      	asrs	r3, r7, #5
 800888e:	2101      	movs	r1, #1
 8008890:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008894:	f007 071f 	and.w	r7, r7, #31
 8008898:	fa01 f707 	lsl.w	r7, r1, r7
 800889c:	421f      	tst	r7, r3
 800889e:	4629      	mov	r1, r5
 80088a0:	4620      	mov	r0, r4
 80088a2:	bf18      	it	ne
 80088a4:	f04a 0a02 	orrne.w	sl, sl, #2
 80088a8:	1b76      	subs	r6, r6, r5
 80088aa:	f7ff fded 	bl	8008488 <rshift>
 80088ae:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80088b2:	2702      	movs	r7, #2
 80088b4:	f1ba 0f00 	cmp.w	sl, #0
 80088b8:	d048      	beq.n	800894c <__gethex+0x3f4>
 80088ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80088be:	2b02      	cmp	r3, #2
 80088c0:	d015      	beq.n	80088ee <__gethex+0x396>
 80088c2:	2b03      	cmp	r3, #3
 80088c4:	d017      	beq.n	80088f6 <__gethex+0x39e>
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d109      	bne.n	80088de <__gethex+0x386>
 80088ca:	f01a 0f02 	tst.w	sl, #2
 80088ce:	d006      	beq.n	80088de <__gethex+0x386>
 80088d0:	f8d9 0000 	ldr.w	r0, [r9]
 80088d4:	ea4a 0a00 	orr.w	sl, sl, r0
 80088d8:	f01a 0f01 	tst.w	sl, #1
 80088dc:	d10e      	bne.n	80088fc <__gethex+0x3a4>
 80088de:	f047 0710 	orr.w	r7, r7, #16
 80088e2:	e033      	b.n	800894c <__gethex+0x3f4>
 80088e4:	f04f 0a01 	mov.w	sl, #1
 80088e8:	e7d0      	b.n	800888c <__gethex+0x334>
 80088ea:	2701      	movs	r7, #1
 80088ec:	e7e2      	b.n	80088b4 <__gethex+0x35c>
 80088ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088f0:	f1c3 0301 	rsb	r3, r3, #1
 80088f4:	9315      	str	r3, [sp, #84]	; 0x54
 80088f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d0f0      	beq.n	80088de <__gethex+0x386>
 80088fc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008900:	f104 0314 	add.w	r3, r4, #20
 8008904:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008908:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800890c:	f04f 0c00 	mov.w	ip, #0
 8008910:	4618      	mov	r0, r3
 8008912:	f853 2b04 	ldr.w	r2, [r3], #4
 8008916:	f1b2 3fff 	cmp.w	r2, #4294967295
 800891a:	d01c      	beq.n	8008956 <__gethex+0x3fe>
 800891c:	3201      	adds	r2, #1
 800891e:	6002      	str	r2, [r0, #0]
 8008920:	2f02      	cmp	r7, #2
 8008922:	f104 0314 	add.w	r3, r4, #20
 8008926:	d13f      	bne.n	80089a8 <__gethex+0x450>
 8008928:	f8d8 2000 	ldr.w	r2, [r8]
 800892c:	3a01      	subs	r2, #1
 800892e:	42b2      	cmp	r2, r6
 8008930:	d10a      	bne.n	8008948 <__gethex+0x3f0>
 8008932:	1171      	asrs	r1, r6, #5
 8008934:	2201      	movs	r2, #1
 8008936:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800893a:	f006 061f 	and.w	r6, r6, #31
 800893e:	fa02 f606 	lsl.w	r6, r2, r6
 8008942:	421e      	tst	r6, r3
 8008944:	bf18      	it	ne
 8008946:	4617      	movne	r7, r2
 8008948:	f047 0720 	orr.w	r7, r7, #32
 800894c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800894e:	601c      	str	r4, [r3, #0]
 8008950:	9b04      	ldr	r3, [sp, #16]
 8008952:	601d      	str	r5, [r3, #0]
 8008954:	e695      	b.n	8008682 <__gethex+0x12a>
 8008956:	4299      	cmp	r1, r3
 8008958:	f843 cc04 	str.w	ip, [r3, #-4]
 800895c:	d8d8      	bhi.n	8008910 <__gethex+0x3b8>
 800895e:	68a3      	ldr	r3, [r4, #8]
 8008960:	459b      	cmp	fp, r3
 8008962:	db19      	blt.n	8008998 <__gethex+0x440>
 8008964:	6861      	ldr	r1, [r4, #4]
 8008966:	ee18 0a10 	vmov	r0, s16
 800896a:	3101      	adds	r1, #1
 800896c:	f000 f928 	bl	8008bc0 <_Balloc>
 8008970:	4681      	mov	r9, r0
 8008972:	b918      	cbnz	r0, 800897c <__gethex+0x424>
 8008974:	4b1a      	ldr	r3, [pc, #104]	; (80089e0 <__gethex+0x488>)
 8008976:	4602      	mov	r2, r0
 8008978:	2184      	movs	r1, #132	; 0x84
 800897a:	e6a8      	b.n	80086ce <__gethex+0x176>
 800897c:	6922      	ldr	r2, [r4, #16]
 800897e:	3202      	adds	r2, #2
 8008980:	f104 010c 	add.w	r1, r4, #12
 8008984:	0092      	lsls	r2, r2, #2
 8008986:	300c      	adds	r0, #12
 8008988:	f000 f90c 	bl	8008ba4 <memcpy>
 800898c:	4621      	mov	r1, r4
 800898e:	ee18 0a10 	vmov	r0, s16
 8008992:	f000 f955 	bl	8008c40 <_Bfree>
 8008996:	464c      	mov	r4, r9
 8008998:	6923      	ldr	r3, [r4, #16]
 800899a:	1c5a      	adds	r2, r3, #1
 800899c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089a0:	6122      	str	r2, [r4, #16]
 80089a2:	2201      	movs	r2, #1
 80089a4:	615a      	str	r2, [r3, #20]
 80089a6:	e7bb      	b.n	8008920 <__gethex+0x3c8>
 80089a8:	6922      	ldr	r2, [r4, #16]
 80089aa:	455a      	cmp	r2, fp
 80089ac:	dd0b      	ble.n	80089c6 <__gethex+0x46e>
 80089ae:	2101      	movs	r1, #1
 80089b0:	4620      	mov	r0, r4
 80089b2:	f7ff fd69 	bl	8008488 <rshift>
 80089b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089ba:	3501      	adds	r5, #1
 80089bc:	42ab      	cmp	r3, r5
 80089be:	f6ff aed0 	blt.w	8008762 <__gethex+0x20a>
 80089c2:	2701      	movs	r7, #1
 80089c4:	e7c0      	b.n	8008948 <__gethex+0x3f0>
 80089c6:	f016 061f 	ands.w	r6, r6, #31
 80089ca:	d0fa      	beq.n	80089c2 <__gethex+0x46a>
 80089cc:	4453      	add	r3, sl
 80089ce:	f1c6 0620 	rsb	r6, r6, #32
 80089d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80089d6:	f000 f9e5 	bl	8008da4 <__hi0bits>
 80089da:	42b0      	cmp	r0, r6
 80089dc:	dbe7      	blt.n	80089ae <__gethex+0x456>
 80089de:	e7f0      	b.n	80089c2 <__gethex+0x46a>
 80089e0:	0800a80c 	.word	0x0800a80c

080089e4 <L_shift>:
 80089e4:	f1c2 0208 	rsb	r2, r2, #8
 80089e8:	0092      	lsls	r2, r2, #2
 80089ea:	b570      	push	{r4, r5, r6, lr}
 80089ec:	f1c2 0620 	rsb	r6, r2, #32
 80089f0:	6843      	ldr	r3, [r0, #4]
 80089f2:	6804      	ldr	r4, [r0, #0]
 80089f4:	fa03 f506 	lsl.w	r5, r3, r6
 80089f8:	432c      	orrs	r4, r5
 80089fa:	40d3      	lsrs	r3, r2
 80089fc:	6004      	str	r4, [r0, #0]
 80089fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a02:	4288      	cmp	r0, r1
 8008a04:	d3f4      	bcc.n	80089f0 <L_shift+0xc>
 8008a06:	bd70      	pop	{r4, r5, r6, pc}

08008a08 <__match>:
 8008a08:	b530      	push	{r4, r5, lr}
 8008a0a:	6803      	ldr	r3, [r0, #0]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a12:	b914      	cbnz	r4, 8008a1a <__match+0x12>
 8008a14:	6003      	str	r3, [r0, #0]
 8008a16:	2001      	movs	r0, #1
 8008a18:	bd30      	pop	{r4, r5, pc}
 8008a1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a1e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a22:	2d19      	cmp	r5, #25
 8008a24:	bf98      	it	ls
 8008a26:	3220      	addls	r2, #32
 8008a28:	42a2      	cmp	r2, r4
 8008a2a:	d0f0      	beq.n	8008a0e <__match+0x6>
 8008a2c:	2000      	movs	r0, #0
 8008a2e:	e7f3      	b.n	8008a18 <__match+0x10>

08008a30 <__hexnan>:
 8008a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a34:	680b      	ldr	r3, [r1, #0]
 8008a36:	115e      	asrs	r6, r3, #5
 8008a38:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a3c:	f013 031f 	ands.w	r3, r3, #31
 8008a40:	b087      	sub	sp, #28
 8008a42:	bf18      	it	ne
 8008a44:	3604      	addne	r6, #4
 8008a46:	2500      	movs	r5, #0
 8008a48:	1f37      	subs	r7, r6, #4
 8008a4a:	4690      	mov	r8, r2
 8008a4c:	6802      	ldr	r2, [r0, #0]
 8008a4e:	9301      	str	r3, [sp, #4]
 8008a50:	4682      	mov	sl, r0
 8008a52:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a56:	46b9      	mov	r9, r7
 8008a58:	463c      	mov	r4, r7
 8008a5a:	9502      	str	r5, [sp, #8]
 8008a5c:	46ab      	mov	fp, r5
 8008a5e:	7851      	ldrb	r1, [r2, #1]
 8008a60:	1c53      	adds	r3, r2, #1
 8008a62:	9303      	str	r3, [sp, #12]
 8008a64:	b341      	cbz	r1, 8008ab8 <__hexnan+0x88>
 8008a66:	4608      	mov	r0, r1
 8008a68:	9205      	str	r2, [sp, #20]
 8008a6a:	9104      	str	r1, [sp, #16]
 8008a6c:	f7ff fd5e 	bl	800852c <__hexdig_fun>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	d14f      	bne.n	8008b14 <__hexnan+0xe4>
 8008a74:	9904      	ldr	r1, [sp, #16]
 8008a76:	9a05      	ldr	r2, [sp, #20]
 8008a78:	2920      	cmp	r1, #32
 8008a7a:	d818      	bhi.n	8008aae <__hexnan+0x7e>
 8008a7c:	9b02      	ldr	r3, [sp, #8]
 8008a7e:	459b      	cmp	fp, r3
 8008a80:	dd13      	ble.n	8008aaa <__hexnan+0x7a>
 8008a82:	454c      	cmp	r4, r9
 8008a84:	d206      	bcs.n	8008a94 <__hexnan+0x64>
 8008a86:	2d07      	cmp	r5, #7
 8008a88:	dc04      	bgt.n	8008a94 <__hexnan+0x64>
 8008a8a:	462a      	mov	r2, r5
 8008a8c:	4649      	mov	r1, r9
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f7ff ffa8 	bl	80089e4 <L_shift>
 8008a94:	4544      	cmp	r4, r8
 8008a96:	d950      	bls.n	8008b3a <__hexnan+0x10a>
 8008a98:	2300      	movs	r3, #0
 8008a9a:	f1a4 0904 	sub.w	r9, r4, #4
 8008a9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008aa2:	f8cd b008 	str.w	fp, [sp, #8]
 8008aa6:	464c      	mov	r4, r9
 8008aa8:	461d      	mov	r5, r3
 8008aaa:	9a03      	ldr	r2, [sp, #12]
 8008aac:	e7d7      	b.n	8008a5e <__hexnan+0x2e>
 8008aae:	2929      	cmp	r1, #41	; 0x29
 8008ab0:	d156      	bne.n	8008b60 <__hexnan+0x130>
 8008ab2:	3202      	adds	r2, #2
 8008ab4:	f8ca 2000 	str.w	r2, [sl]
 8008ab8:	f1bb 0f00 	cmp.w	fp, #0
 8008abc:	d050      	beq.n	8008b60 <__hexnan+0x130>
 8008abe:	454c      	cmp	r4, r9
 8008ac0:	d206      	bcs.n	8008ad0 <__hexnan+0xa0>
 8008ac2:	2d07      	cmp	r5, #7
 8008ac4:	dc04      	bgt.n	8008ad0 <__hexnan+0xa0>
 8008ac6:	462a      	mov	r2, r5
 8008ac8:	4649      	mov	r1, r9
 8008aca:	4620      	mov	r0, r4
 8008acc:	f7ff ff8a 	bl	80089e4 <L_shift>
 8008ad0:	4544      	cmp	r4, r8
 8008ad2:	d934      	bls.n	8008b3e <__hexnan+0x10e>
 8008ad4:	f1a8 0204 	sub.w	r2, r8, #4
 8008ad8:	4623      	mov	r3, r4
 8008ada:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ade:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ae2:	429f      	cmp	r7, r3
 8008ae4:	d2f9      	bcs.n	8008ada <__hexnan+0xaa>
 8008ae6:	1b3b      	subs	r3, r7, r4
 8008ae8:	f023 0303 	bic.w	r3, r3, #3
 8008aec:	3304      	adds	r3, #4
 8008aee:	3401      	adds	r4, #1
 8008af0:	3e03      	subs	r6, #3
 8008af2:	42b4      	cmp	r4, r6
 8008af4:	bf88      	it	hi
 8008af6:	2304      	movhi	r3, #4
 8008af8:	4443      	add	r3, r8
 8008afa:	2200      	movs	r2, #0
 8008afc:	f843 2b04 	str.w	r2, [r3], #4
 8008b00:	429f      	cmp	r7, r3
 8008b02:	d2fb      	bcs.n	8008afc <__hexnan+0xcc>
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	b91b      	cbnz	r3, 8008b10 <__hexnan+0xe0>
 8008b08:	4547      	cmp	r7, r8
 8008b0a:	d127      	bne.n	8008b5c <__hexnan+0x12c>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	603b      	str	r3, [r7, #0]
 8008b10:	2005      	movs	r0, #5
 8008b12:	e026      	b.n	8008b62 <__hexnan+0x132>
 8008b14:	3501      	adds	r5, #1
 8008b16:	2d08      	cmp	r5, #8
 8008b18:	f10b 0b01 	add.w	fp, fp, #1
 8008b1c:	dd06      	ble.n	8008b2c <__hexnan+0xfc>
 8008b1e:	4544      	cmp	r4, r8
 8008b20:	d9c3      	bls.n	8008aaa <__hexnan+0x7a>
 8008b22:	2300      	movs	r3, #0
 8008b24:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b28:	2501      	movs	r5, #1
 8008b2a:	3c04      	subs	r4, #4
 8008b2c:	6822      	ldr	r2, [r4, #0]
 8008b2e:	f000 000f 	and.w	r0, r0, #15
 8008b32:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008b36:	6022      	str	r2, [r4, #0]
 8008b38:	e7b7      	b.n	8008aaa <__hexnan+0x7a>
 8008b3a:	2508      	movs	r5, #8
 8008b3c:	e7b5      	b.n	8008aaa <__hexnan+0x7a>
 8008b3e:	9b01      	ldr	r3, [sp, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0df      	beq.n	8008b04 <__hexnan+0xd4>
 8008b44:	f04f 32ff 	mov.w	r2, #4294967295
 8008b48:	f1c3 0320 	rsb	r3, r3, #32
 8008b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b50:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008b54:	401a      	ands	r2, r3
 8008b56:	f846 2c04 	str.w	r2, [r6, #-4]
 8008b5a:	e7d3      	b.n	8008b04 <__hexnan+0xd4>
 8008b5c:	3f04      	subs	r7, #4
 8008b5e:	e7d1      	b.n	8008b04 <__hexnan+0xd4>
 8008b60:	2004      	movs	r0, #4
 8008b62:	b007      	add	sp, #28
 8008b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b68 <_localeconv_r>:
 8008b68:	4800      	ldr	r0, [pc, #0]	; (8008b6c <_localeconv_r+0x4>)
 8008b6a:	4770      	bx	lr
 8008b6c:	200001cc 	.word	0x200001cc

08008b70 <malloc>:
 8008b70:	4b02      	ldr	r3, [pc, #8]	; (8008b7c <malloc+0xc>)
 8008b72:	4601      	mov	r1, r0
 8008b74:	6818      	ldr	r0, [r3, #0]
 8008b76:	f000 bd67 	b.w	8009648 <_malloc_r>
 8008b7a:	bf00      	nop
 8008b7c:	20000074 	.word	0x20000074

08008b80 <__ascii_mbtowc>:
 8008b80:	b082      	sub	sp, #8
 8008b82:	b901      	cbnz	r1, 8008b86 <__ascii_mbtowc+0x6>
 8008b84:	a901      	add	r1, sp, #4
 8008b86:	b142      	cbz	r2, 8008b9a <__ascii_mbtowc+0x1a>
 8008b88:	b14b      	cbz	r3, 8008b9e <__ascii_mbtowc+0x1e>
 8008b8a:	7813      	ldrb	r3, [r2, #0]
 8008b8c:	600b      	str	r3, [r1, #0]
 8008b8e:	7812      	ldrb	r2, [r2, #0]
 8008b90:	1e10      	subs	r0, r2, #0
 8008b92:	bf18      	it	ne
 8008b94:	2001      	movne	r0, #1
 8008b96:	b002      	add	sp, #8
 8008b98:	4770      	bx	lr
 8008b9a:	4610      	mov	r0, r2
 8008b9c:	e7fb      	b.n	8008b96 <__ascii_mbtowc+0x16>
 8008b9e:	f06f 0001 	mvn.w	r0, #1
 8008ba2:	e7f8      	b.n	8008b96 <__ascii_mbtowc+0x16>

08008ba4 <memcpy>:
 8008ba4:	440a      	add	r2, r1
 8008ba6:	4291      	cmp	r1, r2
 8008ba8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bac:	d100      	bne.n	8008bb0 <memcpy+0xc>
 8008bae:	4770      	bx	lr
 8008bb0:	b510      	push	{r4, lr}
 8008bb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bba:	4291      	cmp	r1, r2
 8008bbc:	d1f9      	bne.n	8008bb2 <memcpy+0xe>
 8008bbe:	bd10      	pop	{r4, pc}

08008bc0 <_Balloc>:
 8008bc0:	b570      	push	{r4, r5, r6, lr}
 8008bc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	460d      	mov	r5, r1
 8008bc8:	b976      	cbnz	r6, 8008be8 <_Balloc+0x28>
 8008bca:	2010      	movs	r0, #16
 8008bcc:	f7ff ffd0 	bl	8008b70 <malloc>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	6260      	str	r0, [r4, #36]	; 0x24
 8008bd4:	b920      	cbnz	r0, 8008be0 <_Balloc+0x20>
 8008bd6:	4b18      	ldr	r3, [pc, #96]	; (8008c38 <_Balloc+0x78>)
 8008bd8:	4818      	ldr	r0, [pc, #96]	; (8008c3c <_Balloc+0x7c>)
 8008bda:	2166      	movs	r1, #102	; 0x66
 8008bdc:	f7fe fda8 	bl	8007730 <__assert_func>
 8008be0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008be4:	6006      	str	r6, [r0, #0]
 8008be6:	60c6      	str	r6, [r0, #12]
 8008be8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bea:	68f3      	ldr	r3, [r6, #12]
 8008bec:	b183      	cbz	r3, 8008c10 <_Balloc+0x50>
 8008bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bf6:	b9b8      	cbnz	r0, 8008c28 <_Balloc+0x68>
 8008bf8:	2101      	movs	r1, #1
 8008bfa:	fa01 f605 	lsl.w	r6, r1, r5
 8008bfe:	1d72      	adds	r2, r6, #5
 8008c00:	0092      	lsls	r2, r2, #2
 8008c02:	4620      	mov	r0, r4
 8008c04:	f000 fc9d 	bl	8009542 <_calloc_r>
 8008c08:	b160      	cbz	r0, 8008c24 <_Balloc+0x64>
 8008c0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c0e:	e00e      	b.n	8008c2e <_Balloc+0x6e>
 8008c10:	2221      	movs	r2, #33	; 0x21
 8008c12:	2104      	movs	r1, #4
 8008c14:	4620      	mov	r0, r4
 8008c16:	f000 fc94 	bl	8009542 <_calloc_r>
 8008c1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c1c:	60f0      	str	r0, [r6, #12]
 8008c1e:	68db      	ldr	r3, [r3, #12]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1e4      	bne.n	8008bee <_Balloc+0x2e>
 8008c24:	2000      	movs	r0, #0
 8008c26:	bd70      	pop	{r4, r5, r6, pc}
 8008c28:	6802      	ldr	r2, [r0, #0]
 8008c2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c2e:	2300      	movs	r3, #0
 8008c30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c34:	e7f7      	b.n	8008c26 <_Balloc+0x66>
 8008c36:	bf00      	nop
 8008c38:	0800a79a 	.word	0x0800a79a
 8008c3c:	0800a898 	.word	0x0800a898

08008c40 <_Bfree>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c44:	4605      	mov	r5, r0
 8008c46:	460c      	mov	r4, r1
 8008c48:	b976      	cbnz	r6, 8008c68 <_Bfree+0x28>
 8008c4a:	2010      	movs	r0, #16
 8008c4c:	f7ff ff90 	bl	8008b70 <malloc>
 8008c50:	4602      	mov	r2, r0
 8008c52:	6268      	str	r0, [r5, #36]	; 0x24
 8008c54:	b920      	cbnz	r0, 8008c60 <_Bfree+0x20>
 8008c56:	4b09      	ldr	r3, [pc, #36]	; (8008c7c <_Bfree+0x3c>)
 8008c58:	4809      	ldr	r0, [pc, #36]	; (8008c80 <_Bfree+0x40>)
 8008c5a:	218a      	movs	r1, #138	; 0x8a
 8008c5c:	f7fe fd68 	bl	8007730 <__assert_func>
 8008c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c64:	6006      	str	r6, [r0, #0]
 8008c66:	60c6      	str	r6, [r0, #12]
 8008c68:	b13c      	cbz	r4, 8008c7a <_Bfree+0x3a>
 8008c6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c6c:	6862      	ldr	r2, [r4, #4]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c74:	6021      	str	r1, [r4, #0]
 8008c76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	0800a79a 	.word	0x0800a79a
 8008c80:	0800a898 	.word	0x0800a898

08008c84 <__multadd>:
 8008c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c88:	690d      	ldr	r5, [r1, #16]
 8008c8a:	4607      	mov	r7, r0
 8008c8c:	460c      	mov	r4, r1
 8008c8e:	461e      	mov	r6, r3
 8008c90:	f101 0c14 	add.w	ip, r1, #20
 8008c94:	2000      	movs	r0, #0
 8008c96:	f8dc 3000 	ldr.w	r3, [ip]
 8008c9a:	b299      	uxth	r1, r3
 8008c9c:	fb02 6101 	mla	r1, r2, r1, r6
 8008ca0:	0c1e      	lsrs	r6, r3, #16
 8008ca2:	0c0b      	lsrs	r3, r1, #16
 8008ca4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ca8:	b289      	uxth	r1, r1
 8008caa:	3001      	adds	r0, #1
 8008cac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cb0:	4285      	cmp	r5, r0
 8008cb2:	f84c 1b04 	str.w	r1, [ip], #4
 8008cb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cba:	dcec      	bgt.n	8008c96 <__multadd+0x12>
 8008cbc:	b30e      	cbz	r6, 8008d02 <__multadd+0x7e>
 8008cbe:	68a3      	ldr	r3, [r4, #8]
 8008cc0:	42ab      	cmp	r3, r5
 8008cc2:	dc19      	bgt.n	8008cf8 <__multadd+0x74>
 8008cc4:	6861      	ldr	r1, [r4, #4]
 8008cc6:	4638      	mov	r0, r7
 8008cc8:	3101      	adds	r1, #1
 8008cca:	f7ff ff79 	bl	8008bc0 <_Balloc>
 8008cce:	4680      	mov	r8, r0
 8008cd0:	b928      	cbnz	r0, 8008cde <__multadd+0x5a>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	4b0c      	ldr	r3, [pc, #48]	; (8008d08 <__multadd+0x84>)
 8008cd6:	480d      	ldr	r0, [pc, #52]	; (8008d0c <__multadd+0x88>)
 8008cd8:	21b5      	movs	r1, #181	; 0xb5
 8008cda:	f7fe fd29 	bl	8007730 <__assert_func>
 8008cde:	6922      	ldr	r2, [r4, #16]
 8008ce0:	3202      	adds	r2, #2
 8008ce2:	f104 010c 	add.w	r1, r4, #12
 8008ce6:	0092      	lsls	r2, r2, #2
 8008ce8:	300c      	adds	r0, #12
 8008cea:	f7ff ff5b 	bl	8008ba4 <memcpy>
 8008cee:	4621      	mov	r1, r4
 8008cf0:	4638      	mov	r0, r7
 8008cf2:	f7ff ffa5 	bl	8008c40 <_Bfree>
 8008cf6:	4644      	mov	r4, r8
 8008cf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cfc:	3501      	adds	r5, #1
 8008cfe:	615e      	str	r6, [r3, #20]
 8008d00:	6125      	str	r5, [r4, #16]
 8008d02:	4620      	mov	r0, r4
 8008d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d08:	0800a80c 	.word	0x0800a80c
 8008d0c:	0800a898 	.word	0x0800a898

08008d10 <__s2b>:
 8008d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d14:	460c      	mov	r4, r1
 8008d16:	4615      	mov	r5, r2
 8008d18:	461f      	mov	r7, r3
 8008d1a:	2209      	movs	r2, #9
 8008d1c:	3308      	adds	r3, #8
 8008d1e:	4606      	mov	r6, r0
 8008d20:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d24:	2100      	movs	r1, #0
 8008d26:	2201      	movs	r2, #1
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	db09      	blt.n	8008d40 <__s2b+0x30>
 8008d2c:	4630      	mov	r0, r6
 8008d2e:	f7ff ff47 	bl	8008bc0 <_Balloc>
 8008d32:	b940      	cbnz	r0, 8008d46 <__s2b+0x36>
 8008d34:	4602      	mov	r2, r0
 8008d36:	4b19      	ldr	r3, [pc, #100]	; (8008d9c <__s2b+0x8c>)
 8008d38:	4819      	ldr	r0, [pc, #100]	; (8008da0 <__s2b+0x90>)
 8008d3a:	21ce      	movs	r1, #206	; 0xce
 8008d3c:	f7fe fcf8 	bl	8007730 <__assert_func>
 8008d40:	0052      	lsls	r2, r2, #1
 8008d42:	3101      	adds	r1, #1
 8008d44:	e7f0      	b.n	8008d28 <__s2b+0x18>
 8008d46:	9b08      	ldr	r3, [sp, #32]
 8008d48:	6143      	str	r3, [r0, #20]
 8008d4a:	2d09      	cmp	r5, #9
 8008d4c:	f04f 0301 	mov.w	r3, #1
 8008d50:	6103      	str	r3, [r0, #16]
 8008d52:	dd16      	ble.n	8008d82 <__s2b+0x72>
 8008d54:	f104 0909 	add.w	r9, r4, #9
 8008d58:	46c8      	mov	r8, r9
 8008d5a:	442c      	add	r4, r5
 8008d5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d60:	4601      	mov	r1, r0
 8008d62:	3b30      	subs	r3, #48	; 0x30
 8008d64:	220a      	movs	r2, #10
 8008d66:	4630      	mov	r0, r6
 8008d68:	f7ff ff8c 	bl	8008c84 <__multadd>
 8008d6c:	45a0      	cmp	r8, r4
 8008d6e:	d1f5      	bne.n	8008d5c <__s2b+0x4c>
 8008d70:	f1a5 0408 	sub.w	r4, r5, #8
 8008d74:	444c      	add	r4, r9
 8008d76:	1b2d      	subs	r5, r5, r4
 8008d78:	1963      	adds	r3, r4, r5
 8008d7a:	42bb      	cmp	r3, r7
 8008d7c:	db04      	blt.n	8008d88 <__s2b+0x78>
 8008d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d82:	340a      	adds	r4, #10
 8008d84:	2509      	movs	r5, #9
 8008d86:	e7f6      	b.n	8008d76 <__s2b+0x66>
 8008d88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d8c:	4601      	mov	r1, r0
 8008d8e:	3b30      	subs	r3, #48	; 0x30
 8008d90:	220a      	movs	r2, #10
 8008d92:	4630      	mov	r0, r6
 8008d94:	f7ff ff76 	bl	8008c84 <__multadd>
 8008d98:	e7ee      	b.n	8008d78 <__s2b+0x68>
 8008d9a:	bf00      	nop
 8008d9c:	0800a80c 	.word	0x0800a80c
 8008da0:	0800a898 	.word	0x0800a898

08008da4 <__hi0bits>:
 8008da4:	0c03      	lsrs	r3, r0, #16
 8008da6:	041b      	lsls	r3, r3, #16
 8008da8:	b9d3      	cbnz	r3, 8008de0 <__hi0bits+0x3c>
 8008daa:	0400      	lsls	r0, r0, #16
 8008dac:	2310      	movs	r3, #16
 8008dae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008db2:	bf04      	itt	eq
 8008db4:	0200      	lsleq	r0, r0, #8
 8008db6:	3308      	addeq	r3, #8
 8008db8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008dbc:	bf04      	itt	eq
 8008dbe:	0100      	lsleq	r0, r0, #4
 8008dc0:	3304      	addeq	r3, #4
 8008dc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008dc6:	bf04      	itt	eq
 8008dc8:	0080      	lsleq	r0, r0, #2
 8008dca:	3302      	addeq	r3, #2
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	db05      	blt.n	8008ddc <__hi0bits+0x38>
 8008dd0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008dd4:	f103 0301 	add.w	r3, r3, #1
 8008dd8:	bf08      	it	eq
 8008dda:	2320      	moveq	r3, #32
 8008ddc:	4618      	mov	r0, r3
 8008dde:	4770      	bx	lr
 8008de0:	2300      	movs	r3, #0
 8008de2:	e7e4      	b.n	8008dae <__hi0bits+0xa>

08008de4 <__lo0bits>:
 8008de4:	6803      	ldr	r3, [r0, #0]
 8008de6:	f013 0207 	ands.w	r2, r3, #7
 8008dea:	4601      	mov	r1, r0
 8008dec:	d00b      	beq.n	8008e06 <__lo0bits+0x22>
 8008dee:	07da      	lsls	r2, r3, #31
 8008df0:	d423      	bmi.n	8008e3a <__lo0bits+0x56>
 8008df2:	0798      	lsls	r0, r3, #30
 8008df4:	bf49      	itett	mi
 8008df6:	085b      	lsrmi	r3, r3, #1
 8008df8:	089b      	lsrpl	r3, r3, #2
 8008dfa:	2001      	movmi	r0, #1
 8008dfc:	600b      	strmi	r3, [r1, #0]
 8008dfe:	bf5c      	itt	pl
 8008e00:	600b      	strpl	r3, [r1, #0]
 8008e02:	2002      	movpl	r0, #2
 8008e04:	4770      	bx	lr
 8008e06:	b298      	uxth	r0, r3
 8008e08:	b9a8      	cbnz	r0, 8008e36 <__lo0bits+0x52>
 8008e0a:	0c1b      	lsrs	r3, r3, #16
 8008e0c:	2010      	movs	r0, #16
 8008e0e:	b2da      	uxtb	r2, r3
 8008e10:	b90a      	cbnz	r2, 8008e16 <__lo0bits+0x32>
 8008e12:	3008      	adds	r0, #8
 8008e14:	0a1b      	lsrs	r3, r3, #8
 8008e16:	071a      	lsls	r2, r3, #28
 8008e18:	bf04      	itt	eq
 8008e1a:	091b      	lsreq	r3, r3, #4
 8008e1c:	3004      	addeq	r0, #4
 8008e1e:	079a      	lsls	r2, r3, #30
 8008e20:	bf04      	itt	eq
 8008e22:	089b      	lsreq	r3, r3, #2
 8008e24:	3002      	addeq	r0, #2
 8008e26:	07da      	lsls	r2, r3, #31
 8008e28:	d403      	bmi.n	8008e32 <__lo0bits+0x4e>
 8008e2a:	085b      	lsrs	r3, r3, #1
 8008e2c:	f100 0001 	add.w	r0, r0, #1
 8008e30:	d005      	beq.n	8008e3e <__lo0bits+0x5a>
 8008e32:	600b      	str	r3, [r1, #0]
 8008e34:	4770      	bx	lr
 8008e36:	4610      	mov	r0, r2
 8008e38:	e7e9      	b.n	8008e0e <__lo0bits+0x2a>
 8008e3a:	2000      	movs	r0, #0
 8008e3c:	4770      	bx	lr
 8008e3e:	2020      	movs	r0, #32
 8008e40:	4770      	bx	lr
	...

08008e44 <__i2b>:
 8008e44:	b510      	push	{r4, lr}
 8008e46:	460c      	mov	r4, r1
 8008e48:	2101      	movs	r1, #1
 8008e4a:	f7ff feb9 	bl	8008bc0 <_Balloc>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	b928      	cbnz	r0, 8008e5e <__i2b+0x1a>
 8008e52:	4b05      	ldr	r3, [pc, #20]	; (8008e68 <__i2b+0x24>)
 8008e54:	4805      	ldr	r0, [pc, #20]	; (8008e6c <__i2b+0x28>)
 8008e56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008e5a:	f7fe fc69 	bl	8007730 <__assert_func>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	6144      	str	r4, [r0, #20]
 8008e62:	6103      	str	r3, [r0, #16]
 8008e64:	bd10      	pop	{r4, pc}
 8008e66:	bf00      	nop
 8008e68:	0800a80c 	.word	0x0800a80c
 8008e6c:	0800a898 	.word	0x0800a898

08008e70 <__multiply>:
 8008e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e74:	4691      	mov	r9, r2
 8008e76:	690a      	ldr	r2, [r1, #16]
 8008e78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	bfb8      	it	lt
 8008e80:	460b      	movlt	r3, r1
 8008e82:	460c      	mov	r4, r1
 8008e84:	bfbc      	itt	lt
 8008e86:	464c      	movlt	r4, r9
 8008e88:	4699      	movlt	r9, r3
 8008e8a:	6927      	ldr	r7, [r4, #16]
 8008e8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e90:	68a3      	ldr	r3, [r4, #8]
 8008e92:	6861      	ldr	r1, [r4, #4]
 8008e94:	eb07 060a 	add.w	r6, r7, sl
 8008e98:	42b3      	cmp	r3, r6
 8008e9a:	b085      	sub	sp, #20
 8008e9c:	bfb8      	it	lt
 8008e9e:	3101      	addlt	r1, #1
 8008ea0:	f7ff fe8e 	bl	8008bc0 <_Balloc>
 8008ea4:	b930      	cbnz	r0, 8008eb4 <__multiply+0x44>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	4b44      	ldr	r3, [pc, #272]	; (8008fbc <__multiply+0x14c>)
 8008eaa:	4845      	ldr	r0, [pc, #276]	; (8008fc0 <__multiply+0x150>)
 8008eac:	f240 115d 	movw	r1, #349	; 0x15d
 8008eb0:	f7fe fc3e 	bl	8007730 <__assert_func>
 8008eb4:	f100 0514 	add.w	r5, r0, #20
 8008eb8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ebc:	462b      	mov	r3, r5
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	4543      	cmp	r3, r8
 8008ec2:	d321      	bcc.n	8008f08 <__multiply+0x98>
 8008ec4:	f104 0314 	add.w	r3, r4, #20
 8008ec8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008ecc:	f109 0314 	add.w	r3, r9, #20
 8008ed0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008ed4:	9202      	str	r2, [sp, #8]
 8008ed6:	1b3a      	subs	r2, r7, r4
 8008ed8:	3a15      	subs	r2, #21
 8008eda:	f022 0203 	bic.w	r2, r2, #3
 8008ede:	3204      	adds	r2, #4
 8008ee0:	f104 0115 	add.w	r1, r4, #21
 8008ee4:	428f      	cmp	r7, r1
 8008ee6:	bf38      	it	cc
 8008ee8:	2204      	movcc	r2, #4
 8008eea:	9201      	str	r2, [sp, #4]
 8008eec:	9a02      	ldr	r2, [sp, #8]
 8008eee:	9303      	str	r3, [sp, #12]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d80c      	bhi.n	8008f0e <__multiply+0x9e>
 8008ef4:	2e00      	cmp	r6, #0
 8008ef6:	dd03      	ble.n	8008f00 <__multiply+0x90>
 8008ef8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d05a      	beq.n	8008fb6 <__multiply+0x146>
 8008f00:	6106      	str	r6, [r0, #16]
 8008f02:	b005      	add	sp, #20
 8008f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f08:	f843 2b04 	str.w	r2, [r3], #4
 8008f0c:	e7d8      	b.n	8008ec0 <__multiply+0x50>
 8008f0e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f12:	f1ba 0f00 	cmp.w	sl, #0
 8008f16:	d024      	beq.n	8008f62 <__multiply+0xf2>
 8008f18:	f104 0e14 	add.w	lr, r4, #20
 8008f1c:	46a9      	mov	r9, r5
 8008f1e:	f04f 0c00 	mov.w	ip, #0
 8008f22:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008f26:	f8d9 1000 	ldr.w	r1, [r9]
 8008f2a:	fa1f fb82 	uxth.w	fp, r2
 8008f2e:	b289      	uxth	r1, r1
 8008f30:	fb0a 110b 	mla	r1, sl, fp, r1
 8008f34:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008f38:	f8d9 2000 	ldr.w	r2, [r9]
 8008f3c:	4461      	add	r1, ip
 8008f3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008f42:	fb0a c20b 	mla	r2, sl, fp, ip
 8008f46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008f4a:	b289      	uxth	r1, r1
 8008f4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008f50:	4577      	cmp	r7, lr
 8008f52:	f849 1b04 	str.w	r1, [r9], #4
 8008f56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008f5a:	d8e2      	bhi.n	8008f22 <__multiply+0xb2>
 8008f5c:	9a01      	ldr	r2, [sp, #4]
 8008f5e:	f845 c002 	str.w	ip, [r5, r2]
 8008f62:	9a03      	ldr	r2, [sp, #12]
 8008f64:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008f68:	3304      	adds	r3, #4
 8008f6a:	f1b9 0f00 	cmp.w	r9, #0
 8008f6e:	d020      	beq.n	8008fb2 <__multiply+0x142>
 8008f70:	6829      	ldr	r1, [r5, #0]
 8008f72:	f104 0c14 	add.w	ip, r4, #20
 8008f76:	46ae      	mov	lr, r5
 8008f78:	f04f 0a00 	mov.w	sl, #0
 8008f7c:	f8bc b000 	ldrh.w	fp, [ip]
 8008f80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008f84:	fb09 220b 	mla	r2, r9, fp, r2
 8008f88:	4492      	add	sl, r2
 8008f8a:	b289      	uxth	r1, r1
 8008f8c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008f90:	f84e 1b04 	str.w	r1, [lr], #4
 8008f94:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f98:	f8be 1000 	ldrh.w	r1, [lr]
 8008f9c:	0c12      	lsrs	r2, r2, #16
 8008f9e:	fb09 1102 	mla	r1, r9, r2, r1
 8008fa2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008fa6:	4567      	cmp	r7, ip
 8008fa8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008fac:	d8e6      	bhi.n	8008f7c <__multiply+0x10c>
 8008fae:	9a01      	ldr	r2, [sp, #4]
 8008fb0:	50a9      	str	r1, [r5, r2]
 8008fb2:	3504      	adds	r5, #4
 8008fb4:	e79a      	b.n	8008eec <__multiply+0x7c>
 8008fb6:	3e01      	subs	r6, #1
 8008fb8:	e79c      	b.n	8008ef4 <__multiply+0x84>
 8008fba:	bf00      	nop
 8008fbc:	0800a80c 	.word	0x0800a80c
 8008fc0:	0800a898 	.word	0x0800a898

08008fc4 <__pow5mult>:
 8008fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fc8:	4615      	mov	r5, r2
 8008fca:	f012 0203 	ands.w	r2, r2, #3
 8008fce:	4606      	mov	r6, r0
 8008fd0:	460f      	mov	r7, r1
 8008fd2:	d007      	beq.n	8008fe4 <__pow5mult+0x20>
 8008fd4:	4c25      	ldr	r4, [pc, #148]	; (800906c <__pow5mult+0xa8>)
 8008fd6:	3a01      	subs	r2, #1
 8008fd8:	2300      	movs	r3, #0
 8008fda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fde:	f7ff fe51 	bl	8008c84 <__multadd>
 8008fe2:	4607      	mov	r7, r0
 8008fe4:	10ad      	asrs	r5, r5, #2
 8008fe6:	d03d      	beq.n	8009064 <__pow5mult+0xa0>
 8008fe8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008fea:	b97c      	cbnz	r4, 800900c <__pow5mult+0x48>
 8008fec:	2010      	movs	r0, #16
 8008fee:	f7ff fdbf 	bl	8008b70 <malloc>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	6270      	str	r0, [r6, #36]	; 0x24
 8008ff6:	b928      	cbnz	r0, 8009004 <__pow5mult+0x40>
 8008ff8:	4b1d      	ldr	r3, [pc, #116]	; (8009070 <__pow5mult+0xac>)
 8008ffa:	481e      	ldr	r0, [pc, #120]	; (8009074 <__pow5mult+0xb0>)
 8008ffc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009000:	f7fe fb96 	bl	8007730 <__assert_func>
 8009004:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009008:	6004      	str	r4, [r0, #0]
 800900a:	60c4      	str	r4, [r0, #12]
 800900c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009010:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009014:	b94c      	cbnz	r4, 800902a <__pow5mult+0x66>
 8009016:	f240 2171 	movw	r1, #625	; 0x271
 800901a:	4630      	mov	r0, r6
 800901c:	f7ff ff12 	bl	8008e44 <__i2b>
 8009020:	2300      	movs	r3, #0
 8009022:	f8c8 0008 	str.w	r0, [r8, #8]
 8009026:	4604      	mov	r4, r0
 8009028:	6003      	str	r3, [r0, #0]
 800902a:	f04f 0900 	mov.w	r9, #0
 800902e:	07eb      	lsls	r3, r5, #31
 8009030:	d50a      	bpl.n	8009048 <__pow5mult+0x84>
 8009032:	4639      	mov	r1, r7
 8009034:	4622      	mov	r2, r4
 8009036:	4630      	mov	r0, r6
 8009038:	f7ff ff1a 	bl	8008e70 <__multiply>
 800903c:	4639      	mov	r1, r7
 800903e:	4680      	mov	r8, r0
 8009040:	4630      	mov	r0, r6
 8009042:	f7ff fdfd 	bl	8008c40 <_Bfree>
 8009046:	4647      	mov	r7, r8
 8009048:	106d      	asrs	r5, r5, #1
 800904a:	d00b      	beq.n	8009064 <__pow5mult+0xa0>
 800904c:	6820      	ldr	r0, [r4, #0]
 800904e:	b938      	cbnz	r0, 8009060 <__pow5mult+0x9c>
 8009050:	4622      	mov	r2, r4
 8009052:	4621      	mov	r1, r4
 8009054:	4630      	mov	r0, r6
 8009056:	f7ff ff0b 	bl	8008e70 <__multiply>
 800905a:	6020      	str	r0, [r4, #0]
 800905c:	f8c0 9000 	str.w	r9, [r0]
 8009060:	4604      	mov	r4, r0
 8009062:	e7e4      	b.n	800902e <__pow5mult+0x6a>
 8009064:	4638      	mov	r0, r7
 8009066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800906a:	bf00      	nop
 800906c:	0800a9e8 	.word	0x0800a9e8
 8009070:	0800a79a 	.word	0x0800a79a
 8009074:	0800a898 	.word	0x0800a898

08009078 <__lshift>:
 8009078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800907c:	460c      	mov	r4, r1
 800907e:	6849      	ldr	r1, [r1, #4]
 8009080:	6923      	ldr	r3, [r4, #16]
 8009082:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009086:	68a3      	ldr	r3, [r4, #8]
 8009088:	4607      	mov	r7, r0
 800908a:	4691      	mov	r9, r2
 800908c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009090:	f108 0601 	add.w	r6, r8, #1
 8009094:	42b3      	cmp	r3, r6
 8009096:	db0b      	blt.n	80090b0 <__lshift+0x38>
 8009098:	4638      	mov	r0, r7
 800909a:	f7ff fd91 	bl	8008bc0 <_Balloc>
 800909e:	4605      	mov	r5, r0
 80090a0:	b948      	cbnz	r0, 80090b6 <__lshift+0x3e>
 80090a2:	4602      	mov	r2, r0
 80090a4:	4b2a      	ldr	r3, [pc, #168]	; (8009150 <__lshift+0xd8>)
 80090a6:	482b      	ldr	r0, [pc, #172]	; (8009154 <__lshift+0xdc>)
 80090a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80090ac:	f7fe fb40 	bl	8007730 <__assert_func>
 80090b0:	3101      	adds	r1, #1
 80090b2:	005b      	lsls	r3, r3, #1
 80090b4:	e7ee      	b.n	8009094 <__lshift+0x1c>
 80090b6:	2300      	movs	r3, #0
 80090b8:	f100 0114 	add.w	r1, r0, #20
 80090bc:	f100 0210 	add.w	r2, r0, #16
 80090c0:	4618      	mov	r0, r3
 80090c2:	4553      	cmp	r3, sl
 80090c4:	db37      	blt.n	8009136 <__lshift+0xbe>
 80090c6:	6920      	ldr	r0, [r4, #16]
 80090c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090cc:	f104 0314 	add.w	r3, r4, #20
 80090d0:	f019 091f 	ands.w	r9, r9, #31
 80090d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80090dc:	d02f      	beq.n	800913e <__lshift+0xc6>
 80090de:	f1c9 0e20 	rsb	lr, r9, #32
 80090e2:	468a      	mov	sl, r1
 80090e4:	f04f 0c00 	mov.w	ip, #0
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	fa02 f209 	lsl.w	r2, r2, r9
 80090ee:	ea42 020c 	orr.w	r2, r2, ip
 80090f2:	f84a 2b04 	str.w	r2, [sl], #4
 80090f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80090fa:	4298      	cmp	r0, r3
 80090fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009100:	d8f2      	bhi.n	80090e8 <__lshift+0x70>
 8009102:	1b03      	subs	r3, r0, r4
 8009104:	3b15      	subs	r3, #21
 8009106:	f023 0303 	bic.w	r3, r3, #3
 800910a:	3304      	adds	r3, #4
 800910c:	f104 0215 	add.w	r2, r4, #21
 8009110:	4290      	cmp	r0, r2
 8009112:	bf38      	it	cc
 8009114:	2304      	movcc	r3, #4
 8009116:	f841 c003 	str.w	ip, [r1, r3]
 800911a:	f1bc 0f00 	cmp.w	ip, #0
 800911e:	d001      	beq.n	8009124 <__lshift+0xac>
 8009120:	f108 0602 	add.w	r6, r8, #2
 8009124:	3e01      	subs	r6, #1
 8009126:	4638      	mov	r0, r7
 8009128:	612e      	str	r6, [r5, #16]
 800912a:	4621      	mov	r1, r4
 800912c:	f7ff fd88 	bl	8008c40 <_Bfree>
 8009130:	4628      	mov	r0, r5
 8009132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009136:	f842 0f04 	str.w	r0, [r2, #4]!
 800913a:	3301      	adds	r3, #1
 800913c:	e7c1      	b.n	80090c2 <__lshift+0x4a>
 800913e:	3904      	subs	r1, #4
 8009140:	f853 2b04 	ldr.w	r2, [r3], #4
 8009144:	f841 2f04 	str.w	r2, [r1, #4]!
 8009148:	4298      	cmp	r0, r3
 800914a:	d8f9      	bhi.n	8009140 <__lshift+0xc8>
 800914c:	e7ea      	b.n	8009124 <__lshift+0xac>
 800914e:	bf00      	nop
 8009150:	0800a80c 	.word	0x0800a80c
 8009154:	0800a898 	.word	0x0800a898

08009158 <__mcmp>:
 8009158:	b530      	push	{r4, r5, lr}
 800915a:	6902      	ldr	r2, [r0, #16]
 800915c:	690c      	ldr	r4, [r1, #16]
 800915e:	1b12      	subs	r2, r2, r4
 8009160:	d10e      	bne.n	8009180 <__mcmp+0x28>
 8009162:	f100 0314 	add.w	r3, r0, #20
 8009166:	3114      	adds	r1, #20
 8009168:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800916c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009170:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009174:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009178:	42a5      	cmp	r5, r4
 800917a:	d003      	beq.n	8009184 <__mcmp+0x2c>
 800917c:	d305      	bcc.n	800918a <__mcmp+0x32>
 800917e:	2201      	movs	r2, #1
 8009180:	4610      	mov	r0, r2
 8009182:	bd30      	pop	{r4, r5, pc}
 8009184:	4283      	cmp	r3, r0
 8009186:	d3f3      	bcc.n	8009170 <__mcmp+0x18>
 8009188:	e7fa      	b.n	8009180 <__mcmp+0x28>
 800918a:	f04f 32ff 	mov.w	r2, #4294967295
 800918e:	e7f7      	b.n	8009180 <__mcmp+0x28>

08009190 <__mdiff>:
 8009190:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009194:	460c      	mov	r4, r1
 8009196:	4606      	mov	r6, r0
 8009198:	4611      	mov	r1, r2
 800919a:	4620      	mov	r0, r4
 800919c:	4690      	mov	r8, r2
 800919e:	f7ff ffdb 	bl	8009158 <__mcmp>
 80091a2:	1e05      	subs	r5, r0, #0
 80091a4:	d110      	bne.n	80091c8 <__mdiff+0x38>
 80091a6:	4629      	mov	r1, r5
 80091a8:	4630      	mov	r0, r6
 80091aa:	f7ff fd09 	bl	8008bc0 <_Balloc>
 80091ae:	b930      	cbnz	r0, 80091be <__mdiff+0x2e>
 80091b0:	4b3a      	ldr	r3, [pc, #232]	; (800929c <__mdiff+0x10c>)
 80091b2:	4602      	mov	r2, r0
 80091b4:	f240 2132 	movw	r1, #562	; 0x232
 80091b8:	4839      	ldr	r0, [pc, #228]	; (80092a0 <__mdiff+0x110>)
 80091ba:	f7fe fab9 	bl	8007730 <__assert_func>
 80091be:	2301      	movs	r3, #1
 80091c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80091c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c8:	bfa4      	itt	ge
 80091ca:	4643      	movge	r3, r8
 80091cc:	46a0      	movge	r8, r4
 80091ce:	4630      	mov	r0, r6
 80091d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80091d4:	bfa6      	itte	ge
 80091d6:	461c      	movge	r4, r3
 80091d8:	2500      	movge	r5, #0
 80091da:	2501      	movlt	r5, #1
 80091dc:	f7ff fcf0 	bl	8008bc0 <_Balloc>
 80091e0:	b920      	cbnz	r0, 80091ec <__mdiff+0x5c>
 80091e2:	4b2e      	ldr	r3, [pc, #184]	; (800929c <__mdiff+0x10c>)
 80091e4:	4602      	mov	r2, r0
 80091e6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80091ea:	e7e5      	b.n	80091b8 <__mdiff+0x28>
 80091ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80091f0:	6926      	ldr	r6, [r4, #16]
 80091f2:	60c5      	str	r5, [r0, #12]
 80091f4:	f104 0914 	add.w	r9, r4, #20
 80091f8:	f108 0514 	add.w	r5, r8, #20
 80091fc:	f100 0e14 	add.w	lr, r0, #20
 8009200:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009204:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009208:	f108 0210 	add.w	r2, r8, #16
 800920c:	46f2      	mov	sl, lr
 800920e:	2100      	movs	r1, #0
 8009210:	f859 3b04 	ldr.w	r3, [r9], #4
 8009214:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009218:	fa1f f883 	uxth.w	r8, r3
 800921c:	fa11 f18b 	uxtah	r1, r1, fp
 8009220:	0c1b      	lsrs	r3, r3, #16
 8009222:	eba1 0808 	sub.w	r8, r1, r8
 8009226:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800922a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800922e:	fa1f f888 	uxth.w	r8, r8
 8009232:	1419      	asrs	r1, r3, #16
 8009234:	454e      	cmp	r6, r9
 8009236:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800923a:	f84a 3b04 	str.w	r3, [sl], #4
 800923e:	d8e7      	bhi.n	8009210 <__mdiff+0x80>
 8009240:	1b33      	subs	r3, r6, r4
 8009242:	3b15      	subs	r3, #21
 8009244:	f023 0303 	bic.w	r3, r3, #3
 8009248:	3304      	adds	r3, #4
 800924a:	3415      	adds	r4, #21
 800924c:	42a6      	cmp	r6, r4
 800924e:	bf38      	it	cc
 8009250:	2304      	movcc	r3, #4
 8009252:	441d      	add	r5, r3
 8009254:	4473      	add	r3, lr
 8009256:	469e      	mov	lr, r3
 8009258:	462e      	mov	r6, r5
 800925a:	4566      	cmp	r6, ip
 800925c:	d30e      	bcc.n	800927c <__mdiff+0xec>
 800925e:	f10c 0203 	add.w	r2, ip, #3
 8009262:	1b52      	subs	r2, r2, r5
 8009264:	f022 0203 	bic.w	r2, r2, #3
 8009268:	3d03      	subs	r5, #3
 800926a:	45ac      	cmp	ip, r5
 800926c:	bf38      	it	cc
 800926e:	2200      	movcc	r2, #0
 8009270:	441a      	add	r2, r3
 8009272:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009276:	b17b      	cbz	r3, 8009298 <__mdiff+0x108>
 8009278:	6107      	str	r7, [r0, #16]
 800927a:	e7a3      	b.n	80091c4 <__mdiff+0x34>
 800927c:	f856 8b04 	ldr.w	r8, [r6], #4
 8009280:	fa11 f288 	uxtah	r2, r1, r8
 8009284:	1414      	asrs	r4, r2, #16
 8009286:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800928a:	b292      	uxth	r2, r2
 800928c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009290:	f84e 2b04 	str.w	r2, [lr], #4
 8009294:	1421      	asrs	r1, r4, #16
 8009296:	e7e0      	b.n	800925a <__mdiff+0xca>
 8009298:	3f01      	subs	r7, #1
 800929a:	e7ea      	b.n	8009272 <__mdiff+0xe2>
 800929c:	0800a80c 	.word	0x0800a80c
 80092a0:	0800a898 	.word	0x0800a898

080092a4 <__ulp>:
 80092a4:	b082      	sub	sp, #8
 80092a6:	ed8d 0b00 	vstr	d0, [sp]
 80092aa:	9b01      	ldr	r3, [sp, #4]
 80092ac:	4912      	ldr	r1, [pc, #72]	; (80092f8 <__ulp+0x54>)
 80092ae:	4019      	ands	r1, r3
 80092b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80092b4:	2900      	cmp	r1, #0
 80092b6:	dd05      	ble.n	80092c4 <__ulp+0x20>
 80092b8:	2200      	movs	r2, #0
 80092ba:	460b      	mov	r3, r1
 80092bc:	ec43 2b10 	vmov	d0, r2, r3
 80092c0:	b002      	add	sp, #8
 80092c2:	4770      	bx	lr
 80092c4:	4249      	negs	r1, r1
 80092c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80092ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 80092ce:	f04f 0200 	mov.w	r2, #0
 80092d2:	f04f 0300 	mov.w	r3, #0
 80092d6:	da04      	bge.n	80092e2 <__ulp+0x3e>
 80092d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80092dc:	fa41 f300 	asr.w	r3, r1, r0
 80092e0:	e7ec      	b.n	80092bc <__ulp+0x18>
 80092e2:	f1a0 0114 	sub.w	r1, r0, #20
 80092e6:	291e      	cmp	r1, #30
 80092e8:	bfda      	itte	le
 80092ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80092ee:	fa20 f101 	lsrle.w	r1, r0, r1
 80092f2:	2101      	movgt	r1, #1
 80092f4:	460a      	mov	r2, r1
 80092f6:	e7e1      	b.n	80092bc <__ulp+0x18>
 80092f8:	7ff00000 	.word	0x7ff00000

080092fc <__b2d>:
 80092fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fe:	6905      	ldr	r5, [r0, #16]
 8009300:	f100 0714 	add.w	r7, r0, #20
 8009304:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009308:	1f2e      	subs	r6, r5, #4
 800930a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800930e:	4620      	mov	r0, r4
 8009310:	f7ff fd48 	bl	8008da4 <__hi0bits>
 8009314:	f1c0 0320 	rsb	r3, r0, #32
 8009318:	280a      	cmp	r0, #10
 800931a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009398 <__b2d+0x9c>
 800931e:	600b      	str	r3, [r1, #0]
 8009320:	dc14      	bgt.n	800934c <__b2d+0x50>
 8009322:	f1c0 0e0b 	rsb	lr, r0, #11
 8009326:	fa24 f10e 	lsr.w	r1, r4, lr
 800932a:	42b7      	cmp	r7, r6
 800932c:	ea41 030c 	orr.w	r3, r1, ip
 8009330:	bf34      	ite	cc
 8009332:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009336:	2100      	movcs	r1, #0
 8009338:	3015      	adds	r0, #21
 800933a:	fa04 f000 	lsl.w	r0, r4, r0
 800933e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009342:	ea40 0201 	orr.w	r2, r0, r1
 8009346:	ec43 2b10 	vmov	d0, r2, r3
 800934a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800934c:	42b7      	cmp	r7, r6
 800934e:	bf3a      	itte	cc
 8009350:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009354:	f1a5 0608 	subcc.w	r6, r5, #8
 8009358:	2100      	movcs	r1, #0
 800935a:	380b      	subs	r0, #11
 800935c:	d017      	beq.n	800938e <__b2d+0x92>
 800935e:	f1c0 0c20 	rsb	ip, r0, #32
 8009362:	fa04 f500 	lsl.w	r5, r4, r0
 8009366:	42be      	cmp	r6, r7
 8009368:	fa21 f40c 	lsr.w	r4, r1, ip
 800936c:	ea45 0504 	orr.w	r5, r5, r4
 8009370:	bf8c      	ite	hi
 8009372:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009376:	2400      	movls	r4, #0
 8009378:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800937c:	fa01 f000 	lsl.w	r0, r1, r0
 8009380:	fa24 f40c 	lsr.w	r4, r4, ip
 8009384:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009388:	ea40 0204 	orr.w	r2, r0, r4
 800938c:	e7db      	b.n	8009346 <__b2d+0x4a>
 800938e:	ea44 030c 	orr.w	r3, r4, ip
 8009392:	460a      	mov	r2, r1
 8009394:	e7d7      	b.n	8009346 <__b2d+0x4a>
 8009396:	bf00      	nop
 8009398:	3ff00000 	.word	0x3ff00000

0800939c <__d2b>:
 800939c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093a0:	4689      	mov	r9, r1
 80093a2:	2101      	movs	r1, #1
 80093a4:	ec57 6b10 	vmov	r6, r7, d0
 80093a8:	4690      	mov	r8, r2
 80093aa:	f7ff fc09 	bl	8008bc0 <_Balloc>
 80093ae:	4604      	mov	r4, r0
 80093b0:	b930      	cbnz	r0, 80093c0 <__d2b+0x24>
 80093b2:	4602      	mov	r2, r0
 80093b4:	4b25      	ldr	r3, [pc, #148]	; (800944c <__d2b+0xb0>)
 80093b6:	4826      	ldr	r0, [pc, #152]	; (8009450 <__d2b+0xb4>)
 80093b8:	f240 310a 	movw	r1, #778	; 0x30a
 80093bc:	f7fe f9b8 	bl	8007730 <__assert_func>
 80093c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80093c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80093c8:	bb35      	cbnz	r5, 8009418 <__d2b+0x7c>
 80093ca:	2e00      	cmp	r6, #0
 80093cc:	9301      	str	r3, [sp, #4]
 80093ce:	d028      	beq.n	8009422 <__d2b+0x86>
 80093d0:	4668      	mov	r0, sp
 80093d2:	9600      	str	r6, [sp, #0]
 80093d4:	f7ff fd06 	bl	8008de4 <__lo0bits>
 80093d8:	9900      	ldr	r1, [sp, #0]
 80093da:	b300      	cbz	r0, 800941e <__d2b+0x82>
 80093dc:	9a01      	ldr	r2, [sp, #4]
 80093de:	f1c0 0320 	rsb	r3, r0, #32
 80093e2:	fa02 f303 	lsl.w	r3, r2, r3
 80093e6:	430b      	orrs	r3, r1
 80093e8:	40c2      	lsrs	r2, r0
 80093ea:	6163      	str	r3, [r4, #20]
 80093ec:	9201      	str	r2, [sp, #4]
 80093ee:	9b01      	ldr	r3, [sp, #4]
 80093f0:	61a3      	str	r3, [r4, #24]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	bf14      	ite	ne
 80093f6:	2202      	movne	r2, #2
 80093f8:	2201      	moveq	r2, #1
 80093fa:	6122      	str	r2, [r4, #16]
 80093fc:	b1d5      	cbz	r5, 8009434 <__d2b+0x98>
 80093fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009402:	4405      	add	r5, r0
 8009404:	f8c9 5000 	str.w	r5, [r9]
 8009408:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800940c:	f8c8 0000 	str.w	r0, [r8]
 8009410:	4620      	mov	r0, r4
 8009412:	b003      	add	sp, #12
 8009414:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009418:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800941c:	e7d5      	b.n	80093ca <__d2b+0x2e>
 800941e:	6161      	str	r1, [r4, #20]
 8009420:	e7e5      	b.n	80093ee <__d2b+0x52>
 8009422:	a801      	add	r0, sp, #4
 8009424:	f7ff fcde 	bl	8008de4 <__lo0bits>
 8009428:	9b01      	ldr	r3, [sp, #4]
 800942a:	6163      	str	r3, [r4, #20]
 800942c:	2201      	movs	r2, #1
 800942e:	6122      	str	r2, [r4, #16]
 8009430:	3020      	adds	r0, #32
 8009432:	e7e3      	b.n	80093fc <__d2b+0x60>
 8009434:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009438:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800943c:	f8c9 0000 	str.w	r0, [r9]
 8009440:	6918      	ldr	r0, [r3, #16]
 8009442:	f7ff fcaf 	bl	8008da4 <__hi0bits>
 8009446:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800944a:	e7df      	b.n	800940c <__d2b+0x70>
 800944c:	0800a80c 	.word	0x0800a80c
 8009450:	0800a898 	.word	0x0800a898

08009454 <__ratio>:
 8009454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009458:	4688      	mov	r8, r1
 800945a:	4669      	mov	r1, sp
 800945c:	4681      	mov	r9, r0
 800945e:	f7ff ff4d 	bl	80092fc <__b2d>
 8009462:	a901      	add	r1, sp, #4
 8009464:	4640      	mov	r0, r8
 8009466:	ec55 4b10 	vmov	r4, r5, d0
 800946a:	f7ff ff47 	bl	80092fc <__b2d>
 800946e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009472:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009476:	eba3 0c02 	sub.w	ip, r3, r2
 800947a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800947e:	1a9b      	subs	r3, r3, r2
 8009480:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009484:	ec51 0b10 	vmov	r0, r1, d0
 8009488:	2b00      	cmp	r3, #0
 800948a:	bfd6      	itet	le
 800948c:	460a      	movle	r2, r1
 800948e:	462a      	movgt	r2, r5
 8009490:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009494:	468b      	mov	fp, r1
 8009496:	462f      	mov	r7, r5
 8009498:	bfd4      	ite	le
 800949a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800949e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80094a2:	4620      	mov	r0, r4
 80094a4:	ee10 2a10 	vmov	r2, s0
 80094a8:	465b      	mov	r3, fp
 80094aa:	4639      	mov	r1, r7
 80094ac:	f7f7 f9ee 	bl	800088c <__aeabi_ddiv>
 80094b0:	ec41 0b10 	vmov	d0, r0, r1
 80094b4:	b003      	add	sp, #12
 80094b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080094ba <__copybits>:
 80094ba:	3901      	subs	r1, #1
 80094bc:	b570      	push	{r4, r5, r6, lr}
 80094be:	1149      	asrs	r1, r1, #5
 80094c0:	6914      	ldr	r4, [r2, #16]
 80094c2:	3101      	adds	r1, #1
 80094c4:	f102 0314 	add.w	r3, r2, #20
 80094c8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80094cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094d0:	1f05      	subs	r5, r0, #4
 80094d2:	42a3      	cmp	r3, r4
 80094d4:	d30c      	bcc.n	80094f0 <__copybits+0x36>
 80094d6:	1aa3      	subs	r3, r4, r2
 80094d8:	3b11      	subs	r3, #17
 80094da:	f023 0303 	bic.w	r3, r3, #3
 80094de:	3211      	adds	r2, #17
 80094e0:	42a2      	cmp	r2, r4
 80094e2:	bf88      	it	hi
 80094e4:	2300      	movhi	r3, #0
 80094e6:	4418      	add	r0, r3
 80094e8:	2300      	movs	r3, #0
 80094ea:	4288      	cmp	r0, r1
 80094ec:	d305      	bcc.n	80094fa <__copybits+0x40>
 80094ee:	bd70      	pop	{r4, r5, r6, pc}
 80094f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80094f4:	f845 6f04 	str.w	r6, [r5, #4]!
 80094f8:	e7eb      	b.n	80094d2 <__copybits+0x18>
 80094fa:	f840 3b04 	str.w	r3, [r0], #4
 80094fe:	e7f4      	b.n	80094ea <__copybits+0x30>

08009500 <__any_on>:
 8009500:	f100 0214 	add.w	r2, r0, #20
 8009504:	6900      	ldr	r0, [r0, #16]
 8009506:	114b      	asrs	r3, r1, #5
 8009508:	4298      	cmp	r0, r3
 800950a:	b510      	push	{r4, lr}
 800950c:	db11      	blt.n	8009532 <__any_on+0x32>
 800950e:	dd0a      	ble.n	8009526 <__any_on+0x26>
 8009510:	f011 011f 	ands.w	r1, r1, #31
 8009514:	d007      	beq.n	8009526 <__any_on+0x26>
 8009516:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800951a:	fa24 f001 	lsr.w	r0, r4, r1
 800951e:	fa00 f101 	lsl.w	r1, r0, r1
 8009522:	428c      	cmp	r4, r1
 8009524:	d10b      	bne.n	800953e <__any_on+0x3e>
 8009526:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800952a:	4293      	cmp	r3, r2
 800952c:	d803      	bhi.n	8009536 <__any_on+0x36>
 800952e:	2000      	movs	r0, #0
 8009530:	bd10      	pop	{r4, pc}
 8009532:	4603      	mov	r3, r0
 8009534:	e7f7      	b.n	8009526 <__any_on+0x26>
 8009536:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800953a:	2900      	cmp	r1, #0
 800953c:	d0f5      	beq.n	800952a <__any_on+0x2a>
 800953e:	2001      	movs	r0, #1
 8009540:	e7f6      	b.n	8009530 <__any_on+0x30>

08009542 <_calloc_r>:
 8009542:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009544:	fba1 2402 	umull	r2, r4, r1, r2
 8009548:	b94c      	cbnz	r4, 800955e <_calloc_r+0x1c>
 800954a:	4611      	mov	r1, r2
 800954c:	9201      	str	r2, [sp, #4]
 800954e:	f000 f87b 	bl	8009648 <_malloc_r>
 8009552:	9a01      	ldr	r2, [sp, #4]
 8009554:	4605      	mov	r5, r0
 8009556:	b930      	cbnz	r0, 8009566 <_calloc_r+0x24>
 8009558:	4628      	mov	r0, r5
 800955a:	b003      	add	sp, #12
 800955c:	bd30      	pop	{r4, r5, pc}
 800955e:	220c      	movs	r2, #12
 8009560:	6002      	str	r2, [r0, #0]
 8009562:	2500      	movs	r5, #0
 8009564:	e7f8      	b.n	8009558 <_calloc_r+0x16>
 8009566:	4621      	mov	r1, r4
 8009568:	f7fc fb8e 	bl	8005c88 <memset>
 800956c:	e7f4      	b.n	8009558 <_calloc_r+0x16>
	...

08009570 <_free_r>:
 8009570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009572:	2900      	cmp	r1, #0
 8009574:	d044      	beq.n	8009600 <_free_r+0x90>
 8009576:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800957a:	9001      	str	r0, [sp, #4]
 800957c:	2b00      	cmp	r3, #0
 800957e:	f1a1 0404 	sub.w	r4, r1, #4
 8009582:	bfb8      	it	lt
 8009584:	18e4      	addlt	r4, r4, r3
 8009586:	f000 fec7 	bl	800a318 <__malloc_lock>
 800958a:	4a1e      	ldr	r2, [pc, #120]	; (8009604 <_free_r+0x94>)
 800958c:	9801      	ldr	r0, [sp, #4]
 800958e:	6813      	ldr	r3, [r2, #0]
 8009590:	b933      	cbnz	r3, 80095a0 <_free_r+0x30>
 8009592:	6063      	str	r3, [r4, #4]
 8009594:	6014      	str	r4, [r2, #0]
 8009596:	b003      	add	sp, #12
 8009598:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800959c:	f000 bec2 	b.w	800a324 <__malloc_unlock>
 80095a0:	42a3      	cmp	r3, r4
 80095a2:	d908      	bls.n	80095b6 <_free_r+0x46>
 80095a4:	6825      	ldr	r5, [r4, #0]
 80095a6:	1961      	adds	r1, r4, r5
 80095a8:	428b      	cmp	r3, r1
 80095aa:	bf01      	itttt	eq
 80095ac:	6819      	ldreq	r1, [r3, #0]
 80095ae:	685b      	ldreq	r3, [r3, #4]
 80095b0:	1949      	addeq	r1, r1, r5
 80095b2:	6021      	streq	r1, [r4, #0]
 80095b4:	e7ed      	b.n	8009592 <_free_r+0x22>
 80095b6:	461a      	mov	r2, r3
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	b10b      	cbz	r3, 80095c0 <_free_r+0x50>
 80095bc:	42a3      	cmp	r3, r4
 80095be:	d9fa      	bls.n	80095b6 <_free_r+0x46>
 80095c0:	6811      	ldr	r1, [r2, #0]
 80095c2:	1855      	adds	r5, r2, r1
 80095c4:	42a5      	cmp	r5, r4
 80095c6:	d10b      	bne.n	80095e0 <_free_r+0x70>
 80095c8:	6824      	ldr	r4, [r4, #0]
 80095ca:	4421      	add	r1, r4
 80095cc:	1854      	adds	r4, r2, r1
 80095ce:	42a3      	cmp	r3, r4
 80095d0:	6011      	str	r1, [r2, #0]
 80095d2:	d1e0      	bne.n	8009596 <_free_r+0x26>
 80095d4:	681c      	ldr	r4, [r3, #0]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	6053      	str	r3, [r2, #4]
 80095da:	4421      	add	r1, r4
 80095dc:	6011      	str	r1, [r2, #0]
 80095de:	e7da      	b.n	8009596 <_free_r+0x26>
 80095e0:	d902      	bls.n	80095e8 <_free_r+0x78>
 80095e2:	230c      	movs	r3, #12
 80095e4:	6003      	str	r3, [r0, #0]
 80095e6:	e7d6      	b.n	8009596 <_free_r+0x26>
 80095e8:	6825      	ldr	r5, [r4, #0]
 80095ea:	1961      	adds	r1, r4, r5
 80095ec:	428b      	cmp	r3, r1
 80095ee:	bf04      	itt	eq
 80095f0:	6819      	ldreq	r1, [r3, #0]
 80095f2:	685b      	ldreq	r3, [r3, #4]
 80095f4:	6063      	str	r3, [r4, #4]
 80095f6:	bf04      	itt	eq
 80095f8:	1949      	addeq	r1, r1, r5
 80095fa:	6021      	streq	r1, [r4, #0]
 80095fc:	6054      	str	r4, [r2, #4]
 80095fe:	e7ca      	b.n	8009596 <_free_r+0x26>
 8009600:	b003      	add	sp, #12
 8009602:	bd30      	pop	{r4, r5, pc}
 8009604:	20000600 	.word	0x20000600

08009608 <sbrk_aligned>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	4e0e      	ldr	r6, [pc, #56]	; (8009644 <sbrk_aligned+0x3c>)
 800960c:	460c      	mov	r4, r1
 800960e:	6831      	ldr	r1, [r6, #0]
 8009610:	4605      	mov	r5, r0
 8009612:	b911      	cbnz	r1, 800961a <sbrk_aligned+0x12>
 8009614:	f000 fb4c 	bl	8009cb0 <_sbrk_r>
 8009618:	6030      	str	r0, [r6, #0]
 800961a:	4621      	mov	r1, r4
 800961c:	4628      	mov	r0, r5
 800961e:	f000 fb47 	bl	8009cb0 <_sbrk_r>
 8009622:	1c43      	adds	r3, r0, #1
 8009624:	d00a      	beq.n	800963c <sbrk_aligned+0x34>
 8009626:	1cc4      	adds	r4, r0, #3
 8009628:	f024 0403 	bic.w	r4, r4, #3
 800962c:	42a0      	cmp	r0, r4
 800962e:	d007      	beq.n	8009640 <sbrk_aligned+0x38>
 8009630:	1a21      	subs	r1, r4, r0
 8009632:	4628      	mov	r0, r5
 8009634:	f000 fb3c 	bl	8009cb0 <_sbrk_r>
 8009638:	3001      	adds	r0, #1
 800963a:	d101      	bne.n	8009640 <sbrk_aligned+0x38>
 800963c:	f04f 34ff 	mov.w	r4, #4294967295
 8009640:	4620      	mov	r0, r4
 8009642:	bd70      	pop	{r4, r5, r6, pc}
 8009644:	20000604 	.word	0x20000604

08009648 <_malloc_r>:
 8009648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964c:	1ccd      	adds	r5, r1, #3
 800964e:	f025 0503 	bic.w	r5, r5, #3
 8009652:	3508      	adds	r5, #8
 8009654:	2d0c      	cmp	r5, #12
 8009656:	bf38      	it	cc
 8009658:	250c      	movcc	r5, #12
 800965a:	2d00      	cmp	r5, #0
 800965c:	4607      	mov	r7, r0
 800965e:	db01      	blt.n	8009664 <_malloc_r+0x1c>
 8009660:	42a9      	cmp	r1, r5
 8009662:	d905      	bls.n	8009670 <_malloc_r+0x28>
 8009664:	230c      	movs	r3, #12
 8009666:	603b      	str	r3, [r7, #0]
 8009668:	2600      	movs	r6, #0
 800966a:	4630      	mov	r0, r6
 800966c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009670:	4e2e      	ldr	r6, [pc, #184]	; (800972c <_malloc_r+0xe4>)
 8009672:	f000 fe51 	bl	800a318 <__malloc_lock>
 8009676:	6833      	ldr	r3, [r6, #0]
 8009678:	461c      	mov	r4, r3
 800967a:	bb34      	cbnz	r4, 80096ca <_malloc_r+0x82>
 800967c:	4629      	mov	r1, r5
 800967e:	4638      	mov	r0, r7
 8009680:	f7ff ffc2 	bl	8009608 <sbrk_aligned>
 8009684:	1c43      	adds	r3, r0, #1
 8009686:	4604      	mov	r4, r0
 8009688:	d14d      	bne.n	8009726 <_malloc_r+0xde>
 800968a:	6834      	ldr	r4, [r6, #0]
 800968c:	4626      	mov	r6, r4
 800968e:	2e00      	cmp	r6, #0
 8009690:	d140      	bne.n	8009714 <_malloc_r+0xcc>
 8009692:	6823      	ldr	r3, [r4, #0]
 8009694:	4631      	mov	r1, r6
 8009696:	4638      	mov	r0, r7
 8009698:	eb04 0803 	add.w	r8, r4, r3
 800969c:	f000 fb08 	bl	8009cb0 <_sbrk_r>
 80096a0:	4580      	cmp	r8, r0
 80096a2:	d13a      	bne.n	800971a <_malloc_r+0xd2>
 80096a4:	6821      	ldr	r1, [r4, #0]
 80096a6:	3503      	adds	r5, #3
 80096a8:	1a6d      	subs	r5, r5, r1
 80096aa:	f025 0503 	bic.w	r5, r5, #3
 80096ae:	3508      	adds	r5, #8
 80096b0:	2d0c      	cmp	r5, #12
 80096b2:	bf38      	it	cc
 80096b4:	250c      	movcc	r5, #12
 80096b6:	4629      	mov	r1, r5
 80096b8:	4638      	mov	r0, r7
 80096ba:	f7ff ffa5 	bl	8009608 <sbrk_aligned>
 80096be:	3001      	adds	r0, #1
 80096c0:	d02b      	beq.n	800971a <_malloc_r+0xd2>
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	442b      	add	r3, r5
 80096c6:	6023      	str	r3, [r4, #0]
 80096c8:	e00e      	b.n	80096e8 <_malloc_r+0xa0>
 80096ca:	6822      	ldr	r2, [r4, #0]
 80096cc:	1b52      	subs	r2, r2, r5
 80096ce:	d41e      	bmi.n	800970e <_malloc_r+0xc6>
 80096d0:	2a0b      	cmp	r2, #11
 80096d2:	d916      	bls.n	8009702 <_malloc_r+0xba>
 80096d4:	1961      	adds	r1, r4, r5
 80096d6:	42a3      	cmp	r3, r4
 80096d8:	6025      	str	r5, [r4, #0]
 80096da:	bf18      	it	ne
 80096dc:	6059      	strne	r1, [r3, #4]
 80096de:	6863      	ldr	r3, [r4, #4]
 80096e0:	bf08      	it	eq
 80096e2:	6031      	streq	r1, [r6, #0]
 80096e4:	5162      	str	r2, [r4, r5]
 80096e6:	604b      	str	r3, [r1, #4]
 80096e8:	4638      	mov	r0, r7
 80096ea:	f104 060b 	add.w	r6, r4, #11
 80096ee:	f000 fe19 	bl	800a324 <__malloc_unlock>
 80096f2:	f026 0607 	bic.w	r6, r6, #7
 80096f6:	1d23      	adds	r3, r4, #4
 80096f8:	1af2      	subs	r2, r6, r3
 80096fa:	d0b6      	beq.n	800966a <_malloc_r+0x22>
 80096fc:	1b9b      	subs	r3, r3, r6
 80096fe:	50a3      	str	r3, [r4, r2]
 8009700:	e7b3      	b.n	800966a <_malloc_r+0x22>
 8009702:	6862      	ldr	r2, [r4, #4]
 8009704:	42a3      	cmp	r3, r4
 8009706:	bf0c      	ite	eq
 8009708:	6032      	streq	r2, [r6, #0]
 800970a:	605a      	strne	r2, [r3, #4]
 800970c:	e7ec      	b.n	80096e8 <_malloc_r+0xa0>
 800970e:	4623      	mov	r3, r4
 8009710:	6864      	ldr	r4, [r4, #4]
 8009712:	e7b2      	b.n	800967a <_malloc_r+0x32>
 8009714:	4634      	mov	r4, r6
 8009716:	6876      	ldr	r6, [r6, #4]
 8009718:	e7b9      	b.n	800968e <_malloc_r+0x46>
 800971a:	230c      	movs	r3, #12
 800971c:	603b      	str	r3, [r7, #0]
 800971e:	4638      	mov	r0, r7
 8009720:	f000 fe00 	bl	800a324 <__malloc_unlock>
 8009724:	e7a1      	b.n	800966a <_malloc_r+0x22>
 8009726:	6025      	str	r5, [r4, #0]
 8009728:	e7de      	b.n	80096e8 <_malloc_r+0xa0>
 800972a:	bf00      	nop
 800972c:	20000600 	.word	0x20000600

08009730 <__ssputs_r>:
 8009730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009734:	688e      	ldr	r6, [r1, #8]
 8009736:	429e      	cmp	r6, r3
 8009738:	4682      	mov	sl, r0
 800973a:	460c      	mov	r4, r1
 800973c:	4690      	mov	r8, r2
 800973e:	461f      	mov	r7, r3
 8009740:	d838      	bhi.n	80097b4 <__ssputs_r+0x84>
 8009742:	898a      	ldrh	r2, [r1, #12]
 8009744:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009748:	d032      	beq.n	80097b0 <__ssputs_r+0x80>
 800974a:	6825      	ldr	r5, [r4, #0]
 800974c:	6909      	ldr	r1, [r1, #16]
 800974e:	eba5 0901 	sub.w	r9, r5, r1
 8009752:	6965      	ldr	r5, [r4, #20]
 8009754:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009758:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800975c:	3301      	adds	r3, #1
 800975e:	444b      	add	r3, r9
 8009760:	106d      	asrs	r5, r5, #1
 8009762:	429d      	cmp	r5, r3
 8009764:	bf38      	it	cc
 8009766:	461d      	movcc	r5, r3
 8009768:	0553      	lsls	r3, r2, #21
 800976a:	d531      	bpl.n	80097d0 <__ssputs_r+0xa0>
 800976c:	4629      	mov	r1, r5
 800976e:	f7ff ff6b 	bl	8009648 <_malloc_r>
 8009772:	4606      	mov	r6, r0
 8009774:	b950      	cbnz	r0, 800978c <__ssputs_r+0x5c>
 8009776:	230c      	movs	r3, #12
 8009778:	f8ca 3000 	str.w	r3, [sl]
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009782:	81a3      	strh	r3, [r4, #12]
 8009784:	f04f 30ff 	mov.w	r0, #4294967295
 8009788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800978c:	6921      	ldr	r1, [r4, #16]
 800978e:	464a      	mov	r2, r9
 8009790:	f7ff fa08 	bl	8008ba4 <memcpy>
 8009794:	89a3      	ldrh	r3, [r4, #12]
 8009796:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800979a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800979e:	81a3      	strh	r3, [r4, #12]
 80097a0:	6126      	str	r6, [r4, #16]
 80097a2:	6165      	str	r5, [r4, #20]
 80097a4:	444e      	add	r6, r9
 80097a6:	eba5 0509 	sub.w	r5, r5, r9
 80097aa:	6026      	str	r6, [r4, #0]
 80097ac:	60a5      	str	r5, [r4, #8]
 80097ae:	463e      	mov	r6, r7
 80097b0:	42be      	cmp	r6, r7
 80097b2:	d900      	bls.n	80097b6 <__ssputs_r+0x86>
 80097b4:	463e      	mov	r6, r7
 80097b6:	6820      	ldr	r0, [r4, #0]
 80097b8:	4632      	mov	r2, r6
 80097ba:	4641      	mov	r1, r8
 80097bc:	f000 fd92 	bl	800a2e4 <memmove>
 80097c0:	68a3      	ldr	r3, [r4, #8]
 80097c2:	1b9b      	subs	r3, r3, r6
 80097c4:	60a3      	str	r3, [r4, #8]
 80097c6:	6823      	ldr	r3, [r4, #0]
 80097c8:	4433      	add	r3, r6
 80097ca:	6023      	str	r3, [r4, #0]
 80097cc:	2000      	movs	r0, #0
 80097ce:	e7db      	b.n	8009788 <__ssputs_r+0x58>
 80097d0:	462a      	mov	r2, r5
 80097d2:	f000 fdad 	bl	800a330 <_realloc_r>
 80097d6:	4606      	mov	r6, r0
 80097d8:	2800      	cmp	r0, #0
 80097da:	d1e1      	bne.n	80097a0 <__ssputs_r+0x70>
 80097dc:	6921      	ldr	r1, [r4, #16]
 80097de:	4650      	mov	r0, sl
 80097e0:	f7ff fec6 	bl	8009570 <_free_r>
 80097e4:	e7c7      	b.n	8009776 <__ssputs_r+0x46>
	...

080097e8 <_svfiprintf_r>:
 80097e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ec:	4698      	mov	r8, r3
 80097ee:	898b      	ldrh	r3, [r1, #12]
 80097f0:	061b      	lsls	r3, r3, #24
 80097f2:	b09d      	sub	sp, #116	; 0x74
 80097f4:	4607      	mov	r7, r0
 80097f6:	460d      	mov	r5, r1
 80097f8:	4614      	mov	r4, r2
 80097fa:	d50e      	bpl.n	800981a <_svfiprintf_r+0x32>
 80097fc:	690b      	ldr	r3, [r1, #16]
 80097fe:	b963      	cbnz	r3, 800981a <_svfiprintf_r+0x32>
 8009800:	2140      	movs	r1, #64	; 0x40
 8009802:	f7ff ff21 	bl	8009648 <_malloc_r>
 8009806:	6028      	str	r0, [r5, #0]
 8009808:	6128      	str	r0, [r5, #16]
 800980a:	b920      	cbnz	r0, 8009816 <_svfiprintf_r+0x2e>
 800980c:	230c      	movs	r3, #12
 800980e:	603b      	str	r3, [r7, #0]
 8009810:	f04f 30ff 	mov.w	r0, #4294967295
 8009814:	e0d1      	b.n	80099ba <_svfiprintf_r+0x1d2>
 8009816:	2340      	movs	r3, #64	; 0x40
 8009818:	616b      	str	r3, [r5, #20]
 800981a:	2300      	movs	r3, #0
 800981c:	9309      	str	r3, [sp, #36]	; 0x24
 800981e:	2320      	movs	r3, #32
 8009820:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009824:	f8cd 800c 	str.w	r8, [sp, #12]
 8009828:	2330      	movs	r3, #48	; 0x30
 800982a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80099d4 <_svfiprintf_r+0x1ec>
 800982e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009832:	f04f 0901 	mov.w	r9, #1
 8009836:	4623      	mov	r3, r4
 8009838:	469a      	mov	sl, r3
 800983a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800983e:	b10a      	cbz	r2, 8009844 <_svfiprintf_r+0x5c>
 8009840:	2a25      	cmp	r2, #37	; 0x25
 8009842:	d1f9      	bne.n	8009838 <_svfiprintf_r+0x50>
 8009844:	ebba 0b04 	subs.w	fp, sl, r4
 8009848:	d00b      	beq.n	8009862 <_svfiprintf_r+0x7a>
 800984a:	465b      	mov	r3, fp
 800984c:	4622      	mov	r2, r4
 800984e:	4629      	mov	r1, r5
 8009850:	4638      	mov	r0, r7
 8009852:	f7ff ff6d 	bl	8009730 <__ssputs_r>
 8009856:	3001      	adds	r0, #1
 8009858:	f000 80aa 	beq.w	80099b0 <_svfiprintf_r+0x1c8>
 800985c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800985e:	445a      	add	r2, fp
 8009860:	9209      	str	r2, [sp, #36]	; 0x24
 8009862:	f89a 3000 	ldrb.w	r3, [sl]
 8009866:	2b00      	cmp	r3, #0
 8009868:	f000 80a2 	beq.w	80099b0 <_svfiprintf_r+0x1c8>
 800986c:	2300      	movs	r3, #0
 800986e:	f04f 32ff 	mov.w	r2, #4294967295
 8009872:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009876:	f10a 0a01 	add.w	sl, sl, #1
 800987a:	9304      	str	r3, [sp, #16]
 800987c:	9307      	str	r3, [sp, #28]
 800987e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009882:	931a      	str	r3, [sp, #104]	; 0x68
 8009884:	4654      	mov	r4, sl
 8009886:	2205      	movs	r2, #5
 8009888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800988c:	4851      	ldr	r0, [pc, #324]	; (80099d4 <_svfiprintf_r+0x1ec>)
 800988e:	f7f6 fcc7 	bl	8000220 <memchr>
 8009892:	9a04      	ldr	r2, [sp, #16]
 8009894:	b9d8      	cbnz	r0, 80098ce <_svfiprintf_r+0xe6>
 8009896:	06d0      	lsls	r0, r2, #27
 8009898:	bf44      	itt	mi
 800989a:	2320      	movmi	r3, #32
 800989c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098a0:	0711      	lsls	r1, r2, #28
 80098a2:	bf44      	itt	mi
 80098a4:	232b      	movmi	r3, #43	; 0x2b
 80098a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098aa:	f89a 3000 	ldrb.w	r3, [sl]
 80098ae:	2b2a      	cmp	r3, #42	; 0x2a
 80098b0:	d015      	beq.n	80098de <_svfiprintf_r+0xf6>
 80098b2:	9a07      	ldr	r2, [sp, #28]
 80098b4:	4654      	mov	r4, sl
 80098b6:	2000      	movs	r0, #0
 80098b8:	f04f 0c0a 	mov.w	ip, #10
 80098bc:	4621      	mov	r1, r4
 80098be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098c2:	3b30      	subs	r3, #48	; 0x30
 80098c4:	2b09      	cmp	r3, #9
 80098c6:	d94e      	bls.n	8009966 <_svfiprintf_r+0x17e>
 80098c8:	b1b0      	cbz	r0, 80098f8 <_svfiprintf_r+0x110>
 80098ca:	9207      	str	r2, [sp, #28]
 80098cc:	e014      	b.n	80098f8 <_svfiprintf_r+0x110>
 80098ce:	eba0 0308 	sub.w	r3, r0, r8
 80098d2:	fa09 f303 	lsl.w	r3, r9, r3
 80098d6:	4313      	orrs	r3, r2
 80098d8:	9304      	str	r3, [sp, #16]
 80098da:	46a2      	mov	sl, r4
 80098dc:	e7d2      	b.n	8009884 <_svfiprintf_r+0x9c>
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	1d19      	adds	r1, r3, #4
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	9103      	str	r1, [sp, #12]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	bfbb      	ittet	lt
 80098ea:	425b      	neglt	r3, r3
 80098ec:	f042 0202 	orrlt.w	r2, r2, #2
 80098f0:	9307      	strge	r3, [sp, #28]
 80098f2:	9307      	strlt	r3, [sp, #28]
 80098f4:	bfb8      	it	lt
 80098f6:	9204      	strlt	r2, [sp, #16]
 80098f8:	7823      	ldrb	r3, [r4, #0]
 80098fa:	2b2e      	cmp	r3, #46	; 0x2e
 80098fc:	d10c      	bne.n	8009918 <_svfiprintf_r+0x130>
 80098fe:	7863      	ldrb	r3, [r4, #1]
 8009900:	2b2a      	cmp	r3, #42	; 0x2a
 8009902:	d135      	bne.n	8009970 <_svfiprintf_r+0x188>
 8009904:	9b03      	ldr	r3, [sp, #12]
 8009906:	1d1a      	adds	r2, r3, #4
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	9203      	str	r2, [sp, #12]
 800990c:	2b00      	cmp	r3, #0
 800990e:	bfb8      	it	lt
 8009910:	f04f 33ff 	movlt.w	r3, #4294967295
 8009914:	3402      	adds	r4, #2
 8009916:	9305      	str	r3, [sp, #20]
 8009918:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80099e4 <_svfiprintf_r+0x1fc>
 800991c:	7821      	ldrb	r1, [r4, #0]
 800991e:	2203      	movs	r2, #3
 8009920:	4650      	mov	r0, sl
 8009922:	f7f6 fc7d 	bl	8000220 <memchr>
 8009926:	b140      	cbz	r0, 800993a <_svfiprintf_r+0x152>
 8009928:	2340      	movs	r3, #64	; 0x40
 800992a:	eba0 000a 	sub.w	r0, r0, sl
 800992e:	fa03 f000 	lsl.w	r0, r3, r0
 8009932:	9b04      	ldr	r3, [sp, #16]
 8009934:	4303      	orrs	r3, r0
 8009936:	3401      	adds	r4, #1
 8009938:	9304      	str	r3, [sp, #16]
 800993a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800993e:	4826      	ldr	r0, [pc, #152]	; (80099d8 <_svfiprintf_r+0x1f0>)
 8009940:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009944:	2206      	movs	r2, #6
 8009946:	f7f6 fc6b 	bl	8000220 <memchr>
 800994a:	2800      	cmp	r0, #0
 800994c:	d038      	beq.n	80099c0 <_svfiprintf_r+0x1d8>
 800994e:	4b23      	ldr	r3, [pc, #140]	; (80099dc <_svfiprintf_r+0x1f4>)
 8009950:	bb1b      	cbnz	r3, 800999a <_svfiprintf_r+0x1b2>
 8009952:	9b03      	ldr	r3, [sp, #12]
 8009954:	3307      	adds	r3, #7
 8009956:	f023 0307 	bic.w	r3, r3, #7
 800995a:	3308      	adds	r3, #8
 800995c:	9303      	str	r3, [sp, #12]
 800995e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009960:	4433      	add	r3, r6
 8009962:	9309      	str	r3, [sp, #36]	; 0x24
 8009964:	e767      	b.n	8009836 <_svfiprintf_r+0x4e>
 8009966:	fb0c 3202 	mla	r2, ip, r2, r3
 800996a:	460c      	mov	r4, r1
 800996c:	2001      	movs	r0, #1
 800996e:	e7a5      	b.n	80098bc <_svfiprintf_r+0xd4>
 8009970:	2300      	movs	r3, #0
 8009972:	3401      	adds	r4, #1
 8009974:	9305      	str	r3, [sp, #20]
 8009976:	4619      	mov	r1, r3
 8009978:	f04f 0c0a 	mov.w	ip, #10
 800997c:	4620      	mov	r0, r4
 800997e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009982:	3a30      	subs	r2, #48	; 0x30
 8009984:	2a09      	cmp	r2, #9
 8009986:	d903      	bls.n	8009990 <_svfiprintf_r+0x1a8>
 8009988:	2b00      	cmp	r3, #0
 800998a:	d0c5      	beq.n	8009918 <_svfiprintf_r+0x130>
 800998c:	9105      	str	r1, [sp, #20]
 800998e:	e7c3      	b.n	8009918 <_svfiprintf_r+0x130>
 8009990:	fb0c 2101 	mla	r1, ip, r1, r2
 8009994:	4604      	mov	r4, r0
 8009996:	2301      	movs	r3, #1
 8009998:	e7f0      	b.n	800997c <_svfiprintf_r+0x194>
 800999a:	ab03      	add	r3, sp, #12
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	462a      	mov	r2, r5
 80099a0:	4b0f      	ldr	r3, [pc, #60]	; (80099e0 <_svfiprintf_r+0x1f8>)
 80099a2:	a904      	add	r1, sp, #16
 80099a4:	4638      	mov	r0, r7
 80099a6:	f7fc fa17 	bl	8005dd8 <_printf_float>
 80099aa:	1c42      	adds	r2, r0, #1
 80099ac:	4606      	mov	r6, r0
 80099ae:	d1d6      	bne.n	800995e <_svfiprintf_r+0x176>
 80099b0:	89ab      	ldrh	r3, [r5, #12]
 80099b2:	065b      	lsls	r3, r3, #25
 80099b4:	f53f af2c 	bmi.w	8009810 <_svfiprintf_r+0x28>
 80099b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099ba:	b01d      	add	sp, #116	; 0x74
 80099bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c0:	ab03      	add	r3, sp, #12
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	462a      	mov	r2, r5
 80099c6:	4b06      	ldr	r3, [pc, #24]	; (80099e0 <_svfiprintf_r+0x1f8>)
 80099c8:	a904      	add	r1, sp, #16
 80099ca:	4638      	mov	r0, r7
 80099cc:	f7fc fca8 	bl	8006320 <_printf_i>
 80099d0:	e7eb      	b.n	80099aa <_svfiprintf_r+0x1c2>
 80099d2:	bf00      	nop
 80099d4:	0800a9f4 	.word	0x0800a9f4
 80099d8:	0800a9fe 	.word	0x0800a9fe
 80099dc:	08005dd9 	.word	0x08005dd9
 80099e0:	08009731 	.word	0x08009731
 80099e4:	0800a9fa 	.word	0x0800a9fa

080099e8 <__sfputc_r>:
 80099e8:	6893      	ldr	r3, [r2, #8]
 80099ea:	3b01      	subs	r3, #1
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	b410      	push	{r4}
 80099f0:	6093      	str	r3, [r2, #8]
 80099f2:	da08      	bge.n	8009a06 <__sfputc_r+0x1e>
 80099f4:	6994      	ldr	r4, [r2, #24]
 80099f6:	42a3      	cmp	r3, r4
 80099f8:	db01      	blt.n	80099fe <__sfputc_r+0x16>
 80099fa:	290a      	cmp	r1, #10
 80099fc:	d103      	bne.n	8009a06 <__sfputc_r+0x1e>
 80099fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a02:	f000 b979 	b.w	8009cf8 <__swbuf_r>
 8009a06:	6813      	ldr	r3, [r2, #0]
 8009a08:	1c58      	adds	r0, r3, #1
 8009a0a:	6010      	str	r0, [r2, #0]
 8009a0c:	7019      	strb	r1, [r3, #0]
 8009a0e:	4608      	mov	r0, r1
 8009a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <__sfputs_r>:
 8009a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a18:	4606      	mov	r6, r0
 8009a1a:	460f      	mov	r7, r1
 8009a1c:	4614      	mov	r4, r2
 8009a1e:	18d5      	adds	r5, r2, r3
 8009a20:	42ac      	cmp	r4, r5
 8009a22:	d101      	bne.n	8009a28 <__sfputs_r+0x12>
 8009a24:	2000      	movs	r0, #0
 8009a26:	e007      	b.n	8009a38 <__sfputs_r+0x22>
 8009a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a2c:	463a      	mov	r2, r7
 8009a2e:	4630      	mov	r0, r6
 8009a30:	f7ff ffda 	bl	80099e8 <__sfputc_r>
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	d1f3      	bne.n	8009a20 <__sfputs_r+0xa>
 8009a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a3c <_vfiprintf_r>:
 8009a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a40:	460d      	mov	r5, r1
 8009a42:	b09d      	sub	sp, #116	; 0x74
 8009a44:	4614      	mov	r4, r2
 8009a46:	4698      	mov	r8, r3
 8009a48:	4606      	mov	r6, r0
 8009a4a:	b118      	cbz	r0, 8009a54 <_vfiprintf_r+0x18>
 8009a4c:	6983      	ldr	r3, [r0, #24]
 8009a4e:	b90b      	cbnz	r3, 8009a54 <_vfiprintf_r+0x18>
 8009a50:	f000 fb42 	bl	800a0d8 <__sinit>
 8009a54:	4b89      	ldr	r3, [pc, #548]	; (8009c7c <_vfiprintf_r+0x240>)
 8009a56:	429d      	cmp	r5, r3
 8009a58:	d11b      	bne.n	8009a92 <_vfiprintf_r+0x56>
 8009a5a:	6875      	ldr	r5, [r6, #4]
 8009a5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a5e:	07d9      	lsls	r1, r3, #31
 8009a60:	d405      	bmi.n	8009a6e <_vfiprintf_r+0x32>
 8009a62:	89ab      	ldrh	r3, [r5, #12]
 8009a64:	059a      	lsls	r2, r3, #22
 8009a66:	d402      	bmi.n	8009a6e <_vfiprintf_r+0x32>
 8009a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a6a:	f000 fbd3 	bl	800a214 <__retarget_lock_acquire_recursive>
 8009a6e:	89ab      	ldrh	r3, [r5, #12]
 8009a70:	071b      	lsls	r3, r3, #28
 8009a72:	d501      	bpl.n	8009a78 <_vfiprintf_r+0x3c>
 8009a74:	692b      	ldr	r3, [r5, #16]
 8009a76:	b9eb      	cbnz	r3, 8009ab4 <_vfiprintf_r+0x78>
 8009a78:	4629      	mov	r1, r5
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f000 f99c 	bl	8009db8 <__swsetup_r>
 8009a80:	b1c0      	cbz	r0, 8009ab4 <_vfiprintf_r+0x78>
 8009a82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a84:	07dc      	lsls	r4, r3, #31
 8009a86:	d50e      	bpl.n	8009aa6 <_vfiprintf_r+0x6a>
 8009a88:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8c:	b01d      	add	sp, #116	; 0x74
 8009a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a92:	4b7b      	ldr	r3, [pc, #492]	; (8009c80 <_vfiprintf_r+0x244>)
 8009a94:	429d      	cmp	r5, r3
 8009a96:	d101      	bne.n	8009a9c <_vfiprintf_r+0x60>
 8009a98:	68b5      	ldr	r5, [r6, #8]
 8009a9a:	e7df      	b.n	8009a5c <_vfiprintf_r+0x20>
 8009a9c:	4b79      	ldr	r3, [pc, #484]	; (8009c84 <_vfiprintf_r+0x248>)
 8009a9e:	429d      	cmp	r5, r3
 8009aa0:	bf08      	it	eq
 8009aa2:	68f5      	ldreq	r5, [r6, #12]
 8009aa4:	e7da      	b.n	8009a5c <_vfiprintf_r+0x20>
 8009aa6:	89ab      	ldrh	r3, [r5, #12]
 8009aa8:	0598      	lsls	r0, r3, #22
 8009aaa:	d4ed      	bmi.n	8009a88 <_vfiprintf_r+0x4c>
 8009aac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009aae:	f000 fbb2 	bl	800a216 <__retarget_lock_release_recursive>
 8009ab2:	e7e9      	b.n	8009a88 <_vfiprintf_r+0x4c>
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ab8:	2320      	movs	r3, #32
 8009aba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009abe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ac2:	2330      	movs	r3, #48	; 0x30
 8009ac4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c88 <_vfiprintf_r+0x24c>
 8009ac8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009acc:	f04f 0901 	mov.w	r9, #1
 8009ad0:	4623      	mov	r3, r4
 8009ad2:	469a      	mov	sl, r3
 8009ad4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ad8:	b10a      	cbz	r2, 8009ade <_vfiprintf_r+0xa2>
 8009ada:	2a25      	cmp	r2, #37	; 0x25
 8009adc:	d1f9      	bne.n	8009ad2 <_vfiprintf_r+0x96>
 8009ade:	ebba 0b04 	subs.w	fp, sl, r4
 8009ae2:	d00b      	beq.n	8009afc <_vfiprintf_r+0xc0>
 8009ae4:	465b      	mov	r3, fp
 8009ae6:	4622      	mov	r2, r4
 8009ae8:	4629      	mov	r1, r5
 8009aea:	4630      	mov	r0, r6
 8009aec:	f7ff ff93 	bl	8009a16 <__sfputs_r>
 8009af0:	3001      	adds	r0, #1
 8009af2:	f000 80aa 	beq.w	8009c4a <_vfiprintf_r+0x20e>
 8009af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009af8:	445a      	add	r2, fp
 8009afa:	9209      	str	r2, [sp, #36]	; 0x24
 8009afc:	f89a 3000 	ldrb.w	r3, [sl]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	f000 80a2 	beq.w	8009c4a <_vfiprintf_r+0x20e>
 8009b06:	2300      	movs	r3, #0
 8009b08:	f04f 32ff 	mov.w	r2, #4294967295
 8009b0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b10:	f10a 0a01 	add.w	sl, sl, #1
 8009b14:	9304      	str	r3, [sp, #16]
 8009b16:	9307      	str	r3, [sp, #28]
 8009b18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b1c:	931a      	str	r3, [sp, #104]	; 0x68
 8009b1e:	4654      	mov	r4, sl
 8009b20:	2205      	movs	r2, #5
 8009b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b26:	4858      	ldr	r0, [pc, #352]	; (8009c88 <_vfiprintf_r+0x24c>)
 8009b28:	f7f6 fb7a 	bl	8000220 <memchr>
 8009b2c:	9a04      	ldr	r2, [sp, #16]
 8009b2e:	b9d8      	cbnz	r0, 8009b68 <_vfiprintf_r+0x12c>
 8009b30:	06d1      	lsls	r1, r2, #27
 8009b32:	bf44      	itt	mi
 8009b34:	2320      	movmi	r3, #32
 8009b36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b3a:	0713      	lsls	r3, r2, #28
 8009b3c:	bf44      	itt	mi
 8009b3e:	232b      	movmi	r3, #43	; 0x2b
 8009b40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b44:	f89a 3000 	ldrb.w	r3, [sl]
 8009b48:	2b2a      	cmp	r3, #42	; 0x2a
 8009b4a:	d015      	beq.n	8009b78 <_vfiprintf_r+0x13c>
 8009b4c:	9a07      	ldr	r2, [sp, #28]
 8009b4e:	4654      	mov	r4, sl
 8009b50:	2000      	movs	r0, #0
 8009b52:	f04f 0c0a 	mov.w	ip, #10
 8009b56:	4621      	mov	r1, r4
 8009b58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b5c:	3b30      	subs	r3, #48	; 0x30
 8009b5e:	2b09      	cmp	r3, #9
 8009b60:	d94e      	bls.n	8009c00 <_vfiprintf_r+0x1c4>
 8009b62:	b1b0      	cbz	r0, 8009b92 <_vfiprintf_r+0x156>
 8009b64:	9207      	str	r2, [sp, #28]
 8009b66:	e014      	b.n	8009b92 <_vfiprintf_r+0x156>
 8009b68:	eba0 0308 	sub.w	r3, r0, r8
 8009b6c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b70:	4313      	orrs	r3, r2
 8009b72:	9304      	str	r3, [sp, #16]
 8009b74:	46a2      	mov	sl, r4
 8009b76:	e7d2      	b.n	8009b1e <_vfiprintf_r+0xe2>
 8009b78:	9b03      	ldr	r3, [sp, #12]
 8009b7a:	1d19      	adds	r1, r3, #4
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	9103      	str	r1, [sp, #12]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	bfbb      	ittet	lt
 8009b84:	425b      	neglt	r3, r3
 8009b86:	f042 0202 	orrlt.w	r2, r2, #2
 8009b8a:	9307      	strge	r3, [sp, #28]
 8009b8c:	9307      	strlt	r3, [sp, #28]
 8009b8e:	bfb8      	it	lt
 8009b90:	9204      	strlt	r2, [sp, #16]
 8009b92:	7823      	ldrb	r3, [r4, #0]
 8009b94:	2b2e      	cmp	r3, #46	; 0x2e
 8009b96:	d10c      	bne.n	8009bb2 <_vfiprintf_r+0x176>
 8009b98:	7863      	ldrb	r3, [r4, #1]
 8009b9a:	2b2a      	cmp	r3, #42	; 0x2a
 8009b9c:	d135      	bne.n	8009c0a <_vfiprintf_r+0x1ce>
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	1d1a      	adds	r2, r3, #4
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	9203      	str	r2, [sp, #12]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	bfb8      	it	lt
 8009baa:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bae:	3402      	adds	r4, #2
 8009bb0:	9305      	str	r3, [sp, #20]
 8009bb2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c98 <_vfiprintf_r+0x25c>
 8009bb6:	7821      	ldrb	r1, [r4, #0]
 8009bb8:	2203      	movs	r2, #3
 8009bba:	4650      	mov	r0, sl
 8009bbc:	f7f6 fb30 	bl	8000220 <memchr>
 8009bc0:	b140      	cbz	r0, 8009bd4 <_vfiprintf_r+0x198>
 8009bc2:	2340      	movs	r3, #64	; 0x40
 8009bc4:	eba0 000a 	sub.w	r0, r0, sl
 8009bc8:	fa03 f000 	lsl.w	r0, r3, r0
 8009bcc:	9b04      	ldr	r3, [sp, #16]
 8009bce:	4303      	orrs	r3, r0
 8009bd0:	3401      	adds	r4, #1
 8009bd2:	9304      	str	r3, [sp, #16]
 8009bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd8:	482c      	ldr	r0, [pc, #176]	; (8009c8c <_vfiprintf_r+0x250>)
 8009bda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009bde:	2206      	movs	r2, #6
 8009be0:	f7f6 fb1e 	bl	8000220 <memchr>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	d03f      	beq.n	8009c68 <_vfiprintf_r+0x22c>
 8009be8:	4b29      	ldr	r3, [pc, #164]	; (8009c90 <_vfiprintf_r+0x254>)
 8009bea:	bb1b      	cbnz	r3, 8009c34 <_vfiprintf_r+0x1f8>
 8009bec:	9b03      	ldr	r3, [sp, #12]
 8009bee:	3307      	adds	r3, #7
 8009bf0:	f023 0307 	bic.w	r3, r3, #7
 8009bf4:	3308      	adds	r3, #8
 8009bf6:	9303      	str	r3, [sp, #12]
 8009bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfa:	443b      	add	r3, r7
 8009bfc:	9309      	str	r3, [sp, #36]	; 0x24
 8009bfe:	e767      	b.n	8009ad0 <_vfiprintf_r+0x94>
 8009c00:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c04:	460c      	mov	r4, r1
 8009c06:	2001      	movs	r0, #1
 8009c08:	e7a5      	b.n	8009b56 <_vfiprintf_r+0x11a>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	3401      	adds	r4, #1
 8009c0e:	9305      	str	r3, [sp, #20]
 8009c10:	4619      	mov	r1, r3
 8009c12:	f04f 0c0a 	mov.w	ip, #10
 8009c16:	4620      	mov	r0, r4
 8009c18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c1c:	3a30      	subs	r2, #48	; 0x30
 8009c1e:	2a09      	cmp	r2, #9
 8009c20:	d903      	bls.n	8009c2a <_vfiprintf_r+0x1ee>
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d0c5      	beq.n	8009bb2 <_vfiprintf_r+0x176>
 8009c26:	9105      	str	r1, [sp, #20]
 8009c28:	e7c3      	b.n	8009bb2 <_vfiprintf_r+0x176>
 8009c2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c2e:	4604      	mov	r4, r0
 8009c30:	2301      	movs	r3, #1
 8009c32:	e7f0      	b.n	8009c16 <_vfiprintf_r+0x1da>
 8009c34:	ab03      	add	r3, sp, #12
 8009c36:	9300      	str	r3, [sp, #0]
 8009c38:	462a      	mov	r2, r5
 8009c3a:	4b16      	ldr	r3, [pc, #88]	; (8009c94 <_vfiprintf_r+0x258>)
 8009c3c:	a904      	add	r1, sp, #16
 8009c3e:	4630      	mov	r0, r6
 8009c40:	f7fc f8ca 	bl	8005dd8 <_printf_float>
 8009c44:	4607      	mov	r7, r0
 8009c46:	1c78      	adds	r0, r7, #1
 8009c48:	d1d6      	bne.n	8009bf8 <_vfiprintf_r+0x1bc>
 8009c4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c4c:	07d9      	lsls	r1, r3, #31
 8009c4e:	d405      	bmi.n	8009c5c <_vfiprintf_r+0x220>
 8009c50:	89ab      	ldrh	r3, [r5, #12]
 8009c52:	059a      	lsls	r2, r3, #22
 8009c54:	d402      	bmi.n	8009c5c <_vfiprintf_r+0x220>
 8009c56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c58:	f000 fadd 	bl	800a216 <__retarget_lock_release_recursive>
 8009c5c:	89ab      	ldrh	r3, [r5, #12]
 8009c5e:	065b      	lsls	r3, r3, #25
 8009c60:	f53f af12 	bmi.w	8009a88 <_vfiprintf_r+0x4c>
 8009c64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c66:	e711      	b.n	8009a8c <_vfiprintf_r+0x50>
 8009c68:	ab03      	add	r3, sp, #12
 8009c6a:	9300      	str	r3, [sp, #0]
 8009c6c:	462a      	mov	r2, r5
 8009c6e:	4b09      	ldr	r3, [pc, #36]	; (8009c94 <_vfiprintf_r+0x258>)
 8009c70:	a904      	add	r1, sp, #16
 8009c72:	4630      	mov	r0, r6
 8009c74:	f7fc fb54 	bl	8006320 <_printf_i>
 8009c78:	e7e4      	b.n	8009c44 <_vfiprintf_r+0x208>
 8009c7a:	bf00      	nop
 8009c7c:	0800aa28 	.word	0x0800aa28
 8009c80:	0800aa48 	.word	0x0800aa48
 8009c84:	0800aa08 	.word	0x0800aa08
 8009c88:	0800a9f4 	.word	0x0800a9f4
 8009c8c:	0800a9fe 	.word	0x0800a9fe
 8009c90:	08005dd9 	.word	0x08005dd9
 8009c94:	08009a17 	.word	0x08009a17
 8009c98:	0800a9fa 	.word	0x0800a9fa
 8009c9c:	00000000 	.word	0x00000000

08009ca0 <nan>:
 8009ca0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009ca8 <nan+0x8>
 8009ca4:	4770      	bx	lr
 8009ca6:	bf00      	nop
 8009ca8:	00000000 	.word	0x00000000
 8009cac:	7ff80000 	.word	0x7ff80000

08009cb0 <_sbrk_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4d06      	ldr	r5, [pc, #24]	; (8009ccc <_sbrk_r+0x1c>)
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	4608      	mov	r0, r1
 8009cba:	602b      	str	r3, [r5, #0]
 8009cbc:	f7f7 fd50 	bl	8001760 <_sbrk>
 8009cc0:	1c43      	adds	r3, r0, #1
 8009cc2:	d102      	bne.n	8009cca <_sbrk_r+0x1a>
 8009cc4:	682b      	ldr	r3, [r5, #0]
 8009cc6:	b103      	cbz	r3, 8009cca <_sbrk_r+0x1a>
 8009cc8:	6023      	str	r3, [r4, #0]
 8009cca:	bd38      	pop	{r3, r4, r5, pc}
 8009ccc:	2000060c 	.word	0x2000060c

08009cd0 <strncmp>:
 8009cd0:	b510      	push	{r4, lr}
 8009cd2:	b17a      	cbz	r2, 8009cf4 <strncmp+0x24>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	3901      	subs	r1, #1
 8009cd8:	1884      	adds	r4, r0, r2
 8009cda:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009cde:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009ce2:	4290      	cmp	r0, r2
 8009ce4:	d101      	bne.n	8009cea <strncmp+0x1a>
 8009ce6:	42a3      	cmp	r3, r4
 8009ce8:	d101      	bne.n	8009cee <strncmp+0x1e>
 8009cea:	1a80      	subs	r0, r0, r2
 8009cec:	bd10      	pop	{r4, pc}
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	d1f3      	bne.n	8009cda <strncmp+0xa>
 8009cf2:	e7fa      	b.n	8009cea <strncmp+0x1a>
 8009cf4:	4610      	mov	r0, r2
 8009cf6:	e7f9      	b.n	8009cec <strncmp+0x1c>

08009cf8 <__swbuf_r>:
 8009cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cfa:	460e      	mov	r6, r1
 8009cfc:	4614      	mov	r4, r2
 8009cfe:	4605      	mov	r5, r0
 8009d00:	b118      	cbz	r0, 8009d0a <__swbuf_r+0x12>
 8009d02:	6983      	ldr	r3, [r0, #24]
 8009d04:	b90b      	cbnz	r3, 8009d0a <__swbuf_r+0x12>
 8009d06:	f000 f9e7 	bl	800a0d8 <__sinit>
 8009d0a:	4b21      	ldr	r3, [pc, #132]	; (8009d90 <__swbuf_r+0x98>)
 8009d0c:	429c      	cmp	r4, r3
 8009d0e:	d12b      	bne.n	8009d68 <__swbuf_r+0x70>
 8009d10:	686c      	ldr	r4, [r5, #4]
 8009d12:	69a3      	ldr	r3, [r4, #24]
 8009d14:	60a3      	str	r3, [r4, #8]
 8009d16:	89a3      	ldrh	r3, [r4, #12]
 8009d18:	071a      	lsls	r2, r3, #28
 8009d1a:	d52f      	bpl.n	8009d7c <__swbuf_r+0x84>
 8009d1c:	6923      	ldr	r3, [r4, #16]
 8009d1e:	b36b      	cbz	r3, 8009d7c <__swbuf_r+0x84>
 8009d20:	6923      	ldr	r3, [r4, #16]
 8009d22:	6820      	ldr	r0, [r4, #0]
 8009d24:	1ac0      	subs	r0, r0, r3
 8009d26:	6963      	ldr	r3, [r4, #20]
 8009d28:	b2f6      	uxtb	r6, r6
 8009d2a:	4283      	cmp	r3, r0
 8009d2c:	4637      	mov	r7, r6
 8009d2e:	dc04      	bgt.n	8009d3a <__swbuf_r+0x42>
 8009d30:	4621      	mov	r1, r4
 8009d32:	4628      	mov	r0, r5
 8009d34:	f000 f93c 	bl	8009fb0 <_fflush_r>
 8009d38:	bb30      	cbnz	r0, 8009d88 <__swbuf_r+0x90>
 8009d3a:	68a3      	ldr	r3, [r4, #8]
 8009d3c:	3b01      	subs	r3, #1
 8009d3e:	60a3      	str	r3, [r4, #8]
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	1c5a      	adds	r2, r3, #1
 8009d44:	6022      	str	r2, [r4, #0]
 8009d46:	701e      	strb	r6, [r3, #0]
 8009d48:	6963      	ldr	r3, [r4, #20]
 8009d4a:	3001      	adds	r0, #1
 8009d4c:	4283      	cmp	r3, r0
 8009d4e:	d004      	beq.n	8009d5a <__swbuf_r+0x62>
 8009d50:	89a3      	ldrh	r3, [r4, #12]
 8009d52:	07db      	lsls	r3, r3, #31
 8009d54:	d506      	bpl.n	8009d64 <__swbuf_r+0x6c>
 8009d56:	2e0a      	cmp	r6, #10
 8009d58:	d104      	bne.n	8009d64 <__swbuf_r+0x6c>
 8009d5a:	4621      	mov	r1, r4
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	f000 f927 	bl	8009fb0 <_fflush_r>
 8009d62:	b988      	cbnz	r0, 8009d88 <__swbuf_r+0x90>
 8009d64:	4638      	mov	r0, r7
 8009d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d68:	4b0a      	ldr	r3, [pc, #40]	; (8009d94 <__swbuf_r+0x9c>)
 8009d6a:	429c      	cmp	r4, r3
 8009d6c:	d101      	bne.n	8009d72 <__swbuf_r+0x7a>
 8009d6e:	68ac      	ldr	r4, [r5, #8]
 8009d70:	e7cf      	b.n	8009d12 <__swbuf_r+0x1a>
 8009d72:	4b09      	ldr	r3, [pc, #36]	; (8009d98 <__swbuf_r+0xa0>)
 8009d74:	429c      	cmp	r4, r3
 8009d76:	bf08      	it	eq
 8009d78:	68ec      	ldreq	r4, [r5, #12]
 8009d7a:	e7ca      	b.n	8009d12 <__swbuf_r+0x1a>
 8009d7c:	4621      	mov	r1, r4
 8009d7e:	4628      	mov	r0, r5
 8009d80:	f000 f81a 	bl	8009db8 <__swsetup_r>
 8009d84:	2800      	cmp	r0, #0
 8009d86:	d0cb      	beq.n	8009d20 <__swbuf_r+0x28>
 8009d88:	f04f 37ff 	mov.w	r7, #4294967295
 8009d8c:	e7ea      	b.n	8009d64 <__swbuf_r+0x6c>
 8009d8e:	bf00      	nop
 8009d90:	0800aa28 	.word	0x0800aa28
 8009d94:	0800aa48 	.word	0x0800aa48
 8009d98:	0800aa08 	.word	0x0800aa08

08009d9c <__ascii_wctomb>:
 8009d9c:	b149      	cbz	r1, 8009db2 <__ascii_wctomb+0x16>
 8009d9e:	2aff      	cmp	r2, #255	; 0xff
 8009da0:	bf85      	ittet	hi
 8009da2:	238a      	movhi	r3, #138	; 0x8a
 8009da4:	6003      	strhi	r3, [r0, #0]
 8009da6:	700a      	strbls	r2, [r1, #0]
 8009da8:	f04f 30ff 	movhi.w	r0, #4294967295
 8009dac:	bf98      	it	ls
 8009dae:	2001      	movls	r0, #1
 8009db0:	4770      	bx	lr
 8009db2:	4608      	mov	r0, r1
 8009db4:	4770      	bx	lr
	...

08009db8 <__swsetup_r>:
 8009db8:	4b32      	ldr	r3, [pc, #200]	; (8009e84 <__swsetup_r+0xcc>)
 8009dba:	b570      	push	{r4, r5, r6, lr}
 8009dbc:	681d      	ldr	r5, [r3, #0]
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	460c      	mov	r4, r1
 8009dc2:	b125      	cbz	r5, 8009dce <__swsetup_r+0x16>
 8009dc4:	69ab      	ldr	r3, [r5, #24]
 8009dc6:	b913      	cbnz	r3, 8009dce <__swsetup_r+0x16>
 8009dc8:	4628      	mov	r0, r5
 8009dca:	f000 f985 	bl	800a0d8 <__sinit>
 8009dce:	4b2e      	ldr	r3, [pc, #184]	; (8009e88 <__swsetup_r+0xd0>)
 8009dd0:	429c      	cmp	r4, r3
 8009dd2:	d10f      	bne.n	8009df4 <__swsetup_r+0x3c>
 8009dd4:	686c      	ldr	r4, [r5, #4]
 8009dd6:	89a3      	ldrh	r3, [r4, #12]
 8009dd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ddc:	0719      	lsls	r1, r3, #28
 8009dde:	d42c      	bmi.n	8009e3a <__swsetup_r+0x82>
 8009de0:	06dd      	lsls	r5, r3, #27
 8009de2:	d411      	bmi.n	8009e08 <__swsetup_r+0x50>
 8009de4:	2309      	movs	r3, #9
 8009de6:	6033      	str	r3, [r6, #0]
 8009de8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009dec:	81a3      	strh	r3, [r4, #12]
 8009dee:	f04f 30ff 	mov.w	r0, #4294967295
 8009df2:	e03e      	b.n	8009e72 <__swsetup_r+0xba>
 8009df4:	4b25      	ldr	r3, [pc, #148]	; (8009e8c <__swsetup_r+0xd4>)
 8009df6:	429c      	cmp	r4, r3
 8009df8:	d101      	bne.n	8009dfe <__swsetup_r+0x46>
 8009dfa:	68ac      	ldr	r4, [r5, #8]
 8009dfc:	e7eb      	b.n	8009dd6 <__swsetup_r+0x1e>
 8009dfe:	4b24      	ldr	r3, [pc, #144]	; (8009e90 <__swsetup_r+0xd8>)
 8009e00:	429c      	cmp	r4, r3
 8009e02:	bf08      	it	eq
 8009e04:	68ec      	ldreq	r4, [r5, #12]
 8009e06:	e7e6      	b.n	8009dd6 <__swsetup_r+0x1e>
 8009e08:	0758      	lsls	r0, r3, #29
 8009e0a:	d512      	bpl.n	8009e32 <__swsetup_r+0x7a>
 8009e0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e0e:	b141      	cbz	r1, 8009e22 <__swsetup_r+0x6a>
 8009e10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e14:	4299      	cmp	r1, r3
 8009e16:	d002      	beq.n	8009e1e <__swsetup_r+0x66>
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7ff fba9 	bl	8009570 <_free_r>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	6363      	str	r3, [r4, #52]	; 0x34
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e28:	81a3      	strh	r3, [r4, #12]
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	6063      	str	r3, [r4, #4]
 8009e2e:	6923      	ldr	r3, [r4, #16]
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	89a3      	ldrh	r3, [r4, #12]
 8009e34:	f043 0308 	orr.w	r3, r3, #8
 8009e38:	81a3      	strh	r3, [r4, #12]
 8009e3a:	6923      	ldr	r3, [r4, #16]
 8009e3c:	b94b      	cbnz	r3, 8009e52 <__swsetup_r+0x9a>
 8009e3e:	89a3      	ldrh	r3, [r4, #12]
 8009e40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e48:	d003      	beq.n	8009e52 <__swsetup_r+0x9a>
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f000 fa09 	bl	800a264 <__smakebuf_r>
 8009e52:	89a0      	ldrh	r0, [r4, #12]
 8009e54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e58:	f010 0301 	ands.w	r3, r0, #1
 8009e5c:	d00a      	beq.n	8009e74 <__swsetup_r+0xbc>
 8009e5e:	2300      	movs	r3, #0
 8009e60:	60a3      	str	r3, [r4, #8]
 8009e62:	6963      	ldr	r3, [r4, #20]
 8009e64:	425b      	negs	r3, r3
 8009e66:	61a3      	str	r3, [r4, #24]
 8009e68:	6923      	ldr	r3, [r4, #16]
 8009e6a:	b943      	cbnz	r3, 8009e7e <__swsetup_r+0xc6>
 8009e6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009e70:	d1ba      	bne.n	8009de8 <__swsetup_r+0x30>
 8009e72:	bd70      	pop	{r4, r5, r6, pc}
 8009e74:	0781      	lsls	r1, r0, #30
 8009e76:	bf58      	it	pl
 8009e78:	6963      	ldrpl	r3, [r4, #20]
 8009e7a:	60a3      	str	r3, [r4, #8]
 8009e7c:	e7f4      	b.n	8009e68 <__swsetup_r+0xb0>
 8009e7e:	2000      	movs	r0, #0
 8009e80:	e7f7      	b.n	8009e72 <__swsetup_r+0xba>
 8009e82:	bf00      	nop
 8009e84:	20000074 	.word	0x20000074
 8009e88:	0800aa28 	.word	0x0800aa28
 8009e8c:	0800aa48 	.word	0x0800aa48
 8009e90:	0800aa08 	.word	0x0800aa08

08009e94 <abort>:
 8009e94:	b508      	push	{r3, lr}
 8009e96:	2006      	movs	r0, #6
 8009e98:	f000 faa2 	bl	800a3e0 <raise>
 8009e9c:	2001      	movs	r0, #1
 8009e9e:	f7f7 fbe7 	bl	8001670 <_exit>
	...

08009ea4 <__sflush_r>:
 8009ea4:	898a      	ldrh	r2, [r1, #12]
 8009ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eaa:	4605      	mov	r5, r0
 8009eac:	0710      	lsls	r0, r2, #28
 8009eae:	460c      	mov	r4, r1
 8009eb0:	d458      	bmi.n	8009f64 <__sflush_r+0xc0>
 8009eb2:	684b      	ldr	r3, [r1, #4]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	dc05      	bgt.n	8009ec4 <__sflush_r+0x20>
 8009eb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	dc02      	bgt.n	8009ec4 <__sflush_r+0x20>
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ec6:	2e00      	cmp	r6, #0
 8009ec8:	d0f9      	beq.n	8009ebe <__sflush_r+0x1a>
 8009eca:	2300      	movs	r3, #0
 8009ecc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ed0:	682f      	ldr	r7, [r5, #0]
 8009ed2:	602b      	str	r3, [r5, #0]
 8009ed4:	d032      	beq.n	8009f3c <__sflush_r+0x98>
 8009ed6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ed8:	89a3      	ldrh	r3, [r4, #12]
 8009eda:	075a      	lsls	r2, r3, #29
 8009edc:	d505      	bpl.n	8009eea <__sflush_r+0x46>
 8009ede:	6863      	ldr	r3, [r4, #4]
 8009ee0:	1ac0      	subs	r0, r0, r3
 8009ee2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ee4:	b10b      	cbz	r3, 8009eea <__sflush_r+0x46>
 8009ee6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ee8:	1ac0      	subs	r0, r0, r3
 8009eea:	2300      	movs	r3, #0
 8009eec:	4602      	mov	r2, r0
 8009eee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ef0:	6a21      	ldr	r1, [r4, #32]
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b0      	blx	r6
 8009ef6:	1c43      	adds	r3, r0, #1
 8009ef8:	89a3      	ldrh	r3, [r4, #12]
 8009efa:	d106      	bne.n	8009f0a <__sflush_r+0x66>
 8009efc:	6829      	ldr	r1, [r5, #0]
 8009efe:	291d      	cmp	r1, #29
 8009f00:	d82c      	bhi.n	8009f5c <__sflush_r+0xb8>
 8009f02:	4a2a      	ldr	r2, [pc, #168]	; (8009fac <__sflush_r+0x108>)
 8009f04:	40ca      	lsrs	r2, r1
 8009f06:	07d6      	lsls	r6, r2, #31
 8009f08:	d528      	bpl.n	8009f5c <__sflush_r+0xb8>
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	6062      	str	r2, [r4, #4]
 8009f0e:	04d9      	lsls	r1, r3, #19
 8009f10:	6922      	ldr	r2, [r4, #16]
 8009f12:	6022      	str	r2, [r4, #0]
 8009f14:	d504      	bpl.n	8009f20 <__sflush_r+0x7c>
 8009f16:	1c42      	adds	r2, r0, #1
 8009f18:	d101      	bne.n	8009f1e <__sflush_r+0x7a>
 8009f1a:	682b      	ldr	r3, [r5, #0]
 8009f1c:	b903      	cbnz	r3, 8009f20 <__sflush_r+0x7c>
 8009f1e:	6560      	str	r0, [r4, #84]	; 0x54
 8009f20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f22:	602f      	str	r7, [r5, #0]
 8009f24:	2900      	cmp	r1, #0
 8009f26:	d0ca      	beq.n	8009ebe <__sflush_r+0x1a>
 8009f28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f2c:	4299      	cmp	r1, r3
 8009f2e:	d002      	beq.n	8009f36 <__sflush_r+0x92>
 8009f30:	4628      	mov	r0, r5
 8009f32:	f7ff fb1d 	bl	8009570 <_free_r>
 8009f36:	2000      	movs	r0, #0
 8009f38:	6360      	str	r0, [r4, #52]	; 0x34
 8009f3a:	e7c1      	b.n	8009ec0 <__sflush_r+0x1c>
 8009f3c:	6a21      	ldr	r1, [r4, #32]
 8009f3e:	2301      	movs	r3, #1
 8009f40:	4628      	mov	r0, r5
 8009f42:	47b0      	blx	r6
 8009f44:	1c41      	adds	r1, r0, #1
 8009f46:	d1c7      	bne.n	8009ed8 <__sflush_r+0x34>
 8009f48:	682b      	ldr	r3, [r5, #0]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d0c4      	beq.n	8009ed8 <__sflush_r+0x34>
 8009f4e:	2b1d      	cmp	r3, #29
 8009f50:	d001      	beq.n	8009f56 <__sflush_r+0xb2>
 8009f52:	2b16      	cmp	r3, #22
 8009f54:	d101      	bne.n	8009f5a <__sflush_r+0xb6>
 8009f56:	602f      	str	r7, [r5, #0]
 8009f58:	e7b1      	b.n	8009ebe <__sflush_r+0x1a>
 8009f5a:	89a3      	ldrh	r3, [r4, #12]
 8009f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f60:	81a3      	strh	r3, [r4, #12]
 8009f62:	e7ad      	b.n	8009ec0 <__sflush_r+0x1c>
 8009f64:	690f      	ldr	r7, [r1, #16]
 8009f66:	2f00      	cmp	r7, #0
 8009f68:	d0a9      	beq.n	8009ebe <__sflush_r+0x1a>
 8009f6a:	0793      	lsls	r3, r2, #30
 8009f6c:	680e      	ldr	r6, [r1, #0]
 8009f6e:	bf08      	it	eq
 8009f70:	694b      	ldreq	r3, [r1, #20]
 8009f72:	600f      	str	r7, [r1, #0]
 8009f74:	bf18      	it	ne
 8009f76:	2300      	movne	r3, #0
 8009f78:	eba6 0807 	sub.w	r8, r6, r7
 8009f7c:	608b      	str	r3, [r1, #8]
 8009f7e:	f1b8 0f00 	cmp.w	r8, #0
 8009f82:	dd9c      	ble.n	8009ebe <__sflush_r+0x1a>
 8009f84:	6a21      	ldr	r1, [r4, #32]
 8009f86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f88:	4643      	mov	r3, r8
 8009f8a:	463a      	mov	r2, r7
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	47b0      	blx	r6
 8009f90:	2800      	cmp	r0, #0
 8009f92:	dc06      	bgt.n	8009fa2 <__sflush_r+0xfe>
 8009f94:	89a3      	ldrh	r3, [r4, #12]
 8009f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f9a:	81a3      	strh	r3, [r4, #12]
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa0:	e78e      	b.n	8009ec0 <__sflush_r+0x1c>
 8009fa2:	4407      	add	r7, r0
 8009fa4:	eba8 0800 	sub.w	r8, r8, r0
 8009fa8:	e7e9      	b.n	8009f7e <__sflush_r+0xda>
 8009faa:	bf00      	nop
 8009fac:	20400001 	.word	0x20400001

08009fb0 <_fflush_r>:
 8009fb0:	b538      	push	{r3, r4, r5, lr}
 8009fb2:	690b      	ldr	r3, [r1, #16]
 8009fb4:	4605      	mov	r5, r0
 8009fb6:	460c      	mov	r4, r1
 8009fb8:	b913      	cbnz	r3, 8009fc0 <_fflush_r+0x10>
 8009fba:	2500      	movs	r5, #0
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	bd38      	pop	{r3, r4, r5, pc}
 8009fc0:	b118      	cbz	r0, 8009fca <_fflush_r+0x1a>
 8009fc2:	6983      	ldr	r3, [r0, #24]
 8009fc4:	b90b      	cbnz	r3, 8009fca <_fflush_r+0x1a>
 8009fc6:	f000 f887 	bl	800a0d8 <__sinit>
 8009fca:	4b14      	ldr	r3, [pc, #80]	; (800a01c <_fflush_r+0x6c>)
 8009fcc:	429c      	cmp	r4, r3
 8009fce:	d11b      	bne.n	800a008 <_fflush_r+0x58>
 8009fd0:	686c      	ldr	r4, [r5, #4]
 8009fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d0ef      	beq.n	8009fba <_fflush_r+0xa>
 8009fda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fdc:	07d0      	lsls	r0, r2, #31
 8009fde:	d404      	bmi.n	8009fea <_fflush_r+0x3a>
 8009fe0:	0599      	lsls	r1, r3, #22
 8009fe2:	d402      	bmi.n	8009fea <_fflush_r+0x3a>
 8009fe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fe6:	f000 f915 	bl	800a214 <__retarget_lock_acquire_recursive>
 8009fea:	4628      	mov	r0, r5
 8009fec:	4621      	mov	r1, r4
 8009fee:	f7ff ff59 	bl	8009ea4 <__sflush_r>
 8009ff2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ff4:	07da      	lsls	r2, r3, #31
 8009ff6:	4605      	mov	r5, r0
 8009ff8:	d4e0      	bmi.n	8009fbc <_fflush_r+0xc>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	059b      	lsls	r3, r3, #22
 8009ffe:	d4dd      	bmi.n	8009fbc <_fflush_r+0xc>
 800a000:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a002:	f000 f908 	bl	800a216 <__retarget_lock_release_recursive>
 800a006:	e7d9      	b.n	8009fbc <_fflush_r+0xc>
 800a008:	4b05      	ldr	r3, [pc, #20]	; (800a020 <_fflush_r+0x70>)
 800a00a:	429c      	cmp	r4, r3
 800a00c:	d101      	bne.n	800a012 <_fflush_r+0x62>
 800a00e:	68ac      	ldr	r4, [r5, #8]
 800a010:	e7df      	b.n	8009fd2 <_fflush_r+0x22>
 800a012:	4b04      	ldr	r3, [pc, #16]	; (800a024 <_fflush_r+0x74>)
 800a014:	429c      	cmp	r4, r3
 800a016:	bf08      	it	eq
 800a018:	68ec      	ldreq	r4, [r5, #12]
 800a01a:	e7da      	b.n	8009fd2 <_fflush_r+0x22>
 800a01c:	0800aa28 	.word	0x0800aa28
 800a020:	0800aa48 	.word	0x0800aa48
 800a024:	0800aa08 	.word	0x0800aa08

0800a028 <std>:
 800a028:	2300      	movs	r3, #0
 800a02a:	b510      	push	{r4, lr}
 800a02c:	4604      	mov	r4, r0
 800a02e:	e9c0 3300 	strd	r3, r3, [r0]
 800a032:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a036:	6083      	str	r3, [r0, #8]
 800a038:	8181      	strh	r1, [r0, #12]
 800a03a:	6643      	str	r3, [r0, #100]	; 0x64
 800a03c:	81c2      	strh	r2, [r0, #14]
 800a03e:	6183      	str	r3, [r0, #24]
 800a040:	4619      	mov	r1, r3
 800a042:	2208      	movs	r2, #8
 800a044:	305c      	adds	r0, #92	; 0x5c
 800a046:	f7fb fe1f 	bl	8005c88 <memset>
 800a04a:	4b05      	ldr	r3, [pc, #20]	; (800a060 <std+0x38>)
 800a04c:	6263      	str	r3, [r4, #36]	; 0x24
 800a04e:	4b05      	ldr	r3, [pc, #20]	; (800a064 <std+0x3c>)
 800a050:	62a3      	str	r3, [r4, #40]	; 0x28
 800a052:	4b05      	ldr	r3, [pc, #20]	; (800a068 <std+0x40>)
 800a054:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a056:	4b05      	ldr	r3, [pc, #20]	; (800a06c <std+0x44>)
 800a058:	6224      	str	r4, [r4, #32]
 800a05a:	6323      	str	r3, [r4, #48]	; 0x30
 800a05c:	bd10      	pop	{r4, pc}
 800a05e:	bf00      	nop
 800a060:	0800a419 	.word	0x0800a419
 800a064:	0800a43b 	.word	0x0800a43b
 800a068:	0800a473 	.word	0x0800a473
 800a06c:	0800a497 	.word	0x0800a497

0800a070 <_cleanup_r>:
 800a070:	4901      	ldr	r1, [pc, #4]	; (800a078 <_cleanup_r+0x8>)
 800a072:	f000 b8af 	b.w	800a1d4 <_fwalk_reent>
 800a076:	bf00      	nop
 800a078:	08009fb1 	.word	0x08009fb1

0800a07c <__sfmoreglue>:
 800a07c:	b570      	push	{r4, r5, r6, lr}
 800a07e:	2268      	movs	r2, #104	; 0x68
 800a080:	1e4d      	subs	r5, r1, #1
 800a082:	4355      	muls	r5, r2
 800a084:	460e      	mov	r6, r1
 800a086:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a08a:	f7ff fadd 	bl	8009648 <_malloc_r>
 800a08e:	4604      	mov	r4, r0
 800a090:	b140      	cbz	r0, 800a0a4 <__sfmoreglue+0x28>
 800a092:	2100      	movs	r1, #0
 800a094:	e9c0 1600 	strd	r1, r6, [r0]
 800a098:	300c      	adds	r0, #12
 800a09a:	60a0      	str	r0, [r4, #8]
 800a09c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a0a0:	f7fb fdf2 	bl	8005c88 <memset>
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	bd70      	pop	{r4, r5, r6, pc}

0800a0a8 <__sfp_lock_acquire>:
 800a0a8:	4801      	ldr	r0, [pc, #4]	; (800a0b0 <__sfp_lock_acquire+0x8>)
 800a0aa:	f000 b8b3 	b.w	800a214 <__retarget_lock_acquire_recursive>
 800a0ae:	bf00      	nop
 800a0b0:	20000609 	.word	0x20000609

0800a0b4 <__sfp_lock_release>:
 800a0b4:	4801      	ldr	r0, [pc, #4]	; (800a0bc <__sfp_lock_release+0x8>)
 800a0b6:	f000 b8ae 	b.w	800a216 <__retarget_lock_release_recursive>
 800a0ba:	bf00      	nop
 800a0bc:	20000609 	.word	0x20000609

0800a0c0 <__sinit_lock_acquire>:
 800a0c0:	4801      	ldr	r0, [pc, #4]	; (800a0c8 <__sinit_lock_acquire+0x8>)
 800a0c2:	f000 b8a7 	b.w	800a214 <__retarget_lock_acquire_recursive>
 800a0c6:	bf00      	nop
 800a0c8:	2000060a 	.word	0x2000060a

0800a0cc <__sinit_lock_release>:
 800a0cc:	4801      	ldr	r0, [pc, #4]	; (800a0d4 <__sinit_lock_release+0x8>)
 800a0ce:	f000 b8a2 	b.w	800a216 <__retarget_lock_release_recursive>
 800a0d2:	bf00      	nop
 800a0d4:	2000060a 	.word	0x2000060a

0800a0d8 <__sinit>:
 800a0d8:	b510      	push	{r4, lr}
 800a0da:	4604      	mov	r4, r0
 800a0dc:	f7ff fff0 	bl	800a0c0 <__sinit_lock_acquire>
 800a0e0:	69a3      	ldr	r3, [r4, #24]
 800a0e2:	b11b      	cbz	r3, 800a0ec <__sinit+0x14>
 800a0e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0e8:	f7ff bff0 	b.w	800a0cc <__sinit_lock_release>
 800a0ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a0f0:	6523      	str	r3, [r4, #80]	; 0x50
 800a0f2:	4b13      	ldr	r3, [pc, #76]	; (800a140 <__sinit+0x68>)
 800a0f4:	4a13      	ldr	r2, [pc, #76]	; (800a144 <__sinit+0x6c>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a0fa:	42a3      	cmp	r3, r4
 800a0fc:	bf04      	itt	eq
 800a0fe:	2301      	moveq	r3, #1
 800a100:	61a3      	streq	r3, [r4, #24]
 800a102:	4620      	mov	r0, r4
 800a104:	f000 f820 	bl	800a148 <__sfp>
 800a108:	6060      	str	r0, [r4, #4]
 800a10a:	4620      	mov	r0, r4
 800a10c:	f000 f81c 	bl	800a148 <__sfp>
 800a110:	60a0      	str	r0, [r4, #8]
 800a112:	4620      	mov	r0, r4
 800a114:	f000 f818 	bl	800a148 <__sfp>
 800a118:	2200      	movs	r2, #0
 800a11a:	60e0      	str	r0, [r4, #12]
 800a11c:	2104      	movs	r1, #4
 800a11e:	6860      	ldr	r0, [r4, #4]
 800a120:	f7ff ff82 	bl	800a028 <std>
 800a124:	68a0      	ldr	r0, [r4, #8]
 800a126:	2201      	movs	r2, #1
 800a128:	2109      	movs	r1, #9
 800a12a:	f7ff ff7d 	bl	800a028 <std>
 800a12e:	68e0      	ldr	r0, [r4, #12]
 800a130:	2202      	movs	r2, #2
 800a132:	2112      	movs	r1, #18
 800a134:	f7ff ff78 	bl	800a028 <std>
 800a138:	2301      	movs	r3, #1
 800a13a:	61a3      	str	r3, [r4, #24]
 800a13c:	e7d2      	b.n	800a0e4 <__sinit+0xc>
 800a13e:	bf00      	nop
 800a140:	0800a5bc 	.word	0x0800a5bc
 800a144:	0800a071 	.word	0x0800a071

0800a148 <__sfp>:
 800a148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14a:	4607      	mov	r7, r0
 800a14c:	f7ff ffac 	bl	800a0a8 <__sfp_lock_acquire>
 800a150:	4b1e      	ldr	r3, [pc, #120]	; (800a1cc <__sfp+0x84>)
 800a152:	681e      	ldr	r6, [r3, #0]
 800a154:	69b3      	ldr	r3, [r6, #24]
 800a156:	b913      	cbnz	r3, 800a15e <__sfp+0x16>
 800a158:	4630      	mov	r0, r6
 800a15a:	f7ff ffbd 	bl	800a0d8 <__sinit>
 800a15e:	3648      	adds	r6, #72	; 0x48
 800a160:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a164:	3b01      	subs	r3, #1
 800a166:	d503      	bpl.n	800a170 <__sfp+0x28>
 800a168:	6833      	ldr	r3, [r6, #0]
 800a16a:	b30b      	cbz	r3, 800a1b0 <__sfp+0x68>
 800a16c:	6836      	ldr	r6, [r6, #0]
 800a16e:	e7f7      	b.n	800a160 <__sfp+0x18>
 800a170:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a174:	b9d5      	cbnz	r5, 800a1ac <__sfp+0x64>
 800a176:	4b16      	ldr	r3, [pc, #88]	; (800a1d0 <__sfp+0x88>)
 800a178:	60e3      	str	r3, [r4, #12]
 800a17a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a17e:	6665      	str	r5, [r4, #100]	; 0x64
 800a180:	f000 f847 	bl	800a212 <__retarget_lock_init_recursive>
 800a184:	f7ff ff96 	bl	800a0b4 <__sfp_lock_release>
 800a188:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a18c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a190:	6025      	str	r5, [r4, #0]
 800a192:	61a5      	str	r5, [r4, #24]
 800a194:	2208      	movs	r2, #8
 800a196:	4629      	mov	r1, r5
 800a198:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a19c:	f7fb fd74 	bl	8005c88 <memset>
 800a1a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a1a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1ac:	3468      	adds	r4, #104	; 0x68
 800a1ae:	e7d9      	b.n	800a164 <__sfp+0x1c>
 800a1b0:	2104      	movs	r1, #4
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	f7ff ff62 	bl	800a07c <__sfmoreglue>
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	6030      	str	r0, [r6, #0]
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	d1d5      	bne.n	800a16c <__sfp+0x24>
 800a1c0:	f7ff ff78 	bl	800a0b4 <__sfp_lock_release>
 800a1c4:	230c      	movs	r3, #12
 800a1c6:	603b      	str	r3, [r7, #0]
 800a1c8:	e7ee      	b.n	800a1a8 <__sfp+0x60>
 800a1ca:	bf00      	nop
 800a1cc:	0800a5bc 	.word	0x0800a5bc
 800a1d0:	ffff0001 	.word	0xffff0001

0800a1d4 <_fwalk_reent>:
 800a1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1d8:	4606      	mov	r6, r0
 800a1da:	4688      	mov	r8, r1
 800a1dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a1e0:	2700      	movs	r7, #0
 800a1e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1e6:	f1b9 0901 	subs.w	r9, r9, #1
 800a1ea:	d505      	bpl.n	800a1f8 <_fwalk_reent+0x24>
 800a1ec:	6824      	ldr	r4, [r4, #0]
 800a1ee:	2c00      	cmp	r4, #0
 800a1f0:	d1f7      	bne.n	800a1e2 <_fwalk_reent+0xe>
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1f8:	89ab      	ldrh	r3, [r5, #12]
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d907      	bls.n	800a20e <_fwalk_reent+0x3a>
 800a1fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a202:	3301      	adds	r3, #1
 800a204:	d003      	beq.n	800a20e <_fwalk_reent+0x3a>
 800a206:	4629      	mov	r1, r5
 800a208:	4630      	mov	r0, r6
 800a20a:	47c0      	blx	r8
 800a20c:	4307      	orrs	r7, r0
 800a20e:	3568      	adds	r5, #104	; 0x68
 800a210:	e7e9      	b.n	800a1e6 <_fwalk_reent+0x12>

0800a212 <__retarget_lock_init_recursive>:
 800a212:	4770      	bx	lr

0800a214 <__retarget_lock_acquire_recursive>:
 800a214:	4770      	bx	lr

0800a216 <__retarget_lock_release_recursive>:
 800a216:	4770      	bx	lr

0800a218 <__swhatbuf_r>:
 800a218:	b570      	push	{r4, r5, r6, lr}
 800a21a:	460e      	mov	r6, r1
 800a21c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a220:	2900      	cmp	r1, #0
 800a222:	b096      	sub	sp, #88	; 0x58
 800a224:	4614      	mov	r4, r2
 800a226:	461d      	mov	r5, r3
 800a228:	da08      	bge.n	800a23c <__swhatbuf_r+0x24>
 800a22a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a22e:	2200      	movs	r2, #0
 800a230:	602a      	str	r2, [r5, #0]
 800a232:	061a      	lsls	r2, r3, #24
 800a234:	d410      	bmi.n	800a258 <__swhatbuf_r+0x40>
 800a236:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a23a:	e00e      	b.n	800a25a <__swhatbuf_r+0x42>
 800a23c:	466a      	mov	r2, sp
 800a23e:	f000 f951 	bl	800a4e4 <_fstat_r>
 800a242:	2800      	cmp	r0, #0
 800a244:	dbf1      	blt.n	800a22a <__swhatbuf_r+0x12>
 800a246:	9a01      	ldr	r2, [sp, #4]
 800a248:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a24c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a250:	425a      	negs	r2, r3
 800a252:	415a      	adcs	r2, r3
 800a254:	602a      	str	r2, [r5, #0]
 800a256:	e7ee      	b.n	800a236 <__swhatbuf_r+0x1e>
 800a258:	2340      	movs	r3, #64	; 0x40
 800a25a:	2000      	movs	r0, #0
 800a25c:	6023      	str	r3, [r4, #0]
 800a25e:	b016      	add	sp, #88	; 0x58
 800a260:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a264 <__smakebuf_r>:
 800a264:	898b      	ldrh	r3, [r1, #12]
 800a266:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a268:	079d      	lsls	r5, r3, #30
 800a26a:	4606      	mov	r6, r0
 800a26c:	460c      	mov	r4, r1
 800a26e:	d507      	bpl.n	800a280 <__smakebuf_r+0x1c>
 800a270:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a274:	6023      	str	r3, [r4, #0]
 800a276:	6123      	str	r3, [r4, #16]
 800a278:	2301      	movs	r3, #1
 800a27a:	6163      	str	r3, [r4, #20]
 800a27c:	b002      	add	sp, #8
 800a27e:	bd70      	pop	{r4, r5, r6, pc}
 800a280:	ab01      	add	r3, sp, #4
 800a282:	466a      	mov	r2, sp
 800a284:	f7ff ffc8 	bl	800a218 <__swhatbuf_r>
 800a288:	9900      	ldr	r1, [sp, #0]
 800a28a:	4605      	mov	r5, r0
 800a28c:	4630      	mov	r0, r6
 800a28e:	f7ff f9db 	bl	8009648 <_malloc_r>
 800a292:	b948      	cbnz	r0, 800a2a8 <__smakebuf_r+0x44>
 800a294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a298:	059a      	lsls	r2, r3, #22
 800a29a:	d4ef      	bmi.n	800a27c <__smakebuf_r+0x18>
 800a29c:	f023 0303 	bic.w	r3, r3, #3
 800a2a0:	f043 0302 	orr.w	r3, r3, #2
 800a2a4:	81a3      	strh	r3, [r4, #12]
 800a2a6:	e7e3      	b.n	800a270 <__smakebuf_r+0xc>
 800a2a8:	4b0d      	ldr	r3, [pc, #52]	; (800a2e0 <__smakebuf_r+0x7c>)
 800a2aa:	62b3      	str	r3, [r6, #40]	; 0x28
 800a2ac:	89a3      	ldrh	r3, [r4, #12]
 800a2ae:	6020      	str	r0, [r4, #0]
 800a2b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2b4:	81a3      	strh	r3, [r4, #12]
 800a2b6:	9b00      	ldr	r3, [sp, #0]
 800a2b8:	6163      	str	r3, [r4, #20]
 800a2ba:	9b01      	ldr	r3, [sp, #4]
 800a2bc:	6120      	str	r0, [r4, #16]
 800a2be:	b15b      	cbz	r3, 800a2d8 <__smakebuf_r+0x74>
 800a2c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	f000 f91f 	bl	800a508 <_isatty_r>
 800a2ca:	b128      	cbz	r0, 800a2d8 <__smakebuf_r+0x74>
 800a2cc:	89a3      	ldrh	r3, [r4, #12]
 800a2ce:	f023 0303 	bic.w	r3, r3, #3
 800a2d2:	f043 0301 	orr.w	r3, r3, #1
 800a2d6:	81a3      	strh	r3, [r4, #12]
 800a2d8:	89a0      	ldrh	r0, [r4, #12]
 800a2da:	4305      	orrs	r5, r0
 800a2dc:	81a5      	strh	r5, [r4, #12]
 800a2de:	e7cd      	b.n	800a27c <__smakebuf_r+0x18>
 800a2e0:	0800a071 	.word	0x0800a071

0800a2e4 <memmove>:
 800a2e4:	4288      	cmp	r0, r1
 800a2e6:	b510      	push	{r4, lr}
 800a2e8:	eb01 0402 	add.w	r4, r1, r2
 800a2ec:	d902      	bls.n	800a2f4 <memmove+0x10>
 800a2ee:	4284      	cmp	r4, r0
 800a2f0:	4623      	mov	r3, r4
 800a2f2:	d807      	bhi.n	800a304 <memmove+0x20>
 800a2f4:	1e43      	subs	r3, r0, #1
 800a2f6:	42a1      	cmp	r1, r4
 800a2f8:	d008      	beq.n	800a30c <memmove+0x28>
 800a2fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a2fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a302:	e7f8      	b.n	800a2f6 <memmove+0x12>
 800a304:	4402      	add	r2, r0
 800a306:	4601      	mov	r1, r0
 800a308:	428a      	cmp	r2, r1
 800a30a:	d100      	bne.n	800a30e <memmove+0x2a>
 800a30c:	bd10      	pop	{r4, pc}
 800a30e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a312:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a316:	e7f7      	b.n	800a308 <memmove+0x24>

0800a318 <__malloc_lock>:
 800a318:	4801      	ldr	r0, [pc, #4]	; (800a320 <__malloc_lock+0x8>)
 800a31a:	f7ff bf7b 	b.w	800a214 <__retarget_lock_acquire_recursive>
 800a31e:	bf00      	nop
 800a320:	20000608 	.word	0x20000608

0800a324 <__malloc_unlock>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__malloc_unlock+0x8>)
 800a326:	f7ff bf76 	b.w	800a216 <__retarget_lock_release_recursive>
 800a32a:	bf00      	nop
 800a32c:	20000608 	.word	0x20000608

0800a330 <_realloc_r>:
 800a330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a334:	4680      	mov	r8, r0
 800a336:	4614      	mov	r4, r2
 800a338:	460e      	mov	r6, r1
 800a33a:	b921      	cbnz	r1, 800a346 <_realloc_r+0x16>
 800a33c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a340:	4611      	mov	r1, r2
 800a342:	f7ff b981 	b.w	8009648 <_malloc_r>
 800a346:	b92a      	cbnz	r2, 800a354 <_realloc_r+0x24>
 800a348:	f7ff f912 	bl	8009570 <_free_r>
 800a34c:	4625      	mov	r5, r4
 800a34e:	4628      	mov	r0, r5
 800a350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a354:	f000 f8fa 	bl	800a54c <_malloc_usable_size_r>
 800a358:	4284      	cmp	r4, r0
 800a35a:	4607      	mov	r7, r0
 800a35c:	d802      	bhi.n	800a364 <_realloc_r+0x34>
 800a35e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a362:	d812      	bhi.n	800a38a <_realloc_r+0x5a>
 800a364:	4621      	mov	r1, r4
 800a366:	4640      	mov	r0, r8
 800a368:	f7ff f96e 	bl	8009648 <_malloc_r>
 800a36c:	4605      	mov	r5, r0
 800a36e:	2800      	cmp	r0, #0
 800a370:	d0ed      	beq.n	800a34e <_realloc_r+0x1e>
 800a372:	42bc      	cmp	r4, r7
 800a374:	4622      	mov	r2, r4
 800a376:	4631      	mov	r1, r6
 800a378:	bf28      	it	cs
 800a37a:	463a      	movcs	r2, r7
 800a37c:	f7fe fc12 	bl	8008ba4 <memcpy>
 800a380:	4631      	mov	r1, r6
 800a382:	4640      	mov	r0, r8
 800a384:	f7ff f8f4 	bl	8009570 <_free_r>
 800a388:	e7e1      	b.n	800a34e <_realloc_r+0x1e>
 800a38a:	4635      	mov	r5, r6
 800a38c:	e7df      	b.n	800a34e <_realloc_r+0x1e>

0800a38e <_raise_r>:
 800a38e:	291f      	cmp	r1, #31
 800a390:	b538      	push	{r3, r4, r5, lr}
 800a392:	4604      	mov	r4, r0
 800a394:	460d      	mov	r5, r1
 800a396:	d904      	bls.n	800a3a2 <_raise_r+0x14>
 800a398:	2316      	movs	r3, #22
 800a39a:	6003      	str	r3, [r0, #0]
 800a39c:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a0:	bd38      	pop	{r3, r4, r5, pc}
 800a3a2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a3a4:	b112      	cbz	r2, 800a3ac <_raise_r+0x1e>
 800a3a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3aa:	b94b      	cbnz	r3, 800a3c0 <_raise_r+0x32>
 800a3ac:	4620      	mov	r0, r4
 800a3ae:	f000 f831 	bl	800a414 <_getpid_r>
 800a3b2:	462a      	mov	r2, r5
 800a3b4:	4601      	mov	r1, r0
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3bc:	f000 b818 	b.w	800a3f0 <_kill_r>
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d00a      	beq.n	800a3da <_raise_r+0x4c>
 800a3c4:	1c59      	adds	r1, r3, #1
 800a3c6:	d103      	bne.n	800a3d0 <_raise_r+0x42>
 800a3c8:	2316      	movs	r3, #22
 800a3ca:	6003      	str	r3, [r0, #0]
 800a3cc:	2001      	movs	r0, #1
 800a3ce:	e7e7      	b.n	800a3a0 <_raise_r+0x12>
 800a3d0:	2400      	movs	r4, #0
 800a3d2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	4798      	blx	r3
 800a3da:	2000      	movs	r0, #0
 800a3dc:	e7e0      	b.n	800a3a0 <_raise_r+0x12>
	...

0800a3e0 <raise>:
 800a3e0:	4b02      	ldr	r3, [pc, #8]	; (800a3ec <raise+0xc>)
 800a3e2:	4601      	mov	r1, r0
 800a3e4:	6818      	ldr	r0, [r3, #0]
 800a3e6:	f7ff bfd2 	b.w	800a38e <_raise_r>
 800a3ea:	bf00      	nop
 800a3ec:	20000074 	.word	0x20000074

0800a3f0 <_kill_r>:
 800a3f0:	b538      	push	{r3, r4, r5, lr}
 800a3f2:	4d07      	ldr	r5, [pc, #28]	; (800a410 <_kill_r+0x20>)
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	4604      	mov	r4, r0
 800a3f8:	4608      	mov	r0, r1
 800a3fa:	4611      	mov	r1, r2
 800a3fc:	602b      	str	r3, [r5, #0]
 800a3fe:	f7f7 f927 	bl	8001650 <_kill>
 800a402:	1c43      	adds	r3, r0, #1
 800a404:	d102      	bne.n	800a40c <_kill_r+0x1c>
 800a406:	682b      	ldr	r3, [r5, #0]
 800a408:	b103      	cbz	r3, 800a40c <_kill_r+0x1c>
 800a40a:	6023      	str	r3, [r4, #0]
 800a40c:	bd38      	pop	{r3, r4, r5, pc}
 800a40e:	bf00      	nop
 800a410:	2000060c 	.word	0x2000060c

0800a414 <_getpid_r>:
 800a414:	f7f7 b914 	b.w	8001640 <_getpid>

0800a418 <__sread>:
 800a418:	b510      	push	{r4, lr}
 800a41a:	460c      	mov	r4, r1
 800a41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a420:	f000 f89c 	bl	800a55c <_read_r>
 800a424:	2800      	cmp	r0, #0
 800a426:	bfab      	itete	ge
 800a428:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a42a:	89a3      	ldrhlt	r3, [r4, #12]
 800a42c:	181b      	addge	r3, r3, r0
 800a42e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a432:	bfac      	ite	ge
 800a434:	6563      	strge	r3, [r4, #84]	; 0x54
 800a436:	81a3      	strhlt	r3, [r4, #12]
 800a438:	bd10      	pop	{r4, pc}

0800a43a <__swrite>:
 800a43a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a43e:	461f      	mov	r7, r3
 800a440:	898b      	ldrh	r3, [r1, #12]
 800a442:	05db      	lsls	r3, r3, #23
 800a444:	4605      	mov	r5, r0
 800a446:	460c      	mov	r4, r1
 800a448:	4616      	mov	r6, r2
 800a44a:	d505      	bpl.n	800a458 <__swrite+0x1e>
 800a44c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a450:	2302      	movs	r3, #2
 800a452:	2200      	movs	r2, #0
 800a454:	f000 f868 	bl	800a528 <_lseek_r>
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a45e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a462:	81a3      	strh	r3, [r4, #12]
 800a464:	4632      	mov	r2, r6
 800a466:	463b      	mov	r3, r7
 800a468:	4628      	mov	r0, r5
 800a46a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a46e:	f000 b817 	b.w	800a4a0 <_write_r>

0800a472 <__sseek>:
 800a472:	b510      	push	{r4, lr}
 800a474:	460c      	mov	r4, r1
 800a476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a47a:	f000 f855 	bl	800a528 <_lseek_r>
 800a47e:	1c43      	adds	r3, r0, #1
 800a480:	89a3      	ldrh	r3, [r4, #12]
 800a482:	bf15      	itete	ne
 800a484:	6560      	strne	r0, [r4, #84]	; 0x54
 800a486:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a48a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a48e:	81a3      	strheq	r3, [r4, #12]
 800a490:	bf18      	it	ne
 800a492:	81a3      	strhne	r3, [r4, #12]
 800a494:	bd10      	pop	{r4, pc}

0800a496 <__sclose>:
 800a496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a49a:	f000 b813 	b.w	800a4c4 <_close_r>
	...

0800a4a0 <_write_r>:
 800a4a0:	b538      	push	{r3, r4, r5, lr}
 800a4a2:	4d07      	ldr	r5, [pc, #28]	; (800a4c0 <_write_r+0x20>)
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	4608      	mov	r0, r1
 800a4a8:	4611      	mov	r1, r2
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	602a      	str	r2, [r5, #0]
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	f7f7 f905 	bl	80016be <_write>
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	d102      	bne.n	800a4be <_write_r+0x1e>
 800a4b8:	682b      	ldr	r3, [r5, #0]
 800a4ba:	b103      	cbz	r3, 800a4be <_write_r+0x1e>
 800a4bc:	6023      	str	r3, [r4, #0]
 800a4be:	bd38      	pop	{r3, r4, r5, pc}
 800a4c0:	2000060c 	.word	0x2000060c

0800a4c4 <_close_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4d06      	ldr	r5, [pc, #24]	; (800a4e0 <_close_r+0x1c>)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	602b      	str	r3, [r5, #0]
 800a4d0:	f7f7 f911 	bl	80016f6 <_close>
 800a4d4:	1c43      	adds	r3, r0, #1
 800a4d6:	d102      	bne.n	800a4de <_close_r+0x1a>
 800a4d8:	682b      	ldr	r3, [r5, #0]
 800a4da:	b103      	cbz	r3, 800a4de <_close_r+0x1a>
 800a4dc:	6023      	str	r3, [r4, #0]
 800a4de:	bd38      	pop	{r3, r4, r5, pc}
 800a4e0:	2000060c 	.word	0x2000060c

0800a4e4 <_fstat_r>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	4d07      	ldr	r5, [pc, #28]	; (800a504 <_fstat_r+0x20>)
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	4608      	mov	r0, r1
 800a4ee:	4611      	mov	r1, r2
 800a4f0:	602b      	str	r3, [r5, #0]
 800a4f2:	f7f7 f90c 	bl	800170e <_fstat>
 800a4f6:	1c43      	adds	r3, r0, #1
 800a4f8:	d102      	bne.n	800a500 <_fstat_r+0x1c>
 800a4fa:	682b      	ldr	r3, [r5, #0]
 800a4fc:	b103      	cbz	r3, 800a500 <_fstat_r+0x1c>
 800a4fe:	6023      	str	r3, [r4, #0]
 800a500:	bd38      	pop	{r3, r4, r5, pc}
 800a502:	bf00      	nop
 800a504:	2000060c 	.word	0x2000060c

0800a508 <_isatty_r>:
 800a508:	b538      	push	{r3, r4, r5, lr}
 800a50a:	4d06      	ldr	r5, [pc, #24]	; (800a524 <_isatty_r+0x1c>)
 800a50c:	2300      	movs	r3, #0
 800a50e:	4604      	mov	r4, r0
 800a510:	4608      	mov	r0, r1
 800a512:	602b      	str	r3, [r5, #0]
 800a514:	f7f7 f90b 	bl	800172e <_isatty>
 800a518:	1c43      	adds	r3, r0, #1
 800a51a:	d102      	bne.n	800a522 <_isatty_r+0x1a>
 800a51c:	682b      	ldr	r3, [r5, #0]
 800a51e:	b103      	cbz	r3, 800a522 <_isatty_r+0x1a>
 800a520:	6023      	str	r3, [r4, #0]
 800a522:	bd38      	pop	{r3, r4, r5, pc}
 800a524:	2000060c 	.word	0x2000060c

0800a528 <_lseek_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	4d07      	ldr	r5, [pc, #28]	; (800a548 <_lseek_r+0x20>)
 800a52c:	4604      	mov	r4, r0
 800a52e:	4608      	mov	r0, r1
 800a530:	4611      	mov	r1, r2
 800a532:	2200      	movs	r2, #0
 800a534:	602a      	str	r2, [r5, #0]
 800a536:	461a      	mov	r2, r3
 800a538:	f7f7 f904 	bl	8001744 <_lseek>
 800a53c:	1c43      	adds	r3, r0, #1
 800a53e:	d102      	bne.n	800a546 <_lseek_r+0x1e>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	b103      	cbz	r3, 800a546 <_lseek_r+0x1e>
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	2000060c 	.word	0x2000060c

0800a54c <_malloc_usable_size_r>:
 800a54c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a550:	1f18      	subs	r0, r3, #4
 800a552:	2b00      	cmp	r3, #0
 800a554:	bfbc      	itt	lt
 800a556:	580b      	ldrlt	r3, [r1, r0]
 800a558:	18c0      	addlt	r0, r0, r3
 800a55a:	4770      	bx	lr

0800a55c <_read_r>:
 800a55c:	b538      	push	{r3, r4, r5, lr}
 800a55e:	4d07      	ldr	r5, [pc, #28]	; (800a57c <_read_r+0x20>)
 800a560:	4604      	mov	r4, r0
 800a562:	4608      	mov	r0, r1
 800a564:	4611      	mov	r1, r2
 800a566:	2200      	movs	r2, #0
 800a568:	602a      	str	r2, [r5, #0]
 800a56a:	461a      	mov	r2, r3
 800a56c:	f7f7 f88a 	bl	8001684 <_read>
 800a570:	1c43      	adds	r3, r0, #1
 800a572:	d102      	bne.n	800a57a <_read_r+0x1e>
 800a574:	682b      	ldr	r3, [r5, #0]
 800a576:	b103      	cbz	r3, 800a57a <_read_r+0x1e>
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	bd38      	pop	{r3, r4, r5, pc}
 800a57c:	2000060c 	.word	0x2000060c

0800a580 <_init>:
 800a580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a582:	bf00      	nop
 800a584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a586:	bc08      	pop	{r3}
 800a588:	469e      	mov	lr, r3
 800a58a:	4770      	bx	lr

0800a58c <_fini>:
 800a58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a58e:	bf00      	nop
 800a590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a592:	bc08      	pop	{r3}
 800a594:	469e      	mov	lr, r3
 800a596:	4770      	bx	lr
