<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\impl\gwsynthesis\spi_dshot.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\src\spi_dshot.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\src\spi_dshot.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN32C5/I4</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 24 12:45:12 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C5/I4</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C5/I4</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1963</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1042</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin</td>
<td>Base</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.667</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>60.000(MHz)</td>
<td>61.071(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.292</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_10_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>15.874</td>
</tr>
<tr>
<td>2</td>
<td>0.782</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_14_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>15.385</td>
</tr>
<tr>
<td>3</td>
<td>1.387</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_15_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.779</td>
</tr>
<tr>
<td>4</td>
<td>1.486</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_12_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.681</td>
</tr>
<tr>
<td>5</td>
<td>1.486</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_13_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.681</td>
</tr>
<tr>
<td>6</td>
<td>1.492</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_2_G[1]_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.675</td>
</tr>
<tr>
<td>7</td>
<td>1.492</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_1_G[1]_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.675</td>
</tr>
<tr>
<td>8</td>
<td>1.882</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_11_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.285</td>
</tr>
<tr>
<td>9</td>
<td>2.496</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_0_G[1]_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.671</td>
</tr>
<tr>
<td>10</td>
<td>2.678</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_8_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.488</td>
</tr>
<tr>
<td>11</td>
<td>2.717</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_4_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.450</td>
</tr>
<tr>
<td>12</td>
<td>2.789</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_9_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.377</td>
</tr>
<tr>
<td>13</td>
<td>2.871</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[10]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.741</td>
</tr>
<tr>
<td>14</td>
<td>2.871</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[3]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.741</td>
</tr>
<tr>
<td>15</td>
<td>2.871</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[1]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.741</td>
</tr>
<tr>
<td>16</td>
<td>2.878</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[14]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.734</td>
</tr>
<tr>
<td>17</td>
<td>2.878</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[7]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.734</td>
</tr>
<tr>
<td>18</td>
<td>2.893</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_3_G[1]_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.273</td>
</tr>
<tr>
<td>19</td>
<td>2.899</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[11]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.714</td>
</tr>
<tr>
<td>20</td>
<td>2.899</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[9]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.714</td>
</tr>
<tr>
<td>21</td>
<td>3.099</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_slave_ctrl/_zz_io_kind_cpha_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.068</td>
</tr>
<tr>
<td>22</td>
<td>3.120</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.047</td>
</tr>
<tr>
<td>23</td>
<td>3.153</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.460</td>
</tr>
<tr>
<td>24</td>
<td>3.153</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s1/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.460</td>
</tr>
<tr>
<td>25</td>
<td>3.322</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_5_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.844</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.715</td>
<td>spi_dshot_1/dshot_trigers_shadow_6_s1/Q</td>
<td>spi_dshot_1/dshot_out_enables_6_s1/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>2</td>
<td>0.718</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_temp_data_9_s0/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[9]_s11/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.718</td>
</tr>
<tr>
<td>3</td>
<td>0.724</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_3_G[2]_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.724</td>
</tr>
<tr>
<td>4</td>
<td>0.724</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.724</td>
</tr>
<tr>
<td>5</td>
<td>0.885</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/Q</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>6</td>
<td>0.885</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>7</td>
<td>0.886</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>8</td>
<td>0.886</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>9</td>
<td>0.886</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/Q</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>10</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/Q</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>11</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>12</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>13</td>
<td>0.888</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>14</td>
<td>0.888</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>15</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/Q</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>16</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_counter_value_1_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>17</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>18</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>19</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>20</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>21</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>22</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>23</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>24</td>
<td>0.888</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0/Q</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>25</td>
<td>0.889</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.889</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11</td>
</tr>
<tr>
<td>9</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[4]_s11</td>
</tr>
<tr>
<td>10</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.889</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_7_s2/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_7_s2/F</td>
</tr>
<tr>
<td>14.311</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_10_s2/I3</td>
</tr>
<tr>
<td>15.601</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_10_s2/F</td>
</tr>
<tr>
<td>16.613</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_10_s3/I3</td>
</tr>
<tr>
<td>17.987</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_10_s3/F</td>
</tr>
<tr>
<td>17.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>spi_dshot_1/dshot_counter_value_10_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>spi_dshot_1/dshot_counter_value_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.961, 43.852%; route: 8.340, 52.539%; tC2Q: 0.573, 3.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.881</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>14.442</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>15.068</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_14_s2/I2</td>
</tr>
<tr>
<td>15.851</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_14_s2/F</td>
</tr>
<tr>
<td>16.470</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_14_s3/I3</td>
</tr>
<tr>
<td>17.498</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_14_s3/F</td>
</tr>
<tr>
<td>17.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>spi_dshot_1/dshot_counter_value_14_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>spi_dshot_1/dshot_counter_value_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.345, 41.241%; route: 8.467, 55.035%; tC2Q: 0.573, 3.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.881</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>14.442</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>15.068</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_14_s2/I2</td>
</tr>
<tr>
<td>15.851</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_14_s2/F</td>
</tr>
<tr>
<td>15.865</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_15_s1/I1</td>
</tr>
<tr>
<td>16.892</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_15_s1/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_15_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.345, 42.932%; route: 7.861, 53.192%; tC2Q: 0.573, 3.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.881</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>14.442</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>14.463</td>
<td>0.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s4/I0</td>
</tr>
<tr>
<td>15.490</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s4/F</td>
</tr>
<tr>
<td>15.504</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s5/I3</td>
</tr>
<tr>
<td>16.794</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s5/F</td>
</tr>
<tr>
<td>16.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_value_12_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_value_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.852, 46.676%; route: 7.256, 49.422%; tC2Q: 0.573, 3.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.881</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>14.442</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>14.463</td>
<td>0.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s4/I0</td>
</tr>
<tr>
<td>15.490</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s4/F</td>
</tr>
<tr>
<td>15.504</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_13_s1/I1</td>
</tr>
<tr>
<td>16.794</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_13_s1/F</td>
</tr>
<tr>
<td>16.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_13_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.852, 46.676%; route: 7.256, 49.422%; tC2Q: 0.573, 3.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_2_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.148</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>spi_slave_ctrl/n166_s3/I1</td>
</tr>
<tr>
<td>6.522</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/n166_s3/F</td>
</tr>
<tr>
<td>7.548</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/I0</td>
</tr>
<tr>
<td>8.838</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/I0</td>
</tr>
<tr>
<td>9.873</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/I1</td>
</tr>
<tr>
<td>11.253</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/I1</td>
</tr>
<tr>
<td>13.549</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>16.788</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_2_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_2_G[1]_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_2_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.355, 43.305%; route: 7.747, 52.791%; tC2Q: 0.573, 3.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_1_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.148</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>spi_slave_ctrl/n166_s3/I1</td>
</tr>
<tr>
<td>6.522</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/n166_s3/F</td>
</tr>
<tr>
<td>7.548</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/I0</td>
</tr>
<tr>
<td>8.838</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/I0</td>
</tr>
<tr>
<td>9.873</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/I1</td>
</tr>
<tr>
<td>11.253</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/I1</td>
</tr>
<tr>
<td>13.549</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>16.788</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_1_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_1_G[1]_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_1_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.355, 43.305%; route: 7.747, 52.791%; tC2Q: 0.573, 3.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.889</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_7_s2/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_7_s2/F</td>
</tr>
<tr>
<td>14.311</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_10_s2/I3</td>
</tr>
<tr>
<td>15.601</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_10_s2/F</td>
</tr>
<tr>
<td>15.615</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_11_s1/I1</td>
</tr>
<tr>
<td>16.397</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_11_s1/F</td>
</tr>
<tr>
<td>16.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_11_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.370, 44.593%; route: 7.342, 51.396%; tC2Q: 0.573, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_0_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.148</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>spi_slave_ctrl/n166_s3/I1</td>
</tr>
<tr>
<td>6.522</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/n166_s3/F</td>
</tr>
<tr>
<td>7.548</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/I0</td>
</tr>
<tr>
<td>8.838</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/I0</td>
</tr>
<tr>
<td>9.873</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/I1</td>
</tr>
<tr>
<td>11.253</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/I1</td>
</tr>
<tr>
<td>13.549</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>15.783</td>
<td>2.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_0_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_0_G[1]_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_0_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.355, 46.487%; route: 6.743, 49.323%; tC2Q: 0.573, 4.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.889</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_7_s2/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_7_s2/F</td>
</tr>
<tr>
<td>14.311</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_8_s1/I1</td>
</tr>
<tr>
<td>15.601</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_8_s1/F</td>
</tr>
<tr>
<td>15.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_8_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.587, 41.424%; route: 7.328, 54.328%; tC2Q: 0.573, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11/Q</td>
</tr>
<tr>
<td>5.530</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>spi_dshot_1/n1246_s0/I1</td>
</tr>
<tr>
<td>6.836</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1246_s0/COUT</td>
</tr>
<tr>
<td>6.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>spi_dshot_1/n1247_s0/CIN</td>
</tr>
<tr>
<td>6.908</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1247_s0/COUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>spi_dshot_1/n1248_s0/CIN</td>
</tr>
<tr>
<td>6.979</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1248_s0/COUT</td>
</tr>
<tr>
<td>6.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>spi_dshot_1/n1249_s0/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1249_s0/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>spi_dshot_1/n1250_s0/CIN</td>
</tr>
<tr>
<td>7.121</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1250_s0/COUT</td>
</tr>
<tr>
<td>7.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>spi_dshot_1/n1251_s0/CIN</td>
</tr>
<tr>
<td>7.193</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1251_s0/COUT</td>
</tr>
<tr>
<td>7.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>spi_dshot_1/n1252_s0/CIN</td>
</tr>
<tr>
<td>7.264</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1252_s0/COUT</td>
</tr>
<tr>
<td>7.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>spi_dshot_1/n1253_s0/CIN</td>
</tr>
<tr>
<td>7.335</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1253_s0/COUT</td>
</tr>
<tr>
<td>7.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>spi_dshot_1/n1254_s0/CIN</td>
</tr>
<tr>
<td>7.406</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1254_s0/COUT</td>
</tr>
<tr>
<td>10.010</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C9[1][A]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>11.300</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R10C9[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>14.189</td>
<td>2.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_4_s1/I2</td>
</tr>
<tr>
<td>15.563</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_4_s1/F</td>
</tr>
<tr>
<td>15.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_4_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.540, 33.755%; route: 8.337, 61.986%; tC2Q: 0.573, 4.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/n1181_s0/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1181_s0/COUT</td>
</tr>
<tr>
<td>9.552</td>
<td>3.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>10.580</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>11.599</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>12.881</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>14.442</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>14.463</td>
<td>0.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s3/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s3/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_9_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.563, 41.581%; route: 7.242, 54.136%; tC2Q: 0.573, 4.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[10]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.854</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[10]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[10]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[10]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.472%; route: 5.546, 40.359%; tC2Q: 0.573, 4.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[3]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.854</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[3]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[3]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[3]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.472%; route: 5.546, 40.359%; tC2Q: 0.573, 4.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[1]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.854</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[1]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[1]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[1]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.472%; route: 5.546, 40.359%; tC2Q: 0.573, 4.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[14]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.847</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[14]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[14]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[14]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.499%; route: 5.539, 40.329%; tC2Q: 0.573, 4.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[7]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.847</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[7]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[7]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[7]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.499%; route: 5.539, 40.329%; tC2Q: 0.573, 4.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_3_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.148</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>spi_slave_ctrl/n166_s3/I1</td>
</tr>
<tr>
<td>6.522</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/n166_s3/F</td>
</tr>
<tr>
<td>7.548</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/I0</td>
</tr>
<tr>
<td>8.838</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/I0</td>
</tr>
<tr>
<td>9.873</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/I1</td>
</tr>
<tr>
<td>11.253</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/I1</td>
</tr>
<tr>
<td>13.549</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>15.386</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_3_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_3_G[1]_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_logic_ram_RAMREG_3_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.355, 47.878%; route: 6.345, 47.806%; tC2Q: 0.573, 4.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[11]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.827</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[11]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[11]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[11]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.583%; route: 5.518, 40.240%; tC2Q: 0.573, 4.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[9]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/regs_data_s4365/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4365/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/regs_data_s4370/I0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4370/F</td>
</tr>
<tr>
<td>7.954</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s6/I0</td>
</tr>
<tr>
<td>9.237</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_7_s4/I0</td>
</tr>
<tr>
<td>11.050</td>
<td>1.283</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_shadow_7_s4/F</td>
</tr>
<tr>
<td>11.591</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_dshot_1/dshot_trigers_7_s7/I0</td>
</tr>
<tr>
<td>12.619</td>
<td>1.028</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_trigers_7_s7/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_dshot_1/regs_data_s4355/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4355/F</td>
</tr>
<tr>
<td>15.827</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_10_G[9]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[9]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_10_G[9]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.623, 55.583%; route: 5.518, 40.240%; tC2Q: 0.573, 4.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/_zz_io_kind_cpha_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.148</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>spi_slave_ctrl/n166_s3/I1</td>
</tr>
<tr>
<td>6.522</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/n166_s3/F</td>
</tr>
<tr>
<td>7.548</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/I0</td>
</tr>
<tr>
<td>8.838</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/I0</td>
</tr>
<tr>
<td>9.873</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/I1</td>
</tr>
<tr>
<td>11.253</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/I1</td>
</tr>
<tr>
<td>13.549</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>15.180</td>
<td>1.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/_zz_io_kind_cpha_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>spi_slave_ctrl/_zz_io_kind_cpha_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>spi_slave_ctrl/_zz_io_kind_cpha_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.355, 48.631%; route: 6.140, 46.984%; tC2Q: 0.573, 4.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>spi_dshot_1/n2123_s4/I1</td>
</tr>
<tr>
<td>6.501</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2123_s4/F</td>
</tr>
<tr>
<td>7.927</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>spi_dshot_1/n1678_s7/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1678_s7/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>spi_dshot_1/n1678_s2/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1678_s2/F</td>
</tr>
<tr>
<td>12.566</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>spi_dshot_1/n1610_s5/I0</td>
</tr>
<tr>
<td>13.856</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1610_s5/F</td>
</tr>
<tr>
<td>13.869</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>spi_dshot_1/n1611_s8/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1611_s8/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.355, 48.710%; route: 6.119, 46.899%; tC2Q: 0.573, 4.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>spi_dshot_1/n2123_s4/I1</td>
</tr>
<tr>
<td>6.501</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2123_s4/F</td>
</tr>
<tr>
<td>7.927</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>spi_dshot_1/n1678_s7/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1678_s7/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>spi_dshot_1/n1678_s2/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1678_s2/F</td>
</tr>
<tr>
<td>12.566</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>spi_dshot_1/n1610_s5/I0</td>
</tr>
<tr>
<td>13.856</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1610_s5/F</td>
</tr>
<tr>
<td>13.869</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>spi_dshot_1/n1610_s2/I2</td>
</tr>
<tr>
<td>15.152</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1610_s2/F</td>
</tr>
<tr>
<td>15.572</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.347, 47.160%; route: 6.539, 48.584%; tC2Q: 0.573, 4.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>spi_dshot_1/n2123_s4/I1</td>
</tr>
<tr>
<td>6.501</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2123_s4/F</td>
</tr>
<tr>
<td>7.927</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>spi_dshot_1/n1678_s7/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1678_s7/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>spi_dshot_1/n1678_s2/I3</td>
</tr>
<tr>
<td>10.941</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1678_s2/F</td>
</tr>
<tr>
<td>12.566</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>spi_dshot_1/n1610_s5/I0</td>
</tr>
<tr>
<td>13.856</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1610_s5/F</td>
</tr>
<tr>
<td>13.869</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>spi_dshot_1/n1610_s2/I2</td>
</tr>
<tr>
<td>15.152</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1610_s2/F</td>
</tr>
<tr>
<td>15.572</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s1/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.347, 47.160%; route: 6.539, 48.584%; tC2Q: 0.573, 4.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[7]_s11/Q</td>
</tr>
<tr>
<td>5.530</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>spi_dshot_1/n1246_s0/I1</td>
</tr>
<tr>
<td>6.836</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1246_s0/COUT</td>
</tr>
<tr>
<td>6.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>spi_dshot_1/n1247_s0/CIN</td>
</tr>
<tr>
<td>6.908</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1247_s0/COUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>spi_dshot_1/n1248_s0/CIN</td>
</tr>
<tr>
<td>6.979</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1248_s0/COUT</td>
</tr>
<tr>
<td>6.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>spi_dshot_1/n1249_s0/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1249_s0/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>spi_dshot_1/n1250_s0/CIN</td>
</tr>
<tr>
<td>7.121</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1250_s0/COUT</td>
</tr>
<tr>
<td>7.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>spi_dshot_1/n1251_s0/CIN</td>
</tr>
<tr>
<td>7.193</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1251_s0/COUT</td>
</tr>
<tr>
<td>7.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>spi_dshot_1/n1252_s0/CIN</td>
</tr>
<tr>
<td>7.264</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1252_s0/COUT</td>
</tr>
<tr>
<td>7.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>spi_dshot_1/n1253_s0/CIN</td>
</tr>
<tr>
<td>7.335</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1253_s0/COUT</td>
</tr>
<tr>
<td>7.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>spi_dshot_1/n1254_s0/CIN</td>
</tr>
<tr>
<td>7.406</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1254_s0/COUT</td>
</tr>
<tr>
<td>10.010</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C9[1][A]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>11.300</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R10C9[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>13.583</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_5_s1/I2</td>
</tr>
<tr>
<td>14.957</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_5_s1/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>spi_dshot_1/dshot_counter_value_5_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>spi_dshot_1/dshot_counter_value_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.540, 35.346%; route: 7.731, 60.193%; tC2Q: 0.573, 4.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_trigers_shadow_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_out_enables_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_6_s1/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_trigers_shadow_6_s1/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_out_enables_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>spi_dshot_1/dshot_out_enables_6_s1/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>spi_dshot_1/dshot_out_enables_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.298, 41.734%; tC2Q: 0.417, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_temp_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[9]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_temp_data_9_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_temp_data_9_s0/Q</td>
</tr>
<tr>
<td>2.757</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_3_G[9]_s11/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[9]_s11/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[9]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 41.973%; tC2Q: 0.417, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_3_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_3_G[2]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_3_G[2]_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_3_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.308, 42.477%; tC2Q: 0.417, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.308, 42.477%; tC2Q: 0.417, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/apb_operation_phase_0_s0/Q</td>
</tr>
<tr>
<td>2.458</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>spi_dshot_1/n1949_s6/I1</td>
</tr>
<tr>
<td>2.923</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1949_s6/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/apb_operation_phase_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>spi_dshot_1/apb_operation_phase_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.565%; route: 0.003, 0.334%; tC2Q: 0.417, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/Q</td>
</tr>
<tr>
<td>2.458</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/n1799_s1/I2</td>
</tr>
<tr>
<td>2.923</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1799_s1/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.565%; route: 0.003, 0.334%; tC2Q: 0.417, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_2_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1/I3</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>spi_dshot_1/n1998_s7/I2</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1998_s7/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_is_high_8bit_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_sclk_count_value_0_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_valueNext_0_s1/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_fsm_sclk_count_valueNext_0_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_sclk_count_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>spi_dshot_1/n1800_s1/I2</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1800_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_5_0_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>spi_dshot_1/n1901_s1/I0</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1901_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_5_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_0_2_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>spi_dshot_1/n1814_s1/I2</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1814_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_1_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_valueNext_1_s1/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/spiCtrl/counter_valueNext_1_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>spi_dshot_1/n2024_s5/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2024_s5/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_trigers_shadow_0_s1/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>spi_dshot_1/n1806_s3/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1806_s3/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_trigers_shadow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_counter_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_1_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_1_s1/I3</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_1_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_7_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_dshot_1/n1933_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1933_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_7_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_6_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>spi_dshot_1/n1916_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1916_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_6_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_5_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>spi_dshot_1/n1899_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1899_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_5_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_4_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_dshot_1/n1882_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1882_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_4_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_3_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>spi_dshot_1/n1865_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1865_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_3_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C8[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_2_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>spi_dshot_1/n1848_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1848_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_0_0_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_dshot_1/n1816_s1/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1816_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_0_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>spi_dshot_1/n2044_s2/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2044_s2/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n64_s1/I1</td>
</tr>
<tr>
<td>2.928</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n64_s1/F</td>
</tr>
<tr>
<td>2.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.303%; route: 0.007, 0.830%; tC2Q: 0.417, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[4]_s11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[4]_s11/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[4]_s11/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>456</td>
<td>pll_clkout</td>
<td>0.292</td>
<td>0.328</td>
</tr>
<tr>
<td>128</td>
<td>_zz_apb_m_PWDATA_1[3]</td>
<td>6.341</td>
<td>2.539</td>
</tr>
<tr>
<td>64</td>
<td>_zz_apb_m_PWDATA_1[2]</td>
<td>8.823</td>
<td>2.522</td>
</tr>
<tr>
<td>39</td>
<td>dshot_counter_willClear</td>
<td>2.717</td>
<td>2.889</td>
</tr>
<tr>
<td>34</td>
<td>spi_fsm_being_written_fsm_stateReg[1]</td>
<td>5.803</td>
<td>2.498</td>
</tr>
<tr>
<td>33</td>
<td>n1181_3</td>
<td>0.292</td>
<td>3.431</td>
</tr>
<tr>
<td>32</td>
<td>_zz_apb_m_PWDATA_1[1]</td>
<td>6.067</td>
<td>3.104</td>
</tr>
<tr>
<td>26</td>
<td>n1254_3</td>
<td>2.717</td>
<td>3.249</td>
</tr>
<tr>
<td>23</td>
<td>spi_fsm_being_written_fsm_stateReg[0]</td>
<td>5.191</td>
<td>2.280</td>
</tr>
<tr>
<td>23</td>
<td>spi_fsm_stateReg[1]</td>
<td>5.740</td>
<td>2.691</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
