{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535062876906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535062876907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 17:21:16 2018 " "Processing started: Thu Aug 23 17:21:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535062876907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062876907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062876907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535062877684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535062877684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_UP-comportamiento " "Found design unit 1: CONTADOR_UP-comportamiento" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888792 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_UP " "Found entity 1: CONTADOR_UP" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_sost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_SOST-comportamiento " "Found design unit 1: REG_SOST-comportamiento" {  } { { "REG_SOST.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888799 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_SOST " "Found entity 1: REG_SOST" {  } { { "REG_SOST.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_1to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_1TO16-comportamiento " "Found design unit 1: DEMUX_1TO16-comportamiento" {  } { { "DEMUX_1TO16.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888807 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1TO16 " "Found entity 1: DEMUX_1TO16" {  } { { "DEMUX_1TO16.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_retroalimentado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_retroalimentado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMADOR_RETROALIMENTADO-comportamiento " "Found design unit 1: SUMADOR_RETROALIMENTADO-comportamiento" {  } { { "SUMADOR_RETROALIMENTADO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888815 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMADOR_RETROALIMENTADO " "Found entity 1: SUMADOR_RETROALIMENTADO" {  } { { "SUMADOR_RETROALIMENTADO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal_binario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_decimal_binario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_DECIMAL_BINARIO-desarrollo " "Found design unit 1: DECODER_DECIMAL_BINARIO-desarrollo" {  } { { "DECODER_DECIMAL_BINARIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888824 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_DECIMAL_BINARIO " "Found entity 1: DECODER_DECIMAL_BINARIO" {  } { { "DECODER_DECIMAL_BINARIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_binario_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_binario_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_BINARIO_BCD-comportamiento " "Found design unit 1: DECODER_BINARIO_BCD-comportamiento" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888831 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_BINARIO_BCD " "Found entity 1: DECODER_BINARIO_BCD" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR-comportamiento " "Found design unit 1: COMPARADOR-comportamiento" {  } { { "COMPARADOR.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888838 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR " "Found entity 1: COMPARADOR" {  } { { "COMPARADOR.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_7SEG-comportamiento " "Found design unit 1: DECODER_7SEG-comportamiento" {  } { { "DECODER_7SEG.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888846 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_7SEG " "Found entity 1: DECODER_7SEG" {  } { { "DECODER_7SEG.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "promedio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file promedio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROMEDIO-comportamiento " "Found design unit 1: PROMEDIO-comportamiento" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888853 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROMEDIO " "Found entity 1: PROMEDIO" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mis_componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mis_componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mis_componentes " "Found design unit 1: Mis_componentes" {  } { { "Mis_componentes.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/Mis_componentes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reflejos_humanos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reflejos_humanos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REFLEJOS_HUMANOS-estructural " "Found design unit 1: REFLEJOS_HUMANOS-estructural" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888862 ""} { "Info" "ISGN_ENTITY_NAME" "1 REFLEJOS_HUMANOS " "Found entity 1: REFLEJOS_HUMANOS" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_reflejos_humanos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_reflejos_humanos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOQUE_REFLEJOS_HUMANOS " "Found entity 1: BLOQUE_REFLEJOS_HUMANOS" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888868 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV-a " "Found design unit 1: CLOCK_DIV-a" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888871 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV " "Found entity 1: CLOCK_DIV" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062888871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062888871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BLOQUE_REFLEJOS_HUMANOS " "Elaborating entity \"BLOQUE_REFLEJOS_HUMANOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535062888950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REFLEJOS_HUMANOS REFLEJOS_HUMANOS:inst " "Elaborating entity \"REFLEJOS_HUMANOS\" for hierarchy \"REFLEJOS_HUMANOS:inst\"" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "inst" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 96 352 664 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062888967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIN_USO_0 REFLEJOS_HUMANOS.vhd(40) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object \"SIN_USO_0\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIN_USO_1 REFLEJOS_HUMANOS.vhd(40) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object \"SIN_USO_1\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIN_USO_2 REFLEJOS_HUMANOS.vhd(40) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object \"SIN_USO_2\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1MHz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_1MHz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_100KHz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_100KHz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_10KHz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_10KHz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1Hz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_1Hz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535062888969 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS " "Elaborating entity \"CLOCK_DIV\" for hierarchy \"REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\"" {  } { { "REFLEJOS_HUMANOS.vhd" "DIVISOR_FRECUENCIAS" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062888986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\"" {  } { { "REFLEJOS_HUMANOS.vhd" "SIN_RIZADO_START" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062888996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_UP REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_NUM1A15 " "Elaborating entity \"CONTADOR_UP\" for hierarchy \"REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_NUM1A15\"" {  } { { "REFLEJOS_HUMANOS.vhd" "CONTADOR_UP_NUM1A15" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_SOST REFLEJOS_HUMANOS:inst\|REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION " "Elaborating entity \"REG_SOST\" for hierarchy \"REFLEJOS_HUMANOS:inst\|REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION\"" {  } { { "REFLEJOS_HUMANOS.vhd" "REGISTRO_SOSTENIMIENTO_DIRECCION" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1TO16 REFLEJOS_HUMANOS:inst\|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS " "Elaborating entity \"DEMUX_1TO16\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS\"" {  } { { "REFLEJOS_HUMANOS.vhd" "DEMULTIPLEXADOR_LEDS" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMADOR_RETROALIMENTADO REFLEJOS_HUMANOS:inst\|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO " "Elaborating entity \"SUMADOR_RETROALIMENTADO\" for hierarchy \"REFLEJOS_HUMANOS:inst\|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO\"" {  } { { "REFLEJOS_HUMANOS.vhd" "SUMADOR_TIEMPO" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_DECIMAL_BINARIO REFLEJOS_HUMANOS:inst\|DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO " "Elaborating entity \"DECODER_DECIMAL_BINARIO\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO\"" {  } { { "REFLEJOS_HUMANOS.vhd" "DECIMAL_A_BINARIO" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR REFLEJOS_HUMANOS:inst\|COMPARADOR:COMPARADOR_TECLA " "Elaborating entity \"COMPARADOR\" for hierarchy \"REFLEJOS_HUMANOS:inst\|COMPARADOR:COMPARADOR_TECLA\"" {  } { { "REFLEJOS_HUMANOS.vhd" "COMPARADOR_TECLA" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROMEDIO REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR " "Elaborating entity \"PROMEDIO\" for hierarchy \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\"" {  } { { "REFLEJOS_HUMANOS.vhd" "PROMEDIADOR" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889052 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n PROMEDIO.vhd(20) " "VHDL Process Statement warning at PROMEDIO.vhd(20): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Suma_Xn PROMEDIO.vhd(21) " "VHDL Process Statement warning at PROMEDIO.vhd(21): signal \"Suma_Xn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n PROMEDIO.vhd(22) " "VHDL Process Statement warning at PROMEDIO.vhd(22): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumatoria PROMEDIO.vhd(23) " "VHDL Process Statement warning at PROMEDIO.vhd(23): signal \"Sumatoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Num_muestras PROMEDIO.vhd(23) " "VHDL Process Statement warning at PROMEDIO.vhd(23): signal \"Num_muestras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Media_aritmetica PROMEDIO.vhd(24) " "VHDL Process Statement warning at PROMEDIO.vhd(24): signal \"Media_aritmetica\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sumatoria PROMEDIO.vhd(18) " "VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable \"Sumatoria\", which holds its previous value in one or more paths through the process" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Num_muestras PROMEDIO.vhd(18) " "VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable \"Num_muestras\", which holds its previous value in one or more paths through the process" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Media_aritmetica PROMEDIO.vhd(18) " "VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable \"Media_aritmetica\", which holds its previous value in one or more paths through the process" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535062889053 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[0\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[0\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[1\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[1\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[2\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[2\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[3\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[3\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[0\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[0\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[1\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[1\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[2\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[2\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[3\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[3\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[0\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[0\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[1\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[1\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[2\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[2\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[3\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[3\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889054 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[4\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[4\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889055 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[5\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[5\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889055 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[6\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[6\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889055 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[7\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[7\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062889055 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_BINARIO_BCD REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1 " "Elaborating entity \"DECODER_BINARIO_BCD\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\"" {  } { { "REFLEJOS_HUMANOS.vhd" "BINARIO_A_BCD_1" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_7SEG REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS " "Elaborating entity \"DECODER_7SEG\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS\"" {  } { { "REFLEJOS_HUMANOS.vhd" "VELOCIDAD_DECENAS" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062889069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k524 " "Found entity 1: altsyncram_k524" {  } { { "db/altsyncram_k524.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/altsyncram_k524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062890970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062890970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_qgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062891866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062891866 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062892373 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1535062892505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.08.23.17:21:36 Progress: Loading sld4d5417f0/alt_sld_fab_wrapper_hw.tcl " "2018.08.23.17:21:36 Progress: Loading sld4d5417f0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062896780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062899245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062899374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062900747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062900898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062901039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062901200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062901207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062901208 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1535062901899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d5417f0/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062902182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062902264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062902266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062902332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902419 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062902419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062902488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062902488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Div0\"" {  } { { "PROMEDIO.vhd" "Div0" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535062903749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1535062903749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0\"" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062903814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0 " "Instantiated megafunction \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535062903814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535062903814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535062903814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535062903814 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535062903814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062903863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062903863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062903886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062903886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062903909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062903909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062903969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062903969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535062904025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062904025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[0\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535062904341 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535062904341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[1\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[1\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535062904341 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535062904341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[2\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[2\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535062904341 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535062904341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[3\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[3\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535062904341 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535062904341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEC_ACIERTOS\[0\] GND " "Pin \"DEC_ACIERTOS\[0\]\" is stuck at GND" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 136 664 870 152 "DEC_ACIERTOS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535062904449 "|BLOQUE_REFLEJOS_HUMANOS|DEC_ACIERTOS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC_VELOCIDAD\[0\] GND " "Pin \"DEC_VELOCIDAD\[0\]\" is stuck at GND" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 168 664 879 184 "DEC_VELOCIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535062904449 "|BLOQUE_REFLEJOS_HUMANOS|DEC_VELOCIDAD[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535062904449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062904530 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 171 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1535062906204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535062906235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535062906235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1962 " "Implemented 1962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535062906626 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535062906626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1827 " "Implemented 1827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535062906626 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1535062906626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535062906626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535062906656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 17:21:46 2018 " "Processing ended: Thu Aug 23 17:21:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535062906656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535062906656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535062906656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535062906656 ""}
