# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_counter.srcs/sources_1/imports/Day1/counter_clk_div.v" \
"../../../../../../../Desktop/Personal/fpga_workshop_collaterals/Day1/test_counter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
