// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reshape_reshape_stream_ap_int_8_ap_int_8_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_in1_dout,
        data_in1_num_data_valid,
        data_in1_fifo_cap,
        data_in1_empty_n,
        data_in1_read,
        data_out2_din,
        data_out2_num_data_valid,
        data_out2_fifo_cap,
        data_out2_full_n,
        data_out2_write,
        ROWS_dout,
        ROWS_num_data_valid,
        ROWS_fifo_cap,
        ROWS_empty_n,
        ROWS_read,
        COLS_dout,
        COLS_num_data_valid,
        COLS_fifo_cap,
        COLS_empty_n,
        COLS_read,
        ROWS_c_din,
        ROWS_c_num_data_valid,
        ROWS_c_fifo_cap,
        ROWS_c_full_n,
        ROWS_c_write,
        COLS_c_din,
        COLS_c_num_data_valid,
        COLS_c_fifo_cap,
        COLS_c_full_n,
        COLS_c_write
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] data_in1_dout;
input  [4:0] data_in1_num_data_valid;
input  [4:0] data_in1_fifo_cap;
input   data_in1_empty_n;
output   data_in1_read;
output  [255:0] data_out2_din;
input  [4:0] data_out2_num_data_valid;
input  [4:0] data_out2_fifo_cap;
input   data_out2_full_n;
output   data_out2_write;
input  [31:0] ROWS_dout;
input  [1:0] ROWS_num_data_valid;
input  [1:0] ROWS_fifo_cap;
input   ROWS_empty_n;
output   ROWS_read;
input  [31:0] COLS_dout;
input  [1:0] COLS_num_data_valid;
input  [1:0] COLS_fifo_cap;
input   COLS_empty_n;
output   COLS_read;
output  [31:0] ROWS_c_din;
input  [1:0] ROWS_c_num_data_valid;
input  [1:0] ROWS_c_fifo_cap;
input   ROWS_c_full_n;
output   ROWS_c_write;
output  [31:0] COLS_c_din;
input  [1:0] COLS_c_num_data_valid;
input  [1:0] COLS_c_fifo_cap;
input   COLS_c_full_n;
output   COLS_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_in1_read;
reg data_out2_write;
reg ROWS_read;
reg COLS_read;
reg ROWS_c_write;
reg COLS_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    data_in1_blk_n;
reg    ROWS_blk_n;
reg    COLS_blk_n;
reg    ROWS_c_blk_n;
reg    COLS_c_blk_n;
reg   [31:0] COLS_read_reg_1664;
reg   [31:0] ROWS_read_reg_1701;
wire   [7:0] l_val_V_fu_354_p1;
reg   [7:0] l_val_V_reg_1708;
reg   [7:0] l_val_V_94_reg_1713;
reg   [7:0] l_val_V_95_reg_1718;
reg   [7:0] l_val_V_96_reg_1723;
reg   [7:0] l_val_V_97_reg_1728;
reg   [7:0] l_val_V_98_reg_1733;
reg   [7:0] l_val_V_99_reg_1738;
reg   [7:0] l_val_V_100_reg_1743;
reg   [7:0] l_val_V_101_reg_1748;
reg   [7:0] l_val_V_102_reg_1753;
reg   [7:0] l_val_V_103_reg_1758;
reg   [7:0] l_val_V_104_reg_1763;
reg   [7:0] l_val_V_105_reg_1768;
reg   [7:0] l_val_V_106_reg_1773;
reg   [7:0] l_val_V_107_reg_1778;
reg   [7:0] l_val_V_108_reg_1783;
reg   [7:0] l_val_V_109_reg_1788;
reg   [7:0] l_val_V_110_reg_1793;
reg   [7:0] l_val_V_111_reg_1798;
reg   [7:0] l_val_V_112_reg_1803;
reg   [7:0] l_val_V_113_reg_1808;
reg   [7:0] l_val_V_114_reg_1813;
reg   [7:0] l_val_V_115_reg_1818;
reg   [7:0] l_val_V_116_reg_1823;
reg   [7:0] l_val_V_117_reg_1828;
reg   [7:0] l_val_V_118_reg_1833;
reg   [7:0] l_val_V_119_reg_1838;
reg   [7:0] l_val_V_120_reg_1843;
reg   [7:0] l_val_V_121_reg_1848;
reg   [7:0] l_val_V_122_reg_1853;
reg   [7:0] l_val_V_123_reg_1858;
reg   [7:0] l_val_V_124_reg_1863;
wire   [0:0] icmp_ln38_fu_668_p2;
reg   [0:0] icmp_ln38_reg_1868;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln38_1_fu_681_p2;
reg   [0:0] icmp_ln38_1_reg_1874;
wire   [1:0] select_ln38_2_fu_702_p3;
reg   [1:0] select_ln38_2_reg_1879;
wire   [0:0] icmp_ln38_2_fu_720_p2;
reg   [0:0] icmp_ln38_2_reg_1884;
wire   [1:0] select_ln38_4_fu_725_p3;
reg   [1:0] select_ln38_4_reg_1889;
wire   [0:0] icmp_ln38_3_fu_747_p2;
reg   [0:0] icmp_ln38_3_reg_1894;
wire   [2:0] select_ln38_6_fu_752_p3;
reg   [2:0] select_ln38_6_reg_1899;
wire   [0:0] icmp_ln38_4_fu_769_p2;
reg   [0:0] icmp_ln38_4_reg_1905;
wire    ap_CS_fsm_state3;
wire   [2:0] select_ln38_8_fu_774_p3;
reg   [2:0] select_ln38_8_reg_1910;
wire   [0:0] icmp_ln38_5_fu_792_p2;
reg   [0:0] icmp_ln38_5_reg_1915;
wire   [2:0] select_ln38_10_fu_797_p3;
reg   [2:0] select_ln38_10_reg_1920;
wire   [0:0] icmp_ln38_6_fu_815_p2;
reg   [0:0] icmp_ln38_6_reg_1925;
wire   [2:0] select_ln38_12_fu_820_p3;
reg   [2:0] select_ln38_12_reg_1930;
wire   [3:0] add_ln37_5_fu_832_p2;
reg   [3:0] add_ln37_5_reg_1935;
wire   [0:0] icmp_ln38_7_fu_842_p2;
reg   [0:0] icmp_ln38_7_reg_1940;
wire   [3:0] select_ln38_14_fu_847_p3;
reg   [3:0] select_ln38_14_reg_1946;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln38_8_fu_863_p2;
reg   [0:0] icmp_ln38_8_reg_1951;
wire   [3:0] select_ln38_16_fu_868_p3;
reg   [3:0] select_ln38_16_reg_1956;
wire   [0:0] icmp_ln38_9_fu_886_p2;
reg   [0:0] icmp_ln38_9_reg_1961;
wire   [3:0] select_ln38_18_fu_891_p3;
reg   [3:0] select_ln38_18_reg_1966;
wire   [3:0] add_ln37_8_fu_899_p2;
reg   [3:0] add_ln37_8_reg_1971;
wire   [0:0] icmp_ln38_10_fu_909_p2;
reg   [0:0] icmp_ln38_10_reg_1976;
wire   [3:0] select_ln38_20_fu_914_p3;
reg   [3:0] select_ln38_20_reg_1982;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln38_11_fu_930_p2;
reg   [0:0] icmp_ln38_11_reg_1987;
wire   [3:0] select_ln38_22_fu_935_p3;
reg   [3:0] select_ln38_22_reg_1992;
wire   [0:0] icmp_ln38_12_fu_953_p2;
reg   [0:0] icmp_ln38_12_reg_1997;
wire   [3:0] select_ln38_24_fu_958_p3;
reg   [3:0] select_ln38_24_reg_2002;
wire   [3:0] add_ln37_11_fu_966_p2;
reg   [3:0] add_ln37_11_reg_2007;
wire   [0:0] icmp_ln38_13_fu_976_p2;
reg   [0:0] icmp_ln38_13_reg_2012;
wire   [3:0] select_ln38_26_fu_981_p3;
reg   [3:0] select_ln38_26_reg_2018;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln38_14_fu_997_p2;
reg   [0:0] icmp_ln38_14_reg_2023;
wire   [3:0] select_ln38_28_fu_1002_p3;
reg   [3:0] select_ln38_28_reg_2028;
wire   [0:0] icmp_ln38_15_fu_1024_p2;
reg   [0:0] icmp_ln38_15_reg_2033;
wire   [4:0] select_ln38_30_fu_1029_p3;
reg   [4:0] select_ln38_30_reg_2038;
wire   [4:0] add_ln37_14_fu_1037_p2;
reg   [4:0] add_ln37_14_reg_2043;
wire   [0:0] icmp_ln38_16_fu_1047_p2;
reg   [0:0] icmp_ln38_16_reg_2048;
wire   [4:0] select_ln38_32_fu_1052_p3;
reg   [4:0] select_ln38_32_reg_2054;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln38_17_fu_1068_p2;
reg   [0:0] icmp_ln38_17_reg_2059;
wire   [4:0] select_ln38_33_fu_1073_p3;
reg   [4:0] select_ln38_33_reg_2064;
wire   [0:0] icmp_ln38_18_fu_1091_p2;
reg   [0:0] icmp_ln38_18_reg_2069;
wire   [4:0] select_ln38_34_fu_1096_p3;
reg   [4:0] select_ln38_34_reg_2074;
wire   [4:0] add_ln37_17_fu_1104_p2;
reg   [4:0] add_ln37_17_reg_2079;
wire   [0:0] icmp_ln38_19_fu_1114_p2;
reg   [0:0] icmp_ln38_19_reg_2084;
wire   [4:0] select_ln38_35_fu_1119_p3;
reg   [4:0] select_ln38_35_reg_2090;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln38_20_fu_1135_p2;
reg   [0:0] icmp_ln38_20_reg_2095;
wire   [4:0] select_ln38_36_fu_1140_p3;
reg   [4:0] select_ln38_36_reg_2100;
wire   [0:0] icmp_ln38_21_fu_1158_p2;
reg   [0:0] icmp_ln38_21_reg_2105;
wire   [4:0] select_ln38_37_fu_1163_p3;
reg   [4:0] select_ln38_37_reg_2110;
wire   [4:0] add_ln37_20_fu_1171_p2;
reg   [4:0] add_ln37_20_reg_2115;
wire   [0:0] icmp_ln38_22_fu_1181_p2;
reg   [0:0] icmp_ln38_22_reg_2120;
wire   [4:0] select_ln38_38_fu_1186_p3;
reg   [4:0] select_ln38_38_reg_2126;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln38_23_fu_1202_p2;
reg   [0:0] icmp_ln38_23_reg_2131;
wire   [4:0] select_ln38_39_fu_1207_p3;
reg   [4:0] select_ln38_39_reg_2136;
wire   [0:0] icmp_ln38_24_fu_1225_p2;
reg   [0:0] icmp_ln38_24_reg_2141;
wire   [4:0] select_ln38_40_fu_1230_p3;
reg   [4:0] select_ln38_40_reg_2146;
wire   [4:0] add_ln37_23_fu_1238_p2;
reg   [4:0] add_ln37_23_reg_2151;
wire   [0:0] icmp_ln38_25_fu_1248_p2;
reg   [0:0] icmp_ln38_25_reg_2156;
wire   [4:0] select_ln38_41_fu_1253_p3;
reg   [4:0] select_ln38_41_reg_2162;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln38_26_fu_1269_p2;
reg   [0:0] icmp_ln38_26_reg_2167;
wire   [4:0] select_ln38_42_fu_1274_p3;
reg   [4:0] select_ln38_42_reg_2172;
wire   [0:0] icmp_ln38_27_fu_1292_p2;
reg   [0:0] icmp_ln38_27_reg_2177;
wire   [4:0] select_ln38_43_fu_1297_p3;
reg   [4:0] select_ln38_43_reg_2182;
wire   [4:0] add_ln37_26_fu_1305_p2;
reg   [4:0] add_ln37_26_reg_2187;
wire   [0:0] icmp_ln38_28_fu_1315_p2;
reg   [0:0] icmp_ln38_28_reg_2192;
wire   [5:0] tmp_1_fu_1325_p3;
reg   [5:0] tmp_1_reg_2198;
wire    ap_CS_fsm_state11;
wire   [6:0] tmp_2_fu_1334_p3;
reg   [6:0] tmp_2_reg_2203;
wire   [6:0] tmp_3_fu_1342_p3;
reg   [6:0] tmp_3_reg_2208;
wire   [7:0] tmp_4_fu_1350_p3;
reg   [7:0] tmp_4_reg_2213;
wire   [7:0] tmp_5_fu_1358_p3;
reg   [7:0] tmp_5_reg_2218;
wire   [7:0] tmp_6_fu_1366_p3;
reg   [7:0] tmp_6_reg_2223;
wire   [7:0] tmp_7_fu_1374_p3;
reg   [7:0] tmp_7_reg_2228;
wire   [8:0] tmp_8_fu_1382_p3;
reg   [8:0] tmp_8_reg_2233;
wire   [8:0] tmp_9_fu_1390_p3;
reg   [8:0] tmp_9_reg_2238;
wire   [8:0] tmp_s_fu_1398_p3;
reg   [8:0] tmp_s_reg_2243;
wire   [8:0] tmp_10_fu_1406_p3;
reg   [8:0] tmp_10_reg_2248;
wire   [8:0] tmp_11_fu_1414_p3;
reg   [8:0] tmp_11_reg_2253;
wire   [8:0] tmp_12_fu_1422_p3;
reg   [8:0] tmp_12_reg_2258;
wire   [8:0] tmp_13_fu_1430_p3;
reg   [8:0] tmp_13_reg_2263;
wire   [8:0] tmp_14_fu_1438_p3;
reg   [8:0] tmp_14_reg_2268;
wire   [9:0] tmp_15_fu_1446_p3;
reg   [9:0] tmp_15_reg_2273;
wire   [9:0] tmp_16_fu_1454_p3;
reg   [9:0] tmp_16_reg_2278;
wire   [9:0] tmp_17_fu_1462_p3;
reg   [9:0] tmp_17_reg_2283;
wire   [9:0] tmp_18_fu_1470_p3;
reg   [9:0] tmp_18_reg_2288;
wire   [9:0] tmp_19_fu_1478_p3;
reg   [9:0] tmp_19_reg_2293;
wire   [9:0] tmp_20_fu_1486_p3;
reg   [9:0] tmp_20_reg_2298;
wire   [9:0] tmp_21_fu_1494_p3;
reg   [9:0] tmp_21_reg_2303;
wire   [9:0] tmp_22_fu_1502_p3;
reg   [9:0] tmp_22_reg_2308;
wire   [9:0] tmp_23_fu_1510_p3;
reg   [9:0] tmp_23_reg_2313;
wire   [9:0] tmp_24_fu_1518_p3;
reg   [9:0] tmp_24_reg_2318;
wire   [9:0] tmp_25_fu_1526_p3;
reg   [9:0] tmp_25_reg_2323;
wire   [9:0] tmp_26_fu_1534_p3;
reg   [9:0] tmp_26_reg_2328;
wire   [9:0] tmp_27_fu_1542_p3;
reg   [9:0] tmp_27_reg_2333;
wire   [9:0] tmp_28_fu_1556_p3;
reg   [9:0] tmp_28_reg_2338;
wire   [0:0] icmp_ln38_29_fu_1575_p2;
reg   [0:0] icmp_ln38_29_reg_2343;
wire   [9:0] tmp_29_fu_1589_p3;
reg   [9:0] tmp_29_reg_2348;
wire   [0:0] icmp_ln38_30_fu_1608_p2;
reg   [0:0] icmp_ln38_30_reg_2353;
wire   [9:0] tmp_30_fu_1626_p3;
reg   [9:0] tmp_30_reg_2358;
wire   [0:0] icmp_ln38_31_fu_1645_p2;
reg   [0:0] icmp_ln38_31_reg_2363;
wire   [63:0] mul_ln51_fu_1657_p2;
reg   [63:0] mul_ln51_reg_2368;
wire    ap_CS_fsm_state14;
reg   [9:0] buffer_V_address0;
reg    buffer_V_ce0;
reg    buffer_V_we0;
wire   [7:0] buffer_V_q0;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_done;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_idle;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_ready;
wire   [9:0] grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_address0;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_ce0;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_we0;
wire   [7:0] grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_d0;
wire    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_data_in1_read;
wire    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start;
wire    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done;
wire    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_idle;
wire    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_ready;
wire   [255:0] grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_data_out2_din;
wire    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_data_out2_write;
wire   [9:0] grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_buffer_V_address0;
wire    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_buffer_V_ce0;
reg    grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    ap_block_state1;
wire   [31:0] select_ln38_fu_673_p3;
wire   [0:0] xor_ln38_fu_686_p2;
wire   [0:0] or_ln38_fu_696_p2;
wire   [1:0] zext_ln38_fu_692_p1;
wire   [1:0] add_ln37_fu_710_p2;
wire   [31:0] zext_ln38_1_fu_716_p1;
wire   [2:0] zext_ln36_2_fu_733_p1;
wire   [2:0] add_ln37_1_fu_737_p2;
wire   [31:0] zext_ln38_2_fu_743_p1;
wire   [2:0] add_ln37_2_fu_760_p2;
wire   [31:0] zext_ln38_3_fu_765_p1;
wire   [2:0] add_ln37_3_fu_782_p2;
wire   [31:0] zext_ln38_4_fu_788_p1;
wire   [2:0] add_ln37_4_fu_805_p2;
wire   [31:0] zext_ln38_5_fu_811_p1;
wire   [3:0] zext_ln36_7_fu_828_p1;
wire   [31:0] zext_ln38_6_fu_838_p1;
wire   [3:0] add_ln37_6_fu_853_p2;
wire   [31:0] zext_ln38_7_fu_859_p1;
wire   [3:0] add_ln37_7_fu_876_p2;
wire   [31:0] zext_ln38_8_fu_882_p1;
wire   [31:0] zext_ln38_9_fu_905_p1;
wire   [3:0] add_ln37_9_fu_920_p2;
wire   [31:0] zext_ln38_10_fu_926_p1;
wire   [3:0] add_ln37_10_fu_943_p2;
wire   [31:0] zext_ln38_11_fu_949_p1;
wire   [31:0] zext_ln38_12_fu_972_p1;
wire   [3:0] add_ln37_12_fu_987_p2;
wire   [31:0] zext_ln38_13_fu_993_p1;
wire   [4:0] zext_ln36_16_fu_1010_p1;
wire   [4:0] add_ln37_13_fu_1014_p2;
wire   [31:0] zext_ln38_14_fu_1020_p1;
wire   [31:0] zext_ln38_15_fu_1043_p1;
wire   [4:0] add_ln37_15_fu_1058_p2;
wire   [31:0] zext_ln38_16_fu_1064_p1;
wire   [4:0] add_ln37_16_fu_1081_p2;
wire   [31:0] zext_ln38_17_fu_1087_p1;
wire   [31:0] zext_ln38_18_fu_1110_p1;
wire   [4:0] add_ln37_18_fu_1125_p2;
wire   [31:0] zext_ln38_19_fu_1131_p1;
wire   [4:0] add_ln37_19_fu_1148_p2;
wire   [31:0] zext_ln38_20_fu_1154_p1;
wire   [31:0] zext_ln38_21_fu_1177_p1;
wire   [4:0] add_ln37_21_fu_1192_p2;
wire   [31:0] zext_ln38_22_fu_1198_p1;
wire   [4:0] add_ln37_22_fu_1215_p2;
wire   [31:0] zext_ln38_23_fu_1221_p1;
wire   [31:0] zext_ln38_24_fu_1244_p1;
wire   [4:0] add_ln37_24_fu_1259_p2;
wire   [31:0] zext_ln38_25_fu_1265_p1;
wire   [4:0] add_ln37_25_fu_1282_p2;
wire   [31:0] zext_ln38_26_fu_1288_p1;
wire   [31:0] zext_ln38_27_fu_1311_p1;
wire   [0:0] xor_ln36_fu_1320_p2;
wire   [4:0] select_ln38_44_fu_1550_p3;
wire   [4:0] add_ln37_27_fu_1565_p2;
wire   [31:0] zext_ln38_28_fu_1571_p1;
wire   [4:0] select_ln38_45_fu_1581_p3;
wire   [4:0] add_ln37_28_fu_1598_p2;
wire   [31:0] zext_ln38_29_fu_1604_p1;
wire   [4:0] select_ln38_46_fu_1614_p3;
wire   [5:0] zext_ln36_33_fu_1622_p1;
wire   [5:0] add_ln37_29_fu_1635_p2;
wire   [31:0] zext_ln38_30_fu_1641_p1;
wire   [31:0] mul_ln51_fu_1657_p0;
wire   [31:0] mul_ln51_fu_1657_p1;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire   [63:0] mul_ln51_fu_1657_p00;
wire   [63:0] mul_ln51_fu_1657_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
#0 grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start_reg = 1'b0;
#0 grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start_reg = 1'b0;
end

reshape_reshape_stream_ap_int_8_ap_int_8_32u_s_buffer_V_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_V_address0),
    .ce0(buffer_V_ce0),
    .we0(buffer_V_we0),
    .d0(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_d0),
    .q0(buffer_V_q0)
);

reshape_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1 grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start),
    .ap_done(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_done),
    .ap_idle(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_idle),
    .ap_ready(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_ready),
    .l_val_V_125(l_val_V_124_reg_1863),
    .l_val_V_124(l_val_V_123_reg_1858),
    .l_val_V_123(l_val_V_122_reg_1853),
    .l_val_V_122(l_val_V_121_reg_1848),
    .l_val_V_121(l_val_V_120_reg_1843),
    .l_val_V_120(l_val_V_119_reg_1838),
    .l_val_V_119(l_val_V_118_reg_1833),
    .l_val_V_118(l_val_V_117_reg_1828),
    .l_val_V_117(l_val_V_116_reg_1823),
    .l_val_V_116(l_val_V_115_reg_1818),
    .l_val_V_115(l_val_V_114_reg_1813),
    .l_val_V_114(l_val_V_113_reg_1808),
    .l_val_V_113(l_val_V_112_reg_1803),
    .l_val_V_112(l_val_V_111_reg_1798),
    .l_val_V_111(l_val_V_110_reg_1793),
    .l_val_V_110(l_val_V_109_reg_1788),
    .l_val_V_109(l_val_V_108_reg_1783),
    .l_val_V_108(l_val_V_107_reg_1778),
    .l_val_V_107(l_val_V_106_reg_1773),
    .l_val_V_106(l_val_V_105_reg_1768),
    .l_val_V_105(l_val_V_104_reg_1763),
    .l_val_V_104(l_val_V_103_reg_1758),
    .l_val_V_103(l_val_V_102_reg_1753),
    .l_val_V_102(l_val_V_101_reg_1748),
    .l_val_V_101(l_val_V_100_reg_1743),
    .l_val_V_100(l_val_V_99_reg_1738),
    .l_val_V_99(l_val_V_98_reg_1733),
    .l_val_V_98(l_val_V_97_reg_1728),
    .l_val_V_97(l_val_V_96_reg_1723),
    .l_val_V_96(l_val_V_95_reg_1718),
    .l_val_V_95(l_val_V_94_reg_1713),
    .l_val_V_94(l_val_V_reg_1708),
    .ROWS_load(ROWS_read_reg_1701),
    .buffer_V_address0(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_address0),
    .buffer_V_ce0(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_ce0),
    .buffer_V_we0(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_we0),
    .buffer_V_d0(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_d0),
    .icmp_ln38(icmp_ln38_reg_1868),
    .zext_ln36(tmp_1_reg_2198),
    .icmp_ln38_1(icmp_ln38_1_reg_1874),
    .zext_ln36_1(tmp_2_reg_2203),
    .icmp_ln38_2(icmp_ln38_2_reg_1884),
    .zext_ln36_3(tmp_3_reg_2208),
    .icmp_ln38_3(icmp_ln38_3_reg_1894),
    .zext_ln36_4(tmp_4_reg_2213),
    .icmp_ln38_4(icmp_ln38_4_reg_1905),
    .zext_ln36_5(tmp_5_reg_2218),
    .icmp_ln38_5(icmp_ln38_5_reg_1915),
    .zext_ln36_6(tmp_6_reg_2223),
    .icmp_ln38_6(icmp_ln38_6_reg_1925),
    .zext_ln36_8(tmp_7_reg_2228),
    .icmp_ln38_7(icmp_ln38_7_reg_1940),
    .zext_ln36_9(tmp_8_reg_2233),
    .icmp_ln38_8(icmp_ln38_8_reg_1951),
    .zext_ln36_10(tmp_9_reg_2238),
    .icmp_ln38_9(icmp_ln38_9_reg_1961),
    .zext_ln36_11(tmp_s_reg_2243),
    .icmp_ln38_10(icmp_ln38_10_reg_1976),
    .zext_ln36_12(tmp_10_reg_2248),
    .icmp_ln38_11(icmp_ln38_11_reg_1987),
    .zext_ln36_13(tmp_11_reg_2253),
    .icmp_ln38_12(icmp_ln38_12_reg_1997),
    .zext_ln36_14(tmp_12_reg_2258),
    .icmp_ln38_13(icmp_ln38_13_reg_2012),
    .zext_ln36_15(tmp_13_reg_2263),
    .icmp_ln38_14(icmp_ln38_14_reg_2023),
    .zext_ln36_17(tmp_14_reg_2268),
    .icmp_ln38_15(icmp_ln38_15_reg_2033),
    .zext_ln36_18(tmp_15_reg_2273),
    .icmp_ln38_16(icmp_ln38_16_reg_2048),
    .zext_ln36_19(tmp_16_reg_2278),
    .icmp_ln38_17(icmp_ln38_17_reg_2059),
    .zext_ln36_20(tmp_17_reg_2283),
    .icmp_ln38_18(icmp_ln38_18_reg_2069),
    .zext_ln36_21(tmp_18_reg_2288),
    .icmp_ln38_19(icmp_ln38_19_reg_2084),
    .zext_ln36_22(tmp_19_reg_2293),
    .icmp_ln38_20(icmp_ln38_20_reg_2095),
    .zext_ln36_23(tmp_20_reg_2298),
    .icmp_ln38_21(icmp_ln38_21_reg_2105),
    .zext_ln36_24(tmp_21_reg_2303),
    .icmp_ln38_22(icmp_ln38_22_reg_2120),
    .zext_ln36_25(tmp_22_reg_2308),
    .icmp_ln38_23(icmp_ln38_23_reg_2131),
    .zext_ln36_26(tmp_23_reg_2313),
    .icmp_ln38_24(icmp_ln38_24_reg_2141),
    .zext_ln36_27(tmp_24_reg_2318),
    .icmp_ln38_25(icmp_ln38_25_reg_2156),
    .zext_ln36_28(tmp_25_reg_2323),
    .icmp_ln38_26(icmp_ln38_26_reg_2167),
    .zext_ln36_29(tmp_26_reg_2328),
    .icmp_ln38_27(icmp_ln38_27_reg_2177),
    .zext_ln36_30(tmp_27_reg_2333),
    .icmp_ln38_28(icmp_ln38_28_reg_2192),
    .zext_ln36_31(tmp_28_reg_2338),
    .icmp_ln38_29(icmp_ln38_29_reg_2343),
    .zext_ln36_32(tmp_29_reg_2348),
    .icmp_ln38_30(icmp_ln38_30_reg_2353),
    .zext_ln36_34(tmp_30_reg_2358),
    .icmp_ln38_31(icmp_ln38_31_reg_2363),
    .data_in1_dout(data_in1_dout),
    .data_in1_num_data_valid(5'd0),
    .data_in1_fifo_cap(5'd0),
    .data_in1_empty_n(data_in1_empty_n),
    .data_in1_read(grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_data_in1_read)
);

reshape_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4 grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start),
    .ap_done(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done),
    .ap_idle(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_idle),
    .ap_ready(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_ready),
    .data_out2_din(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_data_out2_din),
    .data_out2_num_data_valid(5'd0),
    .data_out2_fifo_cap(5'd0),
    .data_out2_full_n(data_out2_full_n),
    .data_out2_write(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_data_out2_write),
    .mul_ln51(mul_ln51_reg_2368),
    .ROWS_load(ROWS_read_reg_1701),
    .buffer_V_address0(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_buffer_V_address0),
    .buffer_V_ce0(grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_buffer_V_ce0),
    .buffer_V_q0(buffer_V_q0)
);

reshape_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul_ln51_fu_1657_p0),
    .din1(mul_ln51_fu_1657_p1),
    .dout(mul_ln51_fu_1657_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_ready == 1'b1)) begin
            grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_ready == 1'b1)) begin
            grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        COLS_read_reg_1664 <= COLS_dout;
        ROWS_read_reg_1701 <= ROWS_dout;
        l_val_V_100_reg_1743 <= {{data_in1_dout[63:56]}};
        l_val_V_101_reg_1748 <= {{data_in1_dout[71:64]}};
        l_val_V_102_reg_1753 <= {{data_in1_dout[79:72]}};
        l_val_V_103_reg_1758 <= {{data_in1_dout[87:80]}};
        l_val_V_104_reg_1763 <= {{data_in1_dout[95:88]}};
        l_val_V_105_reg_1768 <= {{data_in1_dout[103:96]}};
        l_val_V_106_reg_1773 <= {{data_in1_dout[111:104]}};
        l_val_V_107_reg_1778 <= {{data_in1_dout[119:112]}};
        l_val_V_108_reg_1783 <= {{data_in1_dout[127:120]}};
        l_val_V_109_reg_1788 <= {{data_in1_dout[135:128]}};
        l_val_V_110_reg_1793 <= {{data_in1_dout[143:136]}};
        l_val_V_111_reg_1798 <= {{data_in1_dout[151:144]}};
        l_val_V_112_reg_1803 <= {{data_in1_dout[159:152]}};
        l_val_V_113_reg_1808 <= {{data_in1_dout[167:160]}};
        l_val_V_114_reg_1813 <= {{data_in1_dout[175:168]}};
        l_val_V_115_reg_1818 <= {{data_in1_dout[183:176]}};
        l_val_V_116_reg_1823 <= {{data_in1_dout[191:184]}};
        l_val_V_117_reg_1828 <= {{data_in1_dout[199:192]}};
        l_val_V_118_reg_1833 <= {{data_in1_dout[207:200]}};
        l_val_V_119_reg_1838 <= {{data_in1_dout[215:208]}};
        l_val_V_120_reg_1843 <= {{data_in1_dout[223:216]}};
        l_val_V_121_reg_1848 <= {{data_in1_dout[231:224]}};
        l_val_V_122_reg_1853 <= {{data_in1_dout[239:232]}};
        l_val_V_123_reg_1858 <= {{data_in1_dout[247:240]}};
        l_val_V_124_reg_1863 <= {{data_in1_dout[255:248]}};
        l_val_V_94_reg_1713 <= {{data_in1_dout[15:8]}};
        l_val_V_95_reg_1718 <= {{data_in1_dout[23:16]}};
        l_val_V_96_reg_1723 <= {{data_in1_dout[31:24]}};
        l_val_V_97_reg_1728 <= {{data_in1_dout[39:32]}};
        l_val_V_98_reg_1733 <= {{data_in1_dout[47:40]}};
        l_val_V_99_reg_1738 <= {{data_in1_dout[55:48]}};
        l_val_V_reg_1708 <= l_val_V_fu_354_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln37_11_reg_2007 <= add_ln37_11_fu_966_p2;
        icmp_ln38_11_reg_1987 <= icmp_ln38_11_fu_930_p2;
        icmp_ln38_12_reg_1997 <= icmp_ln38_12_fu_953_p2;
        icmp_ln38_13_reg_2012 <= icmp_ln38_13_fu_976_p2;
        select_ln38_20_reg_1982 <= select_ln38_20_fu_914_p3;
        select_ln38_22_reg_1992 <= select_ln38_22_fu_935_p3;
        select_ln38_24_reg_2002 <= select_ln38_24_fu_958_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln37_14_reg_2043 <= add_ln37_14_fu_1037_p2;
        icmp_ln38_14_reg_2023 <= icmp_ln38_14_fu_997_p2;
        icmp_ln38_15_reg_2033 <= icmp_ln38_15_fu_1024_p2;
        icmp_ln38_16_reg_2048 <= icmp_ln38_16_fu_1047_p2;
        select_ln38_26_reg_2018 <= select_ln38_26_fu_981_p3;
        select_ln38_28_reg_2028 <= select_ln38_28_fu_1002_p3;
        select_ln38_30_reg_2038 <= select_ln38_30_fu_1029_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln37_17_reg_2079 <= add_ln37_17_fu_1104_p2;
        icmp_ln38_17_reg_2059 <= icmp_ln38_17_fu_1068_p2;
        icmp_ln38_18_reg_2069 <= icmp_ln38_18_fu_1091_p2;
        icmp_ln38_19_reg_2084 <= icmp_ln38_19_fu_1114_p2;
        select_ln38_32_reg_2054 <= select_ln38_32_fu_1052_p3;
        select_ln38_33_reg_2064 <= select_ln38_33_fu_1073_p3;
        select_ln38_34_reg_2074 <= select_ln38_34_fu_1096_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln37_20_reg_2115 <= add_ln37_20_fu_1171_p2;
        icmp_ln38_20_reg_2095 <= icmp_ln38_20_fu_1135_p2;
        icmp_ln38_21_reg_2105 <= icmp_ln38_21_fu_1158_p2;
        icmp_ln38_22_reg_2120 <= icmp_ln38_22_fu_1181_p2;
        select_ln38_35_reg_2090 <= select_ln38_35_fu_1119_p3;
        select_ln38_36_reg_2100 <= select_ln38_36_fu_1140_p3;
        select_ln38_37_reg_2110 <= select_ln38_37_fu_1163_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln37_23_reg_2151 <= add_ln37_23_fu_1238_p2;
        icmp_ln38_23_reg_2131 <= icmp_ln38_23_fu_1202_p2;
        icmp_ln38_24_reg_2141 <= icmp_ln38_24_fu_1225_p2;
        icmp_ln38_25_reg_2156 <= icmp_ln38_25_fu_1248_p2;
        select_ln38_38_reg_2126 <= select_ln38_38_fu_1186_p3;
        select_ln38_39_reg_2136 <= select_ln38_39_fu_1207_p3;
        select_ln38_40_reg_2146 <= select_ln38_40_fu_1230_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln37_26_reg_2187 <= add_ln37_26_fu_1305_p2;
        icmp_ln38_26_reg_2167 <= icmp_ln38_26_fu_1269_p2;
        icmp_ln38_27_reg_2177 <= icmp_ln38_27_fu_1292_p2;
        icmp_ln38_28_reg_2192 <= icmp_ln38_28_fu_1315_p2;
        select_ln38_41_reg_2162 <= select_ln38_41_fu_1253_p3;
        select_ln38_42_reg_2172 <= select_ln38_42_fu_1274_p3;
        select_ln38_43_reg_2182 <= select_ln38_43_fu_1297_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln37_5_reg_1935 <= add_ln37_5_fu_832_p2;
        icmp_ln38_4_reg_1905 <= icmp_ln38_4_fu_769_p2;
        icmp_ln38_5_reg_1915 <= icmp_ln38_5_fu_792_p2;
        icmp_ln38_6_reg_1925 <= icmp_ln38_6_fu_815_p2;
        icmp_ln38_7_reg_1940 <= icmp_ln38_7_fu_842_p2;
        select_ln38_10_reg_1920 <= select_ln38_10_fu_797_p3;
        select_ln38_12_reg_1930 <= select_ln38_12_fu_820_p3;
        select_ln38_8_reg_1910 <= select_ln38_8_fu_774_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln37_8_reg_1971 <= add_ln37_8_fu_899_p2;
        icmp_ln38_10_reg_1976 <= icmp_ln38_10_fu_909_p2;
        icmp_ln38_8_reg_1951 <= icmp_ln38_8_fu_863_p2;
        icmp_ln38_9_reg_1961 <= icmp_ln38_9_fu_886_p2;
        select_ln38_14_reg_1946 <= select_ln38_14_fu_847_p3;
        select_ln38_16_reg_1956 <= select_ln38_16_fu_868_p3;
        select_ln38_18_reg_1966 <= select_ln38_18_fu_891_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln38_1_reg_1874 <= icmp_ln38_1_fu_681_p2;
        icmp_ln38_2_reg_1884 <= icmp_ln38_2_fu_720_p2;
        icmp_ln38_3_reg_1894 <= icmp_ln38_3_fu_747_p2;
        icmp_ln38_reg_1868 <= icmp_ln38_fu_668_p2;
        select_ln38_2_reg_1879 <= select_ln38_2_fu_702_p3;
        select_ln38_4_reg_1889 <= select_ln38_4_fu_725_p3;
        select_ln38_6_reg_1899 <= select_ln38_6_fu_752_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln38_29_reg_2343 <= icmp_ln38_29_fu_1575_p2;
        icmp_ln38_30_reg_2353 <= icmp_ln38_30_fu_1608_p2;
        icmp_ln38_31_reg_2363 <= icmp_ln38_31_fu_1645_p2;
        tmp_10_reg_2248[8 : 5] <= tmp_10_fu_1406_p3[8 : 5];
        tmp_11_reg_2253[8 : 5] <= tmp_11_fu_1414_p3[8 : 5];
        tmp_12_reg_2258[8 : 5] <= tmp_12_fu_1422_p3[8 : 5];
        tmp_13_reg_2263[8 : 5] <= tmp_13_fu_1430_p3[8 : 5];
        tmp_14_reg_2268[8 : 5] <= tmp_14_fu_1438_p3[8 : 5];
        tmp_15_reg_2273[9 : 5] <= tmp_15_fu_1446_p3[9 : 5];
        tmp_16_reg_2278[9 : 5] <= tmp_16_fu_1454_p3[9 : 5];
        tmp_17_reg_2283[9 : 5] <= tmp_17_fu_1462_p3[9 : 5];
        tmp_18_reg_2288[9 : 5] <= tmp_18_fu_1470_p3[9 : 5];
        tmp_19_reg_2293[9 : 5] <= tmp_19_fu_1478_p3[9 : 5];
        tmp_1_reg_2198[5] <= tmp_1_fu_1325_p3[5];
        tmp_20_reg_2298[9 : 5] <= tmp_20_fu_1486_p3[9 : 5];
        tmp_21_reg_2303[9 : 5] <= tmp_21_fu_1494_p3[9 : 5];
        tmp_22_reg_2308[9 : 5] <= tmp_22_fu_1502_p3[9 : 5];
        tmp_23_reg_2313[9 : 5] <= tmp_23_fu_1510_p3[9 : 5];
        tmp_24_reg_2318[9 : 5] <= tmp_24_fu_1518_p3[9 : 5];
        tmp_25_reg_2323[9 : 5] <= tmp_25_fu_1526_p3[9 : 5];
        tmp_26_reg_2328[9 : 5] <= tmp_26_fu_1534_p3[9 : 5];
        tmp_27_reg_2333[9 : 5] <= tmp_27_fu_1542_p3[9 : 5];
        tmp_28_reg_2338[9 : 5] <= tmp_28_fu_1556_p3[9 : 5];
        tmp_29_reg_2348[9 : 5] <= tmp_29_fu_1589_p3[9 : 5];
        tmp_2_reg_2203[6 : 5] <= tmp_2_fu_1334_p3[6 : 5];
        tmp_30_reg_2358[9 : 5] <= tmp_30_fu_1626_p3[9 : 5];
        tmp_3_reg_2208[6 : 5] <= tmp_3_fu_1342_p3[6 : 5];
        tmp_4_reg_2213[7 : 5] <= tmp_4_fu_1350_p3[7 : 5];
        tmp_5_reg_2218[7 : 5] <= tmp_5_fu_1358_p3[7 : 5];
        tmp_6_reg_2223[7 : 5] <= tmp_6_fu_1366_p3[7 : 5];
        tmp_7_reg_2228[7 : 5] <= tmp_7_fu_1374_p3[7 : 5];
        tmp_8_reg_2233[8 : 5] <= tmp_8_fu_1382_p3[8 : 5];
        tmp_9_reg_2238[8 : 5] <= tmp_9_fu_1390_p3[8 : 5];
        tmp_s_reg_2243[8 : 5] <= tmp_s_fu_1398_p3[8 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln51_reg_2368 <= mul_ln51_fu_1657_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_blk_n = COLS_empty_n;
    end else begin
        COLS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_c_blk_n = COLS_c_full_n;
    end else begin
        COLS_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_c_write = 1'b1;
    end else begin
        COLS_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_read = 1'b1;
    end else begin
        COLS_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_blk_n = ROWS_empty_n;
    end else begin
        ROWS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_c_blk_n = ROWS_c_full_n;
    end else begin
        ROWS_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_c_write = 1'b1;
    end else begin
        ROWS_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_read = 1'b1;
    end else begin
        ROWS_read = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        buffer_V_address0 = grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buffer_V_address0 = grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_address0;
    end else begin
        buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        buffer_V_ce0 = grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buffer_V_ce0 = grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_ce0;
    end else begin
        buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buffer_V_we0 = grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_buffer_V_we0;
    end else begin
        buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_in1_blk_n = data_in1_empty_n;
    end else begin
        data_in1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_in1_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_in1_read = grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_data_in1_read;
    end else begin
        data_in1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out2_write = grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_data_out2_write;
    end else begin
        data_out2_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign COLS_c_din = COLS_dout;

assign ROWS_c_din = ROWS_dout;

assign add_ln37_10_fu_943_p2 = (select_ln38_22_fu_935_p3 + 4'd1);

assign add_ln37_11_fu_966_p2 = (select_ln38_24_fu_958_p3 + 4'd1);

assign add_ln37_12_fu_987_p2 = (select_ln38_26_fu_981_p3 + 4'd1);

assign add_ln37_13_fu_1014_p2 = (zext_ln36_16_fu_1010_p1 + 5'd1);

assign add_ln37_14_fu_1037_p2 = (select_ln38_30_fu_1029_p3 + 5'd1);

assign add_ln37_15_fu_1058_p2 = (select_ln38_32_fu_1052_p3 + 5'd1);

assign add_ln37_16_fu_1081_p2 = (select_ln38_33_fu_1073_p3 + 5'd1);

assign add_ln37_17_fu_1104_p2 = (select_ln38_34_fu_1096_p3 + 5'd1);

assign add_ln37_18_fu_1125_p2 = (select_ln38_35_fu_1119_p3 + 5'd1);

assign add_ln37_19_fu_1148_p2 = (select_ln38_36_fu_1140_p3 + 5'd1);

assign add_ln37_1_fu_737_p2 = (zext_ln36_2_fu_733_p1 + 3'd1);

assign add_ln37_20_fu_1171_p2 = (select_ln38_37_fu_1163_p3 + 5'd1);

assign add_ln37_21_fu_1192_p2 = (select_ln38_38_fu_1186_p3 + 5'd1);

assign add_ln37_22_fu_1215_p2 = (select_ln38_39_fu_1207_p3 + 5'd1);

assign add_ln37_23_fu_1238_p2 = (select_ln38_40_fu_1230_p3 + 5'd1);

assign add_ln37_24_fu_1259_p2 = (select_ln38_41_fu_1253_p3 + 5'd1);

assign add_ln37_25_fu_1282_p2 = (select_ln38_42_fu_1274_p3 + 5'd1);

assign add_ln37_26_fu_1305_p2 = (select_ln38_43_fu_1297_p3 + 5'd1);

assign add_ln37_27_fu_1565_p2 = (select_ln38_44_fu_1550_p3 + 5'd1);

assign add_ln37_28_fu_1598_p2 = (select_ln38_45_fu_1581_p3 + 5'd1);

assign add_ln37_29_fu_1635_p2 = (zext_ln36_33_fu_1622_p1 + 6'd1);

assign add_ln37_2_fu_760_p2 = (select_ln38_6_reg_1899 + 3'd1);

assign add_ln37_3_fu_782_p2 = (select_ln38_8_fu_774_p3 + 3'd1);

assign add_ln37_4_fu_805_p2 = (select_ln38_10_fu_797_p3 + 3'd1);

assign add_ln37_5_fu_832_p2 = (zext_ln36_7_fu_828_p1 + 4'd1);

assign add_ln37_6_fu_853_p2 = (select_ln38_14_fu_847_p3 + 4'd1);

assign add_ln37_7_fu_876_p2 = (select_ln38_16_fu_868_p3 + 4'd1);

assign add_ln37_8_fu_899_p2 = (select_ln38_18_fu_891_p3 + 4'd1);

assign add_ln37_9_fu_920_p2 = (select_ln38_20_fu_914_p3 + 4'd1);

assign add_ln37_fu_710_p2 = (select_ln38_2_fu_702_p3 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((data_in1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign data_out2_din = grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_data_out2_din;

assign grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start = grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242_ap_start_reg;

assign grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start = grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345_ap_start_reg;

assign icmp_ln38_10_fu_909_p2 = ((zext_ln38_9_fu_905_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_11_fu_930_p2 = ((zext_ln38_10_fu_926_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_12_fu_953_p2 = ((zext_ln38_11_fu_949_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_13_fu_976_p2 = ((zext_ln38_12_fu_972_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_14_fu_997_p2 = ((zext_ln38_13_fu_993_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_15_fu_1024_p2 = ((zext_ln38_14_fu_1020_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_16_fu_1047_p2 = ((zext_ln38_15_fu_1043_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_17_fu_1068_p2 = ((zext_ln38_16_fu_1064_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_18_fu_1091_p2 = ((zext_ln38_17_fu_1087_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_19_fu_1114_p2 = ((zext_ln38_18_fu_1110_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_1_fu_681_p2 = ((select_ln38_fu_673_p3 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_20_fu_1135_p2 = ((zext_ln38_19_fu_1131_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_21_fu_1158_p2 = ((zext_ln38_20_fu_1154_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_22_fu_1181_p2 = ((zext_ln38_21_fu_1177_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_23_fu_1202_p2 = ((zext_ln38_22_fu_1198_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_24_fu_1225_p2 = ((zext_ln38_23_fu_1221_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_25_fu_1248_p2 = ((zext_ln38_24_fu_1244_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_26_fu_1269_p2 = ((zext_ln38_25_fu_1265_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_27_fu_1292_p2 = ((zext_ln38_26_fu_1288_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_28_fu_1315_p2 = ((zext_ln38_27_fu_1311_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_29_fu_1575_p2 = ((zext_ln38_28_fu_1571_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_2_fu_720_p2 = ((zext_ln38_1_fu_716_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_30_fu_1608_p2 = ((zext_ln38_29_fu_1604_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_31_fu_1645_p2 = ((zext_ln38_30_fu_1641_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_3_fu_747_p2 = ((zext_ln38_2_fu_743_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_4_fu_769_p2 = ((zext_ln38_3_fu_765_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_5_fu_792_p2 = ((zext_ln38_4_fu_788_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_6_fu_815_p2 = ((zext_ln38_5_fu_811_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_7_fu_842_p2 = ((zext_ln38_6_fu_838_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_8_fu_863_p2 = ((zext_ln38_7_fu_859_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_9_fu_886_p2 = ((zext_ln38_8_fu_882_p1 == COLS_read_reg_1664) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_668_p2 = ((COLS_read_reg_1664 == 32'd1) ? 1'b1 : 1'b0);

assign l_val_V_fu_354_p1 = data_in1_dout[7:0];

assign mul_ln51_fu_1657_p0 = mul_ln51_fu_1657_p00;

assign mul_ln51_fu_1657_p00 = COLS_read_reg_1664;

assign mul_ln51_fu_1657_p1 = mul_ln51_fu_1657_p10;

assign mul_ln51_fu_1657_p10 = ROWS_read_reg_1701;

assign or_ln38_fu_696_p2 = (icmp_ln38_fu_668_p2 | icmp_ln38_1_fu_681_p2);

assign select_ln38_10_fu_797_p3 = ((icmp_ln38_5_fu_792_p2[0:0] == 1'b1) ? 3'd0 : add_ln37_3_fu_782_p2);

assign select_ln38_12_fu_820_p3 = ((icmp_ln38_6_fu_815_p2[0:0] == 1'b1) ? 3'd0 : add_ln37_4_fu_805_p2);

assign select_ln38_14_fu_847_p3 = ((icmp_ln38_7_reg_1940[0:0] == 1'b1) ? 4'd0 : add_ln37_5_reg_1935);

assign select_ln38_16_fu_868_p3 = ((icmp_ln38_8_fu_863_p2[0:0] == 1'b1) ? 4'd0 : add_ln37_6_fu_853_p2);

assign select_ln38_18_fu_891_p3 = ((icmp_ln38_9_fu_886_p2[0:0] == 1'b1) ? 4'd0 : add_ln37_7_fu_876_p2);

assign select_ln38_20_fu_914_p3 = ((icmp_ln38_10_reg_1976[0:0] == 1'b1) ? 4'd0 : add_ln37_8_reg_1971);

assign select_ln38_22_fu_935_p3 = ((icmp_ln38_11_fu_930_p2[0:0] == 1'b1) ? 4'd0 : add_ln37_9_fu_920_p2);

assign select_ln38_24_fu_958_p3 = ((icmp_ln38_12_fu_953_p2[0:0] == 1'b1) ? 4'd0 : add_ln37_10_fu_943_p2);

assign select_ln38_26_fu_981_p3 = ((icmp_ln38_13_reg_2012[0:0] == 1'b1) ? 4'd0 : add_ln37_11_reg_2007);

assign select_ln38_28_fu_1002_p3 = ((icmp_ln38_14_fu_997_p2[0:0] == 1'b1) ? 4'd0 : add_ln37_12_fu_987_p2);

assign select_ln38_2_fu_702_p3 = ((or_ln38_fu_696_p2[0:0] == 1'b1) ? zext_ln38_fu_692_p1 : 2'd2);

assign select_ln38_30_fu_1029_p3 = ((icmp_ln38_15_fu_1024_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_13_fu_1014_p2);

assign select_ln38_32_fu_1052_p3 = ((icmp_ln38_16_reg_2048[0:0] == 1'b1) ? 5'd0 : add_ln37_14_reg_2043);

assign select_ln38_33_fu_1073_p3 = ((icmp_ln38_17_fu_1068_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_15_fu_1058_p2);

assign select_ln38_34_fu_1096_p3 = ((icmp_ln38_18_fu_1091_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_16_fu_1081_p2);

assign select_ln38_35_fu_1119_p3 = ((icmp_ln38_19_reg_2084[0:0] == 1'b1) ? 5'd0 : add_ln37_17_reg_2079);

assign select_ln38_36_fu_1140_p3 = ((icmp_ln38_20_fu_1135_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_18_fu_1125_p2);

assign select_ln38_37_fu_1163_p3 = ((icmp_ln38_21_fu_1158_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_19_fu_1148_p2);

assign select_ln38_38_fu_1186_p3 = ((icmp_ln38_22_reg_2120[0:0] == 1'b1) ? 5'd0 : add_ln37_20_reg_2115);

assign select_ln38_39_fu_1207_p3 = ((icmp_ln38_23_fu_1202_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_21_fu_1192_p2);

assign select_ln38_40_fu_1230_p3 = ((icmp_ln38_24_fu_1225_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_22_fu_1215_p2);

assign select_ln38_41_fu_1253_p3 = ((icmp_ln38_25_reg_2156[0:0] == 1'b1) ? 5'd0 : add_ln37_23_reg_2151);

assign select_ln38_42_fu_1274_p3 = ((icmp_ln38_26_fu_1269_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_24_fu_1259_p2);

assign select_ln38_43_fu_1297_p3 = ((icmp_ln38_27_fu_1292_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_25_fu_1282_p2);

assign select_ln38_44_fu_1550_p3 = ((icmp_ln38_28_reg_2192[0:0] == 1'b1) ? 5'd0 : add_ln37_26_reg_2187);

assign select_ln38_45_fu_1581_p3 = ((icmp_ln38_29_fu_1575_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_27_fu_1565_p2);

assign select_ln38_46_fu_1614_p3 = ((icmp_ln38_30_fu_1608_p2[0:0] == 1'b1) ? 5'd0 : add_ln37_28_fu_1598_p2);

assign select_ln38_4_fu_725_p3 = ((icmp_ln38_2_fu_720_p2[0:0] == 1'b1) ? 2'd0 : add_ln37_fu_710_p2);

assign select_ln38_6_fu_752_p3 = ((icmp_ln38_3_fu_747_p2[0:0] == 1'b1) ? 3'd0 : add_ln37_1_fu_737_p2);

assign select_ln38_8_fu_774_p3 = ((icmp_ln38_4_fu_769_p2[0:0] == 1'b1) ? 3'd0 : add_ln37_2_fu_760_p2);

assign select_ln38_fu_673_p3 = ((icmp_ln38_fu_668_p2[0:0] == 1'b1) ? 32'd1 : 32'd2);

assign tmp_10_fu_1406_p3 = {{select_ln38_20_reg_1982}, {5'd0}};

assign tmp_11_fu_1414_p3 = {{select_ln38_22_reg_1992}, {5'd0}};

assign tmp_12_fu_1422_p3 = {{select_ln38_24_reg_2002}, {5'd0}};

assign tmp_13_fu_1430_p3 = {{select_ln38_26_reg_2018}, {5'd0}};

assign tmp_14_fu_1438_p3 = {{select_ln38_28_reg_2028}, {5'd0}};

assign tmp_15_fu_1446_p3 = {{select_ln38_30_reg_2038}, {5'd0}};

assign tmp_16_fu_1454_p3 = {{select_ln38_32_reg_2054}, {5'd0}};

assign tmp_17_fu_1462_p3 = {{select_ln38_33_reg_2064}, {5'd0}};

assign tmp_18_fu_1470_p3 = {{select_ln38_34_reg_2074}, {5'd0}};

assign tmp_19_fu_1478_p3 = {{select_ln38_35_reg_2090}, {5'd0}};

assign tmp_1_fu_1325_p3 = {{xor_ln36_fu_1320_p2}, {5'd0}};

assign tmp_20_fu_1486_p3 = {{select_ln38_36_reg_2100}, {5'd0}};

assign tmp_21_fu_1494_p3 = {{select_ln38_37_reg_2110}, {5'd0}};

assign tmp_22_fu_1502_p3 = {{select_ln38_38_reg_2126}, {5'd0}};

assign tmp_23_fu_1510_p3 = {{select_ln38_39_reg_2136}, {5'd0}};

assign tmp_24_fu_1518_p3 = {{select_ln38_40_reg_2146}, {5'd0}};

assign tmp_25_fu_1526_p3 = {{select_ln38_41_reg_2162}, {5'd0}};

assign tmp_26_fu_1534_p3 = {{select_ln38_42_reg_2172}, {5'd0}};

assign tmp_27_fu_1542_p3 = {{select_ln38_43_reg_2182}, {5'd0}};

assign tmp_28_fu_1556_p3 = {{select_ln38_44_fu_1550_p3}, {5'd0}};

assign tmp_29_fu_1589_p3 = {{select_ln38_45_fu_1581_p3}, {5'd0}};

assign tmp_2_fu_1334_p3 = {{select_ln38_2_reg_1879}, {5'd0}};

assign tmp_30_fu_1626_p3 = {{select_ln38_46_fu_1614_p3}, {5'd0}};

assign tmp_3_fu_1342_p3 = {{select_ln38_4_reg_1889}, {5'd0}};

assign tmp_4_fu_1350_p3 = {{select_ln38_6_reg_1899}, {5'd0}};

assign tmp_5_fu_1358_p3 = {{select_ln38_8_reg_1910}, {5'd0}};

assign tmp_6_fu_1366_p3 = {{select_ln38_10_reg_1920}, {5'd0}};

assign tmp_7_fu_1374_p3 = {{select_ln38_12_reg_1930}, {5'd0}};

assign tmp_8_fu_1382_p3 = {{select_ln38_14_reg_1946}, {5'd0}};

assign tmp_9_fu_1390_p3 = {{select_ln38_16_reg_1956}, {5'd0}};

assign tmp_s_fu_1398_p3 = {{select_ln38_18_reg_1966}, {5'd0}};

assign xor_ln36_fu_1320_p2 = (icmp_ln38_reg_1868 ^ 1'd1);

assign xor_ln38_fu_686_p2 = (icmp_ln38_1_fu_681_p2 ^ 1'd1);

assign zext_ln36_16_fu_1010_p1 = select_ln38_28_fu_1002_p3;

assign zext_ln36_2_fu_733_p1 = select_ln38_4_fu_725_p3;

assign zext_ln36_33_fu_1622_p1 = select_ln38_46_fu_1614_p3;

assign zext_ln36_7_fu_828_p1 = select_ln38_12_fu_820_p3;

assign zext_ln38_10_fu_926_p1 = add_ln37_9_fu_920_p2;

assign zext_ln38_11_fu_949_p1 = add_ln37_10_fu_943_p2;

assign zext_ln38_12_fu_972_p1 = add_ln37_11_fu_966_p2;

assign zext_ln38_13_fu_993_p1 = add_ln37_12_fu_987_p2;

assign zext_ln38_14_fu_1020_p1 = add_ln37_13_fu_1014_p2;

assign zext_ln38_15_fu_1043_p1 = add_ln37_14_fu_1037_p2;

assign zext_ln38_16_fu_1064_p1 = add_ln37_15_fu_1058_p2;

assign zext_ln38_17_fu_1087_p1 = add_ln37_16_fu_1081_p2;

assign zext_ln38_18_fu_1110_p1 = add_ln37_17_fu_1104_p2;

assign zext_ln38_19_fu_1131_p1 = add_ln37_18_fu_1125_p2;

assign zext_ln38_1_fu_716_p1 = add_ln37_fu_710_p2;

assign zext_ln38_20_fu_1154_p1 = add_ln37_19_fu_1148_p2;

assign zext_ln38_21_fu_1177_p1 = add_ln37_20_fu_1171_p2;

assign zext_ln38_22_fu_1198_p1 = add_ln37_21_fu_1192_p2;

assign zext_ln38_23_fu_1221_p1 = add_ln37_22_fu_1215_p2;

assign zext_ln38_24_fu_1244_p1 = add_ln37_23_fu_1238_p2;

assign zext_ln38_25_fu_1265_p1 = add_ln37_24_fu_1259_p2;

assign zext_ln38_26_fu_1288_p1 = add_ln37_25_fu_1282_p2;

assign zext_ln38_27_fu_1311_p1 = add_ln37_26_fu_1305_p2;

assign zext_ln38_28_fu_1571_p1 = add_ln37_27_fu_1565_p2;

assign zext_ln38_29_fu_1604_p1 = add_ln37_28_fu_1598_p2;

assign zext_ln38_2_fu_743_p1 = add_ln37_1_fu_737_p2;

assign zext_ln38_30_fu_1641_p1 = add_ln37_29_fu_1635_p2;

assign zext_ln38_3_fu_765_p1 = add_ln37_2_fu_760_p2;

assign zext_ln38_4_fu_788_p1 = add_ln37_3_fu_782_p2;

assign zext_ln38_5_fu_811_p1 = add_ln37_4_fu_805_p2;

assign zext_ln38_6_fu_838_p1 = add_ln37_5_fu_832_p2;

assign zext_ln38_7_fu_859_p1 = add_ln37_6_fu_853_p2;

assign zext_ln38_8_fu_882_p1 = add_ln37_7_fu_876_p2;

assign zext_ln38_9_fu_905_p1 = add_ln37_8_fu_899_p2;

assign zext_ln38_fu_692_p1 = xor_ln38_fu_686_p2;

always @ (posedge ap_clk) begin
    tmp_1_reg_2198[4:0] <= 5'b00000;
    tmp_2_reg_2203[4:0] <= 5'b00000;
    tmp_3_reg_2208[4:0] <= 5'b00000;
    tmp_4_reg_2213[4:0] <= 5'b00000;
    tmp_5_reg_2218[4:0] <= 5'b00000;
    tmp_6_reg_2223[4:0] <= 5'b00000;
    tmp_7_reg_2228[4:0] <= 5'b00000;
    tmp_8_reg_2233[4:0] <= 5'b00000;
    tmp_9_reg_2238[4:0] <= 5'b00000;
    tmp_s_reg_2243[4:0] <= 5'b00000;
    tmp_10_reg_2248[4:0] <= 5'b00000;
    tmp_11_reg_2253[4:0] <= 5'b00000;
    tmp_12_reg_2258[4:0] <= 5'b00000;
    tmp_13_reg_2263[4:0] <= 5'b00000;
    tmp_14_reg_2268[4:0] <= 5'b00000;
    tmp_15_reg_2273[4:0] <= 5'b00000;
    tmp_16_reg_2278[4:0] <= 5'b00000;
    tmp_17_reg_2283[4:0] <= 5'b00000;
    tmp_18_reg_2288[4:0] <= 5'b00000;
    tmp_19_reg_2293[4:0] <= 5'b00000;
    tmp_20_reg_2298[4:0] <= 5'b00000;
    tmp_21_reg_2303[4:0] <= 5'b00000;
    tmp_22_reg_2308[4:0] <= 5'b00000;
    tmp_23_reg_2313[4:0] <= 5'b00000;
    tmp_24_reg_2318[4:0] <= 5'b00000;
    tmp_25_reg_2323[4:0] <= 5'b00000;
    tmp_26_reg_2328[4:0] <= 5'b00000;
    tmp_27_reg_2333[4:0] <= 5'b00000;
    tmp_28_reg_2338[4:0] <= 5'b00000;
    tmp_29_reg_2348[4:0] <= 5'b00000;
    tmp_30_reg_2358[4:0] <= 5'b00000;
end

endmodule //reshape_reshape_stream_ap_int_8_ap_int_8_32u_s
