# ğŸ“˜ Week 0: Tool Installation Log

Welcome to my RISC-V tapeout journey! This Week 0 log captures the setup of three essential tools for digital design and simulation.

---

## ğŸ§° Tools Installed

| Tool            | Purpose                    | Status        |
|------------------|-----------------------------|----------------|
| **Yosys**         | RTL synthesis               | âœ… Installed    |
| **Icarus Verilog**| Verilog simulation          | âœ… Installed    |
| **GTKWave**       | Waveform visualization      | âœ… Installed    |

---

## ğŸ› ï¸ Installation Steps

### ğŸ”¹ Yosys â€“ Synthesis Tool
```bash
sudo apt update
sudo apt install yosys
```
**Check version:**
```bash
yosys -V
```
> Used for converting Verilog RTL to gate-level netlists.

---

### ğŸ”¹ Icarus Verilog â€“ Simulation Engine
```bash
sudo apt install iverilog
```
**Check version:**
```bash
iverilog -v
```
> Helps simulate Verilog modules and generate `.vcd` files for waveform analysis.

---

### ğŸ”¹ GTKWave â€“ Waveform Viewer
```bash
sudo apt install gtkwave
```
**Launch GUI:**
```bash
gtkwave
```
> Visualizes simulation outputs from Icarus Verilog.

---

## ğŸ“¸ Optional: Screenshots
You can add terminal outputs or GUI launch screenshots here to show successful installation.

---

## ğŸŒ GitHub Setup

- âœ… Created GitHub account  
- âœ… Initialized repository: `riscv-tapeout-log`  
- âœ… Uploaded this file as `week0_installation.md`  

---

## ğŸ§­ Next Steps

- Simulate basic ALU module using Icarus Verilog  
- View waveform in GTKWave  
- Automate flow with TCL scripts in Vivado (coming soon!)
