#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 10:31:12 2025
# Process ID: 141702
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1
# Command line: vivado -log top_FPMAC_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2055.426 ; gain = 0.000 ; free physical = 23824 ; free virtual = 36060
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/temp_550MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 1.818182 which will be rounded to 1.818 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/temp_550MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 0.909091 which will be rounded to 0.909 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/temp_550MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/temp_550MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.891 ; gain = 0.000 ; free physical = 23735 ; free virtual = 35971
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2216.891 ; gain = 510.379 ; free physical = 23735 ; free virtual = 35971
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2303.703 ; gain = 86.812 ; free physical = 23727 ; free virtual = 35964

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2e65c9326

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.562 ; gain = 395.859 ; free physical = 23342 ; free virtual = 35578

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter DUT/AexpPlusBexp_d3_reg[3]_srl3_i_1 into driver instance DUT/tmpExpCompRes1_d3_reg[6]_srl3_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c1baf312

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.453 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c1baf312

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2979.453 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2b842ae54

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2979.453 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2b842ae54

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3011.469 ; gain = 32.016 ; free physical = 23109 ; free virtual = 35345
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2b842ae54

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.469 ; gain = 32.016 ; free physical = 23109 ; free virtual = 35345
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2b842ae54

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.469 ; gain = 32.016 ; free physical = 23109 ; free virtual = 35345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.469 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345
Ending Logic Optimization Task | Checksum: 1f21ecfc8

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3011.469 ; gain = 32.016 ; free physical = 23109 ; free virtual = 35345

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f21ecfc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.469 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f21ecfc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.469 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.469 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345
Ending Netlist Obfuscation Task | Checksum: 1f21ecfc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.469 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35345
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3011.469 ; gain = 794.578 ; free physical = 23109 ; free virtual = 35345
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3051.488 ; gain = 32.016 ; free physical = 23106 ; free virtual = 35343
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23086 ; free virtual = 35323
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c9c607e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23086 ; free virtual = 35323
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23086 ; free virtual = 35323

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3e5dba01

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23086 ; free virtual = 35322

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9ce0d684

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23084 ; free virtual = 35321

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9ce0d684

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23084 ; free virtual = 35321
Phase 1 Placer Initialization | Checksum: 9ce0d684

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23084 ; free virtual = 35321

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11cd4fa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23091 ; free virtual = 35328

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 119045549

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23091 ; free virtual = 35328

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cc9e4738

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23091 ; free virtual = 35328

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 160c18cec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23101 ; free virtual = 35337

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 22 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 22, total 22, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 22 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23099 ; free virtual = 35336
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23099 ; free virtual = 35336

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           22  |              0  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           16  |              0  |                    12  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           38  |              0  |                    34  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 199973f63

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23099 ; free virtual = 35335
Phase 2.4 Global Placement Core | Checksum: 1276660b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23099 ; free virtual = 35335
Phase 2 Global Placement | Checksum: 1276660b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23099 ; free virtual = 35335

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f20fc6a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23098 ; free virtual = 35335

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 96a3b783

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23098 ; free virtual = 35334

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6ad9df9a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23098 ; free virtual = 35334

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b9fea32c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23098 ; free virtual = 35334

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8afa700a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23091 ; free virtual = 35328

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1331a817f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23083 ; free virtual = 35320

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19ef2ab6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23083 ; free virtual = 35320

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c8ee6ed9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23083 ; free virtual = 35320

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f4c2360a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23083 ; free virtual = 35320
Phase 3 Detail Placement | Checksum: f4c2360a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23083 ; free virtual = 35320

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fc64e26f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.969 | TNS=-847.611 |
Phase 1 Physical Synthesis Initialization | Checksum: 164b4b30d

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: aefdb99b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
Phase 4.1.1.1 BUFG Insertion | Checksum: fc64e26f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.650. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: a96fcc65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
Phase 4.1 Post Commit Optimization | Checksum: a96fcc65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a96fcc65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: a96fcc65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
Phase 4.3 Placer Reporting | Checksum: a96fcc65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f35f2978

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
Ending Placer Task | Checksum: d0489bf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23082 ; free virtual = 35319
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23097 ; free virtual = 35333
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23095 ; free virtual = 35334
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23068 ; free virtual = 35305
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23079 ; free virtual = 35317
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23071 ; free virtual = 35309
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.48s |  WALL: 0.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23071 ; free virtual = 35309

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-810.306 |
Phase 1 Physical Synthesis Initialization | Checksum: f16cade0

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23071 ; free virtual = 35309
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-810.306 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f16cade0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23071 ; free virtual = 35309

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-810.306 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[9]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.644 | TNS=-810.688 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[3].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[8]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.642 | TNS=-811.320 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[2].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[7]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-811.794 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[0].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[5]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.571 | TNS=-808.677 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.566 | TNS=-808.603 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[10]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.556 | TNS=-808.497 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__8_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/ps_d2_reg[5]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.499 | TNS=-808.107 |
INFO: [Physopt 32-663] Processed net C_internal_reg[8]_lopt_replica_1.  Re-placed instance C_internal_reg[8]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[8]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.491 | TNS=-808.076 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__8_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/ps_d2_reg[5]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.491 | TNS=-808.076 |
Phase 3 Critical Path Optimization | Checksum: f16cade0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23048 ; free virtual = 35286

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.491 | TNS=-808.076 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__8_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/ps_d2_reg[5]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__8_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/ps_d2_reg[5]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.491 | TNS=-808.076 |
Phase 4 Critical Path Optimization | Checksum: f16cade0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23060 ; free virtual = 35298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23060 ; free virtual = 35298
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.491 | TNS=-808.076 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.159  |          2.230  |            2  |              0  |                     8  |           0  |           2  |  00:00:03  |
|  Total          |          0.159  |          2.230  |            2  |              0  |                     8  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23060 ; free virtual = 35298
Ending Physical Synthesis Task | Checksum: 13aa6d61a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23060 ; free virtual = 35298
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3137.398 ; gain = 0.000 ; free physical = 23061 ; free virtual = 35300
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5b01b77 ConstDB: 0 ShapeSum: d96df1d8 RouteDB: 0
Post Restoration Checksum: NetGraph: 3bb630a4 NumContArr: 9555caf0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: d10bfb94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3182.980 ; gain = 45.582 ; free physical = 22929 ; free virtual = 35167

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d10bfb94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3215.980 ; gain = 78.582 ; free physical = 22898 ; free virtual = 35136

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d10bfb94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3215.980 ; gain = 78.582 ; free physical = 22898 ; free virtual = 35136
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 122ee34e3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3231.277 ; gain = 93.879 ; free physical = 22893 ; free virtual = 35131
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.482 | TNS=-799.671| WHS=-0.123 | THS=-6.665 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 852
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 852
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 199b4379b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22888 ; free virtual = 35126

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 199b4379b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22888 ; free virtual = 35126
Phase 3 Initial Routing | Checksum: 22cc4475a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22886 ; free virtual = 35124
INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                           |
+====================+===================+===============================================+
| sys_clk_pin        | sys_clk_pin       | C_internal_reg[1]/D                           |
| sys_clk_pin        | sys_clk_pin       | C_internal_reg[9]_lopt_replica/D              |
| sys_clk_pin        | sys_clk_pin       | C_internal_reg[4]_lopt_replica/D              |
| sys_clk_pin        | sys_clk_pin       | DUT/RightShifterComponent/level3_d1_reg[12]/D |
| sys_clk_pin        | sys_clk_pin       | C_internal_reg[13]_lopt_replica/D             |
+--------------------+-------------------+-----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.967 | TNS=-1008.914| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 175f0627e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22894 ; free virtual = 35133

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.176 | TNS=-1029.616| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dd963962

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22887 ; free virtual = 35125
Phase 4 Rip-up And Reroute | Checksum: 1dd963962

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22887 ; free virtual = 35125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f1425124

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3238.543 ; gain = 101.145 ; free physical = 22887 ; free virtual = 35125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.872 | TNS=-967.171| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20a7abfce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22882 ; free virtual = 35120

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20a7abfce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22882 ; free virtual = 35120
Phase 5 Delay and Skew Optimization | Checksum: 20a7abfce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22882 ; free virtual = 35120

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6c87b5c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22890 ; free virtual = 35129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.872 | TNS=-953.187| WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c6c87b5c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22890 ; free virtual = 35129
Phase 6 Post Hold Fix | Checksum: 1c6c87b5c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22890 ; free virtual = 35129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.16238 %
  Global Horizontal Routing Utilization  = 0.182935 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1633715af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22890 ; free virtual = 35128

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1633715af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.543 ; gain = 108.145 ; free physical = 22886 ; free virtual = 35125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca664f78

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3261.551 ; gain = 124.152 ; free physical = 22886 ; free virtual = 35125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.872 | TNS=-953.187| WHS=0.105  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ca664f78

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3261.551 ; gain = 124.152 ; free physical = 22886 ; free virtual = 35125
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3261.551 ; gain = 124.152 ; free physical = 22922 ; free virtual = 35160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3261.551 ; gain = 124.152 ; free physical = 22922 ; free virtual = 35160
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3261.551 ; gain = 0.000 ; free physical = 22924 ; free virtual = 35164
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/550MHz/impl_FPMAC_550MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
191 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:32:28 2025...
