<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vhdl_calculator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="commutator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control_block.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="div_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="div_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="div_block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="div_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="div_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="div_cb.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="div_cb.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="div_cb.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="div_ob.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="div_ob.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="div_ob.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="division.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="division.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="division.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="division_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="division_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="division_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="division_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lau_ob.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lau_ob.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lau_ob.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mult_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mult_block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mult_block_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_block_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mult_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mult_block_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplication.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplication.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multiplication.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplication_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplication_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573515931" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573515931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573519571" xil_pn:in_ck="-4903182674804479184" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573519571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="commutator.vhd"/>
      <outfile xil_pn:name="comparator.vhd"/>
      <outfile xil_pn:name="comparator_equal.vhd"/>
      <outfile xil_pn:name="comparator_zero.vhd"/>
      <outfile xil_pn:name="div_cb.vhd"/>
      <outfile xil_pn:name="div_ob.vhd"/>
      <outfile xil_pn:name="div_ob_tb.vhd"/>
      <outfile xil_pn:name="division.vhd"/>
      <outfile xil_pn:name="division_tb.vhd"/>
      <outfile xil_pn:name="lau_cb.vhd"/>
      <outfile xil_pn:name="lau_ob.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="mult_cb.vhd"/>
      <outfile xil_pn:name="mult_ob.vhd"/>
      <outfile xil_pn:name="mult_ob_tb.vhd"/>
      <outfile xil_pn:name="multiplication.vhd"/>
      <outfile xil_pn:name="multiplication_tb.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux_2bits.vhd"/>
      <outfile xil_pn:name="reg_result.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="subtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573515931" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="703933103763097520" xil_pn:start_ts="1573515931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573515931" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="188346138610226792" xil_pn:start_ts="1573515931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573519571" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1860466387786983412" xil_pn:start_ts="1573519571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573519571" xil_pn:in_ck="-4903182674804479184" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573519571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="commutator.vhd"/>
      <outfile xil_pn:name="comparator.vhd"/>
      <outfile xil_pn:name="comparator_equal.vhd"/>
      <outfile xil_pn:name="comparator_zero.vhd"/>
      <outfile xil_pn:name="div_cb.vhd"/>
      <outfile xil_pn:name="div_ob.vhd"/>
      <outfile xil_pn:name="div_ob_tb.vhd"/>
      <outfile xil_pn:name="division.vhd"/>
      <outfile xil_pn:name="division_tb.vhd"/>
      <outfile xil_pn:name="lau_cb.vhd"/>
      <outfile xil_pn:name="lau_ob.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="mult_cb.vhd"/>
      <outfile xil_pn:name="mult_ob.vhd"/>
      <outfile xil_pn:name="mult_ob_tb.vhd"/>
      <outfile xil_pn:name="multiplication.vhd"/>
      <outfile xil_pn:name="multiplication_tb.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux_2bits.vhd"/>
      <outfile xil_pn:name="reg_result.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="subtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573519576" xil_pn:in_ck="-4903182674804479184" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3408590659118799197" xil_pn:start_ts="1573519571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="division_tb_beh.prj"/>
      <outfile xil_pn:name="division_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573519577" xil_pn:in_ck="6469767701041207601" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4035200800892926762" xil_pn:start_ts="1573519576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="division_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
