#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\ANDRLU~1\Desktop\CINC~1.COM\ARQ1\2024-1~1\2024-1~3\ICARUS~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\ANDRLU~1\Desktop\CINC~1.COM\ARQ1\2024-1~1\2024-1~3\ICARUS~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\ANDRLU~1\Desktop\CINC~1.COM\ARQ1\2024-1~1\2024-1~3\ICARUS~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\ANDRLU~1\Desktop\CINC~1.COM\ARQ1\2024-1~1\2024-1~3\ICARUS~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\ANDRLU~1\Desktop\CINC~1.COM\ARQ1\2024-1~1\2024-1~3\ICARUS~1\lib\ivl\va_math.vpi";
S_0000021fa7b3be30 .scope module, "test" "test" 2 23;
 .timescale 0 0;
v0000021fa7b36b80_0 .var "address", 3 0;
v0000021fa7b36c20_0 .var "clk", 0 0;
v0000021fa7b36cc0_0 .var "data_in", 7 0;
v0000021fa7b84120_0 .net "s", 7 0, v0000021fa7b369a0_0;  1 drivers
v0000021fa7b841c0_0 .var "write_en", 0 0;
S_0000021fa7b74f10 .scope module, "moduleRam" "RAM_2x8" 2 29, 2 1 0, S_0000021fa7b3be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0000021fa7b36f60_0 .net "address", 3 0, v0000021fa7b36b80_0;  1 drivers
v0000021fa7b750a0_0 .net "clk", 0 0, v0000021fa7b36c20_0;  1 drivers
v0000021fa7b36900_0 .net "data_in", 7 0, v0000021fa7b36cc0_0;  1 drivers
v0000021fa7b369a0_0 .var "data_out", 7 0;
v0000021fa7b36a40 .array "memory", 0 3, 7 0;
v0000021fa7b36ae0_0 .net "write_en", 0 0, v0000021fa7b841c0_0;  1 drivers
E_0000021fa7b3a790 .event negedge, v0000021fa7b750a0_0;
E_0000021fa7b3b4d0 .event posedge, v0000021fa7b750a0_0;
    .scope S_0000021fa7b74f10;
T_0 ;
    %wait E_0000021fa7b3b4d0;
    %load/vec4 v0000021fa7b36ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021fa7b36900_0;
    %ix/getv 3, v0000021fa7b36f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021fa7b36a40, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021fa7b74f10;
T_1 ;
    %wait E_0000021fa7b3a790;
    %ix/getv 4, v0000021fa7b36f60_0;
    %load/vec4a v0000021fa7b36a40, 4;
    %assign/vec4 v0000021fa7b369a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021fa7b3be30;
T_2 ;
    %vpi_call 2 32 "$display", "Test Module" {0 0 0};
    %vpi_call 2 35 "$monitor", "%4d %4d %4d %4b | %4b", v0000021fa7b36c20_0, v0000021fa7b841c0_0, v0000021fa7b36b80_0, v0000021fa7b36cc0_0, v0000021fa7b84120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 148, 0, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b36c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fa7b841c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021fa7b36b80_0, 0, 4;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000021fa7b36cc0_0, 0, 8;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Guia_1204.v";
