

================================================================
== Vitis HLS Report for 'store_x1_Pipeline_VITIS_LOOP_131_1'
================================================================
* Date:           Tue Sep 17 04:07:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |       26|       26|         3|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      531|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      531|      107|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln131_1_fu_345_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln131_fu_384_p2        |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_339_p2       |      icmp|   0|  0|  12|           5|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  44|          21|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i0_load      |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_load  |   9|          2|    5|         10|
    |i0_fu_92                      |   9|          2|    9|         18|
    |indvar_fu_96                  |   9|          2|    5|         10|
    |kernel_x1_blk_n_W             |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  63|         14|   31|         62|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i0_fu_92                          |   9|   0|    9|          0|
    |indvar_fu_96                      |   5|   0|    5|          0|
    |x1_0_load_reg_594                 |  32|   0|   32|          0|
    |x1_10_load_reg_644                |  32|   0|   32|          0|
    |x1_11_load_reg_649                |  32|   0|   32|          0|
    |x1_12_load_reg_654                |  32|   0|   32|          0|
    |x1_13_load_reg_659                |  32|   0|   32|          0|
    |x1_14_load_reg_664                |  32|   0|   32|          0|
    |x1_15_load_reg_669                |  32|   0|   32|          0|
    |x1_1_load_reg_599                 |  32|   0|   32|          0|
    |x1_2_load_reg_604                 |  32|   0|   32|          0|
    |x1_3_load_reg_609                 |  32|   0|   32|          0|
    |x1_4_load_reg_614                 |  32|   0|   32|          0|
    |x1_5_load_reg_619                 |  32|   0|   32|          0|
    |x1_6_load_reg_624                 |  32|   0|   32|          0|
    |x1_7_load_reg_629                 |  32|   0|   32|          0|
    |x1_8_load_reg_634                 |  32|   0|   32|          0|
    |x1_9_load_reg_639                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 531|   0|  531|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  store_x1_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  store_x1_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  store_x1_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  store_x1_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  store_x1_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  store_x1_Pipeline_VITIS_LOOP_131_1|  return value|
|m_axi_kernel_x1_AWVALID   |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWREADY   |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWADDR    |  out|   64|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWID      |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWLEN     |  out|   32|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWSIZE    |  out|    3|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWBURST   |  out|    2|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWLOCK    |  out|    2|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWCACHE   |  out|    4|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWPROT    |  out|    3|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWQOS     |  out|    4|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWREGION  |  out|    4|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_AWUSER    |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WVALID    |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WREADY    |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WDATA     |  out|  512|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WSTRB     |  out|   64|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WLAST     |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WID       |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_WUSER     |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARVALID   |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARREADY   |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARADDR    |  out|   64|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARID      |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARLEN     |  out|   32|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARSIZE    |  out|    3|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARBURST   |  out|    2|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARLOCK    |  out|    2|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARCACHE   |  out|    4|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARPROT    |  out|    3|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARQOS     |  out|    4|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARREGION  |  out|    4|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_ARUSER    |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RVALID    |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RREADY    |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RDATA     |   in|  512|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RLAST     |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RID       |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RFIFONUM  |   in|    9|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RUSER     |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_RRESP     |   in|    2|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_BVALID    |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_BREADY    |  out|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_BRESP     |   in|    2|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_BID       |   in|    1|       m_axi|                           kernel_x1|       pointer|
|m_axi_kernel_x1_BUSER     |   in|    1|       m_axi|                           kernel_x1|       pointer|
|sext_ln131                |   in|   58|     ap_none|                          sext_ln131|        scalar|
|x1_0_address0             |  out|    5|   ap_memory|                                x1_0|         array|
|x1_0_ce0                  |  out|    1|   ap_memory|                                x1_0|         array|
|x1_0_q0                   |   in|   32|   ap_memory|                                x1_0|         array|
|x1_1_address0             |  out|    5|   ap_memory|                                x1_1|         array|
|x1_1_ce0                  |  out|    1|   ap_memory|                                x1_1|         array|
|x1_1_q0                   |   in|   32|   ap_memory|                                x1_1|         array|
|x1_2_address0             |  out|    5|   ap_memory|                                x1_2|         array|
|x1_2_ce0                  |  out|    1|   ap_memory|                                x1_2|         array|
|x1_2_q0                   |   in|   32|   ap_memory|                                x1_2|         array|
|x1_3_address0             |  out|    5|   ap_memory|                                x1_3|         array|
|x1_3_ce0                  |  out|    1|   ap_memory|                                x1_3|         array|
|x1_3_q0                   |   in|   32|   ap_memory|                                x1_3|         array|
|x1_4_address0             |  out|    5|   ap_memory|                                x1_4|         array|
|x1_4_ce0                  |  out|    1|   ap_memory|                                x1_4|         array|
|x1_4_q0                   |   in|   32|   ap_memory|                                x1_4|         array|
|x1_5_address0             |  out|    5|   ap_memory|                                x1_5|         array|
|x1_5_ce0                  |  out|    1|   ap_memory|                                x1_5|         array|
|x1_5_q0                   |   in|   32|   ap_memory|                                x1_5|         array|
|x1_6_address0             |  out|    5|   ap_memory|                                x1_6|         array|
|x1_6_ce0                  |  out|    1|   ap_memory|                                x1_6|         array|
|x1_6_q0                   |   in|   32|   ap_memory|                                x1_6|         array|
|x1_7_address0             |  out|    5|   ap_memory|                                x1_7|         array|
|x1_7_ce0                  |  out|    1|   ap_memory|                                x1_7|         array|
|x1_7_q0                   |   in|   32|   ap_memory|                                x1_7|         array|
|x1_8_address0             |  out|    5|   ap_memory|                                x1_8|         array|
|x1_8_ce0                  |  out|    1|   ap_memory|                                x1_8|         array|
|x1_8_q0                   |   in|   32|   ap_memory|                                x1_8|         array|
|x1_9_address0             |  out|    5|   ap_memory|                                x1_9|         array|
|x1_9_ce0                  |  out|    1|   ap_memory|                                x1_9|         array|
|x1_9_q0                   |   in|   32|   ap_memory|                                x1_9|         array|
|x1_10_address0            |  out|    5|   ap_memory|                               x1_10|         array|
|x1_10_ce0                 |  out|    1|   ap_memory|                               x1_10|         array|
|x1_10_q0                  |   in|   32|   ap_memory|                               x1_10|         array|
|x1_11_address0            |  out|    5|   ap_memory|                               x1_11|         array|
|x1_11_ce0                 |  out|    1|   ap_memory|                               x1_11|         array|
|x1_11_q0                  |   in|   32|   ap_memory|                               x1_11|         array|
|x1_12_address0            |  out|    5|   ap_memory|                               x1_12|         array|
|x1_12_ce0                 |  out|    1|   ap_memory|                               x1_12|         array|
|x1_12_q0                  |   in|   32|   ap_memory|                               x1_12|         array|
|x1_13_address0            |  out|    5|   ap_memory|                               x1_13|         array|
|x1_13_ce0                 |  out|    1|   ap_memory|                               x1_13|         array|
|x1_13_q0                  |   in|   32|   ap_memory|                               x1_13|         array|
|x1_14_address0            |  out|    5|   ap_memory|                               x1_14|         array|
|x1_14_ce0                 |  out|    1|   ap_memory|                               x1_14|         array|
|x1_14_q0                  |   in|   32|   ap_memory|                               x1_14|         array|
|x1_15_address0            |  out|    5|   ap_memory|                               x1_15|         array|
|x1_15_ce0                 |  out|    1|   ap_memory|                               x1_15|         array|
|x1_15_q0                  |   in|   32|   ap_memory|                               x1_15|         array|
+--------------------------+-----+-----+------------+------------------------------------+--------------+

