	component system is
		port (
			clk_clk                                : in  std_logic := 'X'; -- clk
			reset_reset_n                          : in  std_logic := 'X'; -- reset_n
			ws2812_controller_0_conduit_end_regout : out std_logic         -- regout
		);
	end component system;

