
Drone_8-5_GPS_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c840  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f0  0800c9d0  0800c9d0  0000d9d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0c0  0800d0c0  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d0c0  0800d0c0  0000e0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0c8  0800d0c8  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0c8  0800d0c8  0000e0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0cc  0800d0cc  0000e0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800d0d0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1d8  2**0
                  CONTENTS
 10 .bss          00000640  200001d8  200001d8  0000f1d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000818  20000818  0000f1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019079  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000427e  00000000  00000000  00028281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017c0  00000000  00000000  0002c500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001260  00000000  00000000  0002dcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000701a  00000000  00000000  0002ef20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f37f  00000000  00000000  00035f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df204  00000000  00000000  000552b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001344bd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000755c  00000000  00000000  00134500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0013ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9b8 	.word	0x0800c9b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800c9b8 	.word	0x0800c9b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	601a      	str	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f023 0210 	bic.w	r2, r3, #16
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	605a      	str	r2, [r3, #4]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d101      	bne.n	8000ef6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d101      	bne.n	8000f1c <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	330c      	adds	r3, #12
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b085      	sub	sp, #20
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	330c      	adds	r3, #12
 8000f56:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	78fa      	ldrb	r2, [r7, #3]
 8000f5c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
	...

08000f6c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f78:	4907      	ldr	r1, [pc, #28]	@ (8000f98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000f80:	4b05      	ldr	r3, [pc, #20]	@ (8000f98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4013      	ands	r3, r2
 8000f88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	40023800 	.word	0x40023800

08000f9c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fa8:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fba:	68fb      	ldr	r3, [r7, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	40023800 	.word	0x40023800

08000fcc <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691a      	ldr	r2, [r3, #16]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	bf0c      	ite	eq
 8000fe4:	2301      	moveq	r3, #1
 8000fe6:	2300      	movne	r3, #0
 8000fe8:	b2db      	uxtb	r3, r3
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	619a      	str	r2, [r3, #24]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
 800101a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	041a      	lsls	r2, r3, #16
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b090      	sub	sp, #64	@ 0x40
 8001034:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	2228      	movs	r2, #40	@ 0x28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f008 ffd6 	bl	8009ff0 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]
 8001052:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001054:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001058:	f7ff ffa0 	bl	8000f9c <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff ff85 	bl	8000f6c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001062:	2004      	movs	r0, #4
 8001064:	f7ff ff82 	bl	8000f6c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ff7f 	bl	8000f6c <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800106e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001072:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001074:	2302      	movs	r3, #2
 8001076:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001080:	2300      	movs	r3, #0
 8001082:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001084:	2305      	movs	r3, #5
 8001086:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	4841      	ldr	r0, [pc, #260]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800108e:	f008 f858 	bl	8009142 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001096:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800109a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010a0:	2302      	movs	r3, #2
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010ae:	2318      	movs	r3, #24
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010b2:	2300      	movs	r3, #0
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010ba:	230a      	movs	r3, #10
 80010bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010be:	f107 0318 	add.w	r3, r7, #24
 80010c2:	4619      	mov	r1, r3
 80010c4:	4834      	ldr	r0, [pc, #208]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010c6:	f008 f8e0 	bl	800928a <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010ca:	2100      	movs	r1, #0
 80010cc:	4832      	ldr	r0, [pc, #200]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010ce:	f7ff fef3 	bl	8000eb8 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010d6:	4831      	ldr	r0, [pc, #196]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010d8:	f7ff ff9b 	bl	8001012 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e0:	482c      	ldr	r0, [pc, #176]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010e2:	f7ff ff96 	bl	8001012 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ea:	482d      	ldr	r0, [pc, #180]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 80010ec:	f7ff ff91 	bl	8001012 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80010f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010f6:	2301      	movs	r3, #1
 80010f8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010fa:	2303      	movs	r3, #3
 80010fc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4822      	ldr	r0, [pc, #136]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800110c:	f008 f819 	bl	8009142 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001114:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001116:	2301      	movs	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	481c      	ldr	r0, [pc, #112]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 800112c:	f008 f809 	bl	8009142 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001130:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001134:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001136:	2301      	movs	r3, #1
 8001138:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001146:	463b      	mov	r3, r7
 8001148:	4619      	mov	r1, r3
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800114c:	f007 fff9 	bl	8009142 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001154:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800115a:	2301      	movs	r3, #1
 800115c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480e      	ldr	r0, [pc, #56]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001164:	f007 ffed 	bl	8009142 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001168:	480b      	ldr	r0, [pc, #44]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 800116a:	f7ff fe95 	bl	8000e98 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800116e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001172:	4808      	ldr	r0, [pc, #32]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001174:	f7ff ff3f 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800117c:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800117e:	f7ff ff3a 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8001182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001188:	f7ff ff35 	bl	8000ff6 <LL_GPIO_SetOutputPin>
}
 800118c:	bf00      	nop
 800118e:	3740      	adds	r7, #64	@ 0x40
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40020400 	.word	0x40020400
 8001198:	40003800 	.word	0x40003800
 800119c:	40020800 	.word	0x40020800
 80011a0:	40020000 	.word	0x40020000

080011a4 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011aa:	f7ff ff41 	bl	8001030 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80011ae:	482e      	ldr	r0, [pc, #184]	@ (8001268 <BNO080_Initialization+0xc4>)
 80011b0:	f008 fdd6 	bl	8009d60 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80011b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b8:	482c      	ldr	r0, [pc, #176]	@ (800126c <BNO080_Initialization+0xc8>)
 80011ba:	f7ff ff1c 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c2:	482b      	ldr	r0, [pc, #172]	@ (8001270 <BNO080_Initialization+0xcc>)
 80011c4:	f7ff ff17 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011cc:	4829      	ldr	r0, [pc, #164]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011ce:	f7ff ff20 	bl	8001012 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011d2:	20c8      	movs	r0, #200	@ 0xc8
 80011d4:	f003 fc3e 	bl	8004a54 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011dc:	4825      	ldr	r0, [pc, #148]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011de:	f7ff ff0a 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011e2:	f000 fb1b 	bl	800181c <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011e6:	f000 fb19 	bl	800181c <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011ea:	f000 fb3b 	bl	8001864 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80011ee:	f000 fb15 	bl	800181c <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011f2:	f000 fb37 	bl	8001864 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011f8:	22f9      	movs	r2, #249	@ 0xf9
 80011fa:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001202:	2102      	movs	r1, #2
 8001204:	2002      	movs	r0, #2
 8001206:	f000 fb9d 	bl	8001944 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800120a:	f000 fb07 	bl	800181c <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800120e:	f000 fb29 	bl	8001864 <BNO080_receivePacket>
 8001212:	4603      	mov	r3, r0
 8001214:	2b01      	cmp	r3, #1
 8001216:	d11b      	bne.n	8001250 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <BNO080_Initialization+0xd8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <BNO080_Initialization+0xd8>)
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	461a      	mov	r2, r3
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <BNO080_Initialization+0xd8>)
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	4618      	mov	r0, r3
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <BNO080_Initialization+0xd8>)
 800122c:	78db      	ldrb	r3, [r3, #3]
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	4603      	mov	r3, r0
 8001232:	4813      	ldr	r0, [pc, #76]	@ (8001280 <BNO080_Initialization+0xdc>)
 8001234:	f008 fd94 	bl	8009d60 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <BNO080_Initialization+0xd4>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2bf8      	cmp	r3, #248	@ 0xf8
 800123e:	d107      	bne.n	8001250 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001240:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4619      	mov	r1, r3
 8001246:	480f      	ldr	r0, [pc, #60]	@ (8001284 <BNO080_Initialization+0xe0>)
 8001248:	f008 fd8a 	bl	8009d60 <iprintf>
			return (0);
 800124c:	2300      	movs	r3, #0
 800124e:	e007      	b.n	8001260 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	22f8      	movs	r2, #248	@ 0xf8
 8001256:	4619      	mov	r1, r3
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <BNO080_Initialization+0xe4>)
 800125a:	f008 fd81 	bl	8009d60 <iprintf>
	return (1); //Something went wrong
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	0800c9d0 	.word	0x0800c9d0
 800126c:	40020400 	.word	0x40020400
 8001270:	40020000 	.word	0x40020000
 8001274:	40020800 	.word	0x40020800
 8001278:	200001f8 	.word	0x200001f8
 800127c:	200001f4 	.word	0x200001f4
 8001280:	0800c9e4 	.word	0x0800c9e4
 8001284:	0800c9fc 	.word	0x0800c9fc
 8001288:	0800ca1c 	.word	0x0800ca1c

0800128c <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8001296:	bf00      	nop
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <SPI2_SendByte+0x40>)
 800129a:	f7ff fe33 	bl	8000f04 <LL_SPI_IsActiveFlag_TXE>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f9      	beq.n	8001298 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <SPI2_SendByte+0x40>)
 80012aa:	f7ff fe4c 	bl	8000f46 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012ae:	bf00      	nop
 80012b0:	4806      	ldr	r0, [pc, #24]	@ (80012cc <SPI2_SendByte+0x40>)
 80012b2:	f7ff fe14 	bl	8000ede <LL_SPI_IsActiveFlag_RXNE>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f9      	beq.n	80012b0 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <SPI2_SendByte+0x40>)
 80012be:	f7ff fe34 	bl	8000f2a <LL_SPI_ReceiveData8>
 80012c2:	4603      	mov	r3, r0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40003800 	.word	0x40003800

080012d0 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80012d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012d8:	4811      	ldr	r0, [pc, #68]	@ (8001320 <BNO080_dataAvailable+0x50>)
 80012da:	f7ff fe77 	bl	8000fcc <LL_GPIO_IsInputPinSet>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d101      	bne.n	80012e8 <BNO080_dataAvailable+0x18>
		return (0);
 80012e4:	2300      	movs	r3, #0
 80012e6:	e019      	b.n	800131c <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 80012e8:	f000 fabc 	bl	8001864 <BNO080_receivePacket>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d113      	bne.n	800131a <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <BNO080_dataAvailable+0x54>)
 80012f4:	789b      	ldrb	r3, [r3, #2]
 80012f6:	2b03      	cmp	r3, #3
 80012f8:	d107      	bne.n	800130a <BNO080_dataAvailable+0x3a>
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <BNO080_dataAvailable+0x58>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2bfb      	cmp	r3, #251	@ 0xfb
 8001300:	d103      	bne.n	800130a <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001302:	f000 f82f 	bl	8001364 <BNO080_parseInputReport>
			return (1);
 8001306:	2301      	movs	r3, #1
 8001308:	e008      	b.n	800131c <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <BNO080_dataAvailable+0x54>)
 800130c:	789b      	ldrb	r3, [r3, #2]
 800130e:	2b02      	cmp	r3, #2
 8001310:	d103      	bne.n	800131a <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8001312:	f000 f80b 	bl	800132c <BNO080_parseCommandReport>
			return (1);
 8001316:	2301      	movs	r3, #1
 8001318:	e000      	b.n	800131c <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40020800 	.word	0x40020800
 8001324:	200001f4 	.word	0x200001f4
 8001328:	200001f8 	.word	0x200001f8

0800132c <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001332:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <BNO080_parseCommandReport+0x30>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2bf1      	cmp	r3, #241	@ 0xf1
 8001338:	d109      	bne.n	800134e <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <BNO080_parseCommandReport+0x30>)
 800133c:	789b      	ldrb	r3, [r3, #2]
 800133e:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	2b07      	cmp	r3, #7
 8001344:	d103      	bne.n	800134e <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <BNO080_parseCommandReport+0x30>)
 8001348:	795a      	ldrb	r2, [r3, #5]
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <BNO080_parseCommandReport+0x34>)
 800134c:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	200001f8 	.word	0x200001f8
 8001360:	200002b8 	.word	0x200002b8

08001364 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8001364:	b480      	push	{r7}
 8001366:	b087      	sub	sp, #28
 8001368:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 800136a:	4b98      	ldr	r3, [pc, #608]	@ (80015cc <BNO080_parseInputReport+0x268>)
 800136c:	785b      	ldrb	r3, [r3, #1]
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	b21a      	sxth	r2, r3
 8001372:	4b96      	ldr	r3, [pc, #600]	@ (80015cc <BNO080_parseInputReport+0x268>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 800137c:	8a3b      	ldrh	r3, [r7, #16]
 800137e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001382:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001384:	8a3b      	ldrh	r3, [r7, #16]
 8001386:	3b04      	subs	r3, #4
 8001388:	b29b      	uxth	r3, r3
 800138a:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 800138c:	4b90      	ldr	r3, [pc, #576]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800138e:	791b      	ldrb	r3, [r3, #4]
 8001390:	061a      	lsls	r2, r3, #24
 8001392:	4b8f      	ldr	r3, [pc, #572]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001394:	78db      	ldrb	r3, [r3, #3]
 8001396:	041b      	lsls	r3, r3, #16
 8001398:	431a      	orrs	r2, r3
 800139a:	4b8d      	ldr	r3, [pc, #564]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800139c:	789b      	ldrb	r3, [r3, #2]
 800139e:	021b      	lsls	r3, r3, #8
 80013a0:	4313      	orrs	r3, r2
 80013a2:	4a8b      	ldr	r2, [pc, #556]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013a4:	7852      	ldrb	r2, [r2, #1]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	4a8a      	ldr	r2, [pc, #552]	@ (80015d4 <BNO080_parseInputReport+0x270>)
 80013aa:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80013ac:	4b88      	ldr	r3, [pc, #544]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013ae:	79db      	ldrb	r3, [r3, #7]
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80013b6:	4b86      	ldr	r3, [pc, #536]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013b8:	7a9b      	ldrb	r3, [r3, #10]
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	b21a      	sxth	r2, r3
 80013be:	4b84      	ldr	r3, [pc, #528]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013c0:	7a5b      	ldrb	r3, [r3, #9]
 80013c2:	b21b      	sxth	r3, r3
 80013c4:	4313      	orrs	r3, r2
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 80013ca:	4b81      	ldr	r3, [pc, #516]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013cc:	7b1b      	ldrb	r3, [r3, #12]
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	4b7f      	ldr	r3, [pc, #508]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013d4:	7adb      	ldrb	r3, [r3, #11]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	4313      	orrs	r3, r2
 80013da:	b21b      	sxth	r3, r3
 80013dc:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 80013de:	4b7c      	ldr	r3, [pc, #496]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013e0:	7b9b      	ldrb	r3, [r3, #14]
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	4b7a      	ldr	r3, [pc, #488]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013e8:	7b5b      	ldrb	r3, [r3, #13]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 80013fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80013fe:	2b0e      	cmp	r3, #14
 8001400:	dd09      	ble.n	8001416 <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8001402:	4b73      	ldr	r3, [pc, #460]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001404:	7c1b      	ldrb	r3, [r3, #16]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	b21a      	sxth	r2, r3
 800140a:	4b71      	ldr	r3, [pc, #452]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800140c:	7bdb      	ldrb	r3, [r3, #15]
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b21b      	sxth	r3, r3
 8001414:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8001416:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800141a:	2b10      	cmp	r3, #16
 800141c:	dd09      	ble.n	8001432 <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 800141e:	4b6c      	ldr	r3, [pc, #432]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001420:	7c9b      	ldrb	r3, [r3, #18]
 8001422:	021b      	lsls	r3, r3, #8
 8001424:	b21a      	sxth	r2, r3
 8001426:	4b6a      	ldr	r3, [pc, #424]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001428:	7c5b      	ldrb	r3, [r3, #17]
 800142a:	b21b      	sxth	r3, r3
 800142c:	4313      	orrs	r3, r2
 800142e:	b21b      	sxth	r3, r3
 8001430:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8001432:	4b67      	ldr	r3, [pc, #412]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001434:	795b      	ldrb	r3, [r3, #5]
 8001436:	2b1e      	cmp	r3, #30
 8001438:	dc46      	bgt.n	80014c8 <BNO080_parseInputReport+0x164>
 800143a:	2b00      	cmp	r3, #0
 800143c:	f340 80bf 	ble.w	80015be <BNO080_parseInputReport+0x25a>
 8001440:	3b01      	subs	r3, #1
 8001442:	2b1d      	cmp	r3, #29
 8001444:	f200 80bb 	bhi.w	80015be <BNO080_parseInputReport+0x25a>
 8001448:	a201      	add	r2, pc, #4	@ (adr r2, 8001450 <BNO080_parseInputReport+0xec>)
 800144a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800144e:	bf00      	nop
 8001450:	080014cf 	.word	0x080014cf
 8001454:	08001507 	.word	0x08001507
 8001458:	08001523 	.word	0x08001523
 800145c:	080014eb 	.word	0x080014eb
 8001460:	0800153f 	.word	0x0800153f
 8001464:	080015bf 	.word	0x080015bf
 8001468:	080015bf 	.word	0x080015bf
 800146c:	0800153f 	.word	0x0800153f
 8001470:	080015bf 	.word	0x080015bf
 8001474:	080015bf 	.word	0x080015bf
 8001478:	080015bf 	.word	0x080015bf
 800147c:	080015bf 	.word	0x080015bf
 8001480:	080015bf 	.word	0x080015bf
 8001484:	080015bf 	.word	0x080015bf
 8001488:	080015bf 	.word	0x080015bf
 800148c:	080015bf 	.word	0x080015bf
 8001490:	08001567 	.word	0x08001567
 8001494:	080015bf 	.word	0x080015bf
 8001498:	0800156f 	.word	0x0800156f
 800149c:	080015bf 	.word	0x080015bf
 80014a0:	080015bf 	.word	0x080015bf
 80014a4:	080015bf 	.word	0x080015bf
 80014a8:	080015bf 	.word	0x080015bf
 80014ac:	080015bf 	.word	0x080015bf
 80014b0:	080015bf 	.word	0x080015bf
 80014b4:	080015bf 	.word	0x080015bf
 80014b8:	080015bf 	.word	0x080015bf
 80014bc:	080015bf 	.word	0x080015bf
 80014c0:	080015bf 	.word	0x080015bf
 80014c4:	08001579 	.word	0x08001579
 80014c8:	2bf1      	cmp	r3, #241	@ 0xf1
 80014ca:	d06d      	beq.n	80015a8 <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80014cc:	e077      	b.n	80015be <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	4b41      	ldr	r3, [pc, #260]	@ (80015d8 <BNO080_parseInputReport+0x274>)
 80014d4:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 80014d6:	4a41      	ldr	r2, [pc, #260]	@ (80015dc <BNO080_parseInputReport+0x278>)
 80014d8:	89bb      	ldrh	r3, [r7, #12]
 80014da:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 80014dc:	4a40      	ldr	r2, [pc, #256]	@ (80015e0 <BNO080_parseInputReport+0x27c>)
 80014de:	897b      	ldrh	r3, [r7, #10]
 80014e0:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 80014e2:	4a40      	ldr	r2, [pc, #256]	@ (80015e4 <BNO080_parseInputReport+0x280>)
 80014e4:	893b      	ldrh	r3, [r7, #8]
 80014e6:	8013      	strh	r3, [r2, #0]
			break;
 80014e8:	e069      	b.n	80015be <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	4b3e      	ldr	r3, [pc, #248]	@ (80015e8 <BNO080_parseInputReport+0x284>)
 80014f0:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 80014f2:	4a3e      	ldr	r2, [pc, #248]	@ (80015ec <BNO080_parseInputReport+0x288>)
 80014f4:	89bb      	ldrh	r3, [r7, #12]
 80014f6:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 80014f8:	4a3d      	ldr	r2, [pc, #244]	@ (80015f0 <BNO080_parseInputReport+0x28c>)
 80014fa:	897b      	ldrh	r3, [r7, #10]
 80014fc:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 80014fe:	4a3d      	ldr	r2, [pc, #244]	@ (80015f4 <BNO080_parseInputReport+0x290>)
 8001500:	893b      	ldrh	r3, [r7, #8]
 8001502:	8013      	strh	r3, [r2, #0]
			break;
 8001504:	e05b      	b.n	80015be <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b3b      	ldr	r3, [pc, #236]	@ (80015f8 <BNO080_parseInputReport+0x294>)
 800150c:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 800150e:	4a3b      	ldr	r2, [pc, #236]	@ (80015fc <BNO080_parseInputReport+0x298>)
 8001510:	89bb      	ldrh	r3, [r7, #12]
 8001512:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8001514:	4a3a      	ldr	r2, [pc, #232]	@ (8001600 <BNO080_parseInputReport+0x29c>)
 8001516:	897b      	ldrh	r3, [r7, #10]
 8001518:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800151a:	4a3a      	ldr	r2, [pc, #232]	@ (8001604 <BNO080_parseInputReport+0x2a0>)
 800151c:	893b      	ldrh	r3, [r7, #8]
 800151e:	8013      	strh	r3, [r2, #0]
			break;
 8001520:	e04d      	b.n	80015be <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	b29a      	uxth	r2, r3
 8001526:	4b38      	ldr	r3, [pc, #224]	@ (8001608 <BNO080_parseInputReport+0x2a4>)
 8001528:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800152a:	4a38      	ldr	r2, [pc, #224]	@ (800160c <BNO080_parseInputReport+0x2a8>)
 800152c:	89bb      	ldrh	r3, [r7, #12]
 800152e:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001530:	4a37      	ldr	r2, [pc, #220]	@ (8001610 <BNO080_parseInputReport+0x2ac>)
 8001532:	897b      	ldrh	r3, [r7, #10]
 8001534:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8001536:	4a37      	ldr	r2, [pc, #220]	@ (8001614 <BNO080_parseInputReport+0x2b0>)
 8001538:	893b      	ldrh	r3, [r7, #8]
 800153a:	8013      	strh	r3, [r2, #0]
			break;
 800153c:	e03f      	b.n	80015be <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	b29a      	uxth	r2, r3
 8001542:	4b35      	ldr	r3, [pc, #212]	@ (8001618 <BNO080_parseInputReport+0x2b4>)
 8001544:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8001546:	4a35      	ldr	r2, [pc, #212]	@ (800161c <BNO080_parseInputReport+0x2b8>)
 8001548:	89bb      	ldrh	r3, [r7, #12]
 800154a:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 800154c:	4a34      	ldr	r2, [pc, #208]	@ (8001620 <BNO080_parseInputReport+0x2bc>)
 800154e:	897b      	ldrh	r3, [r7, #10]
 8001550:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8001552:	4a34      	ldr	r2, [pc, #208]	@ (8001624 <BNO080_parseInputReport+0x2c0>)
 8001554:	893b      	ldrh	r3, [r7, #8]
 8001556:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 8001558:	4a33      	ldr	r2, [pc, #204]	@ (8001628 <BNO080_parseInputReport+0x2c4>)
 800155a:	8afb      	ldrh	r3, [r7, #22]
 800155c:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 800155e:	4a33      	ldr	r2, [pc, #204]	@ (800162c <BNO080_parseInputReport+0x2c8>)
 8001560:	8abb      	ldrh	r3, [r7, #20]
 8001562:	8013      	strh	r3, [r2, #0]
			break;
 8001564:	e02b      	b.n	80015be <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 8001566:	4a32      	ldr	r2, [pc, #200]	@ (8001630 <BNO080_parseInputReport+0x2cc>)
 8001568:	893b      	ldrh	r3, [r7, #8]
 800156a:	8013      	strh	r3, [r2, #0]
			break;
 800156c:	e027      	b.n	80015be <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 800156e:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001570:	7a5a      	ldrb	r2, [r3, #9]
 8001572:	4b30      	ldr	r3, [pc, #192]	@ (8001634 <BNO080_parseInputReport+0x2d0>)
 8001574:	701a      	strb	r2, [r3, #0]
			break;
 8001576:	e022      	b.n	80015be <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 8001578:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800157a:	7a9a      	ldrb	r2, [r3, #10]
 800157c:	4b2e      	ldr	r3, [pc, #184]	@ (8001638 <BNO080_parseInputReport+0x2d4>)
 800157e:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001580:	2300      	movs	r3, #0
 8001582:	74fb      	strb	r3, [r7, #19]
 8001584:	e00c      	b.n	80015a0 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 8001586:	7cfb      	ldrb	r3, [r7, #19]
 8001588:	f103 020b 	add.w	r2, r3, #11
 800158c:	4b2b      	ldr	r3, [pc, #172]	@ (800163c <BNO080_parseInputReport+0x2d8>)
 800158e:	6819      	ldr	r1, [r3, #0]
 8001590:	7cfb      	ldrb	r3, [r7, #19]
 8001592:	440b      	add	r3, r1
 8001594:	490e      	ldr	r1, [pc, #56]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001596:	5c8a      	ldrb	r2, [r1, r2]
 8001598:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 800159a:	7cfb      	ldrb	r3, [r7, #19]
 800159c:	3301      	adds	r3, #1
 800159e:	74fb      	strb	r3, [r7, #19]
 80015a0:	7cfb      	ldrb	r3, [r7, #19]
 80015a2:	2b08      	cmp	r3, #8
 80015a4:	d9ef      	bls.n	8001586 <BNO080_parseInputReport+0x222>
			break;
 80015a6:	e00a      	b.n	80015be <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80015a8:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80015aa:	79db      	ldrb	r3, [r3, #7]
 80015ac:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	2b07      	cmp	r3, #7
 80015b2:	d103      	bne.n	80015bc <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80015b6:	7a9a      	ldrb	r2, [r3, #10]
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <BNO080_parseInputReport+0x2dc>)
 80015ba:	701a      	strb	r2, [r3, #0]
			break;
 80015bc:	bf00      	nop
}
 80015be:	bf00      	nop
 80015c0:	371c      	adds	r7, #28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	200001f4 	.word	0x200001f4
 80015d0:	200001f8 	.word	0x200001f8
 80015d4:	200002ac 	.word	0x200002ac
 80015d8:	20000284 	.word	0x20000284
 80015dc:	2000027e 	.word	0x2000027e
 80015e0:	20000280 	.word	0x20000280
 80015e4:	20000282 	.word	0x20000282
 80015e8:	2000028c 	.word	0x2000028c
 80015ec:	20000286 	.word	0x20000286
 80015f0:	20000288 	.word	0x20000288
 80015f4:	2000028a 	.word	0x2000028a
 80015f8:	20000294 	.word	0x20000294
 80015fc:	2000028e 	.word	0x2000028e
 8001600:	20000290 	.word	0x20000290
 8001604:	20000292 	.word	0x20000292
 8001608:	2000029c 	.word	0x2000029c
 800160c:	20000296 	.word	0x20000296
 8001610:	20000298 	.word	0x20000298
 8001614:	2000029a 	.word	0x2000029a
 8001618:	200002a8 	.word	0x200002a8
 800161c:	2000029e 	.word	0x2000029e
 8001620:	200002a0 	.word	0x200002a0
 8001624:	200002a2 	.word	0x200002a2
 8001628:	200002a4 	.word	0x200002a4
 800162c:	200002a6 	.word	0x200002a6
 8001630:	200002aa 	.word	0x200002aa
 8001634:	200002b0 	.word	0x200002b0
 8001638:	200002b1 	.word	0x200002b1
 800163c:	200002b4 	.word	0x200002b4
 8001640:	200002b8 	.word	0x200002b8

08001644 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <BNO080_getQuatI+0x24>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	b21b      	sxth	r3, r3
 800164e:	4a07      	ldr	r2, [pc, #28]	@ (800166c <BNO080_getQuatI+0x28>)
 8001650:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	4611      	mov	r1, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f000 f857 	bl	800170c <BNO080_qToFloat>
 800165e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	bd80      	pop	{r7, pc}
 8001668:	2000029e 	.word	0x2000029e
 800166c:	20000000 	.word	0x20000000

08001670 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 8001674:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <BNO080_getQuatJ+0x24>)
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4a07      	ldr	r2, [pc, #28]	@ (8001698 <BNO080_getQuatJ+0x28>)
 800167c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f000 f841 	bl	800170c <BNO080_qToFloat>
 800168a:	eef0 7a40 	vmov.f32	s15, s0
}
 800168e:	eeb0 0a67 	vmov.f32	s0, s15
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200002a0 	.word	0x200002a0
 8001698:	20000000 	.word	0x20000000

0800169c <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80016a0:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <BNO080_getQuatK+0x24>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	4a07      	ldr	r2, [pc, #28]	@ (80016c4 <BNO080_getQuatK+0x28>)
 80016a8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 f82b 	bl	800170c <BNO080_qToFloat>
 80016b6:	eef0 7a40 	vmov.f32	s15, s0
}
 80016ba:	eeb0 0a67 	vmov.f32	s0, s15
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200002a2 	.word	0x200002a2
 80016c4:	20000000 	.word	0x20000000

080016c8 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <BNO080_getQuatReal+0x24>)
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	4a07      	ldr	r2, [pc, #28]	@ (80016f0 <BNO080_getQuatReal+0x28>)
 80016d4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f815 	bl	800170c <BNO080_qToFloat>
 80016e2:	eef0 7a40 	vmov.f32	s15, s0
}
 80016e6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200002a4 	.word	0x200002a4
 80016f0:	20000000 	.word	0x20000000

080016f4 <BNO080_getQuatAccuracy>:
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
}

//Return the acceleration component
uint8_t BNO080_getQuatAccuracy()
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
	return (quatAccuracy);
 80016f8:	4b03      	ldr	r3, [pc, #12]	@ (8001708 <BNO080_getQuatAccuracy+0x14>)
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	b2db      	uxtb	r3, r3
}
 80016fe:	4618      	mov	r0, r3
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	200002a8 	.word	0x200002a8

0800170c <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	ed2d 8b02 	vpush	{d8}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	460a      	mov	r2, r1
 800171a:	80fb      	strh	r3, [r7, #6]
 800171c:	4613      	mov	r3, r2
 800171e:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001720:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800172c:	797b      	ldrb	r3, [r7, #5]
 800172e:	425b      	negs	r3, r3
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001738:	eef0 0a67 	vmov.f32	s1, s15
 800173c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001740:	f00a fb12 	bl	800bd68 <powf>
 8001744:	eef0 7a40 	vmov.f32	s15, s0
 8001748:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 800174c:	eeb0 0a67 	vmov.f32	s0, s15
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	ecbd 8b02 	vpop	{d8}
 8001758:	bd80      	pop	{r7, pc}

0800175a <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8001764:	88fb      	ldrh	r3, [r7, #6]
 8001766:	2200      	movs	r2, #0
 8001768:	4619      	mov	r1, r3
 800176a:	2005      	movs	r0, #5
 800176c:	f000 f804 	bl	8001778 <BNO080_setFeatureCommand>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
 8001784:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001786:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 8001788:	22fd      	movs	r2, #253	@ 0xfd
 800178a:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 800178c:	4a22      	ldr	r2, [pc, #136]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8001792:	4b21      	ldr	r3, [pc, #132]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 8001794:	2200      	movs	r2, #0
 8001796:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001798:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 800179a:	2200      	movs	r2, #0
 800179c:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 800179e:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017aa:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	0a1b      	lsrs	r3, r3, #8
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017b4:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	0c1b      	lsrs	r3, r3, #16
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017be:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	0e1b      	lsrs	r3, r3, #24
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017c8:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 80017ca:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017d8:	2200      	movs	r2, #0
 80017da:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 80017dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017de:	2200      	movs	r2, #0
 80017e0:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017e8:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017f2:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	0c1b      	lsrs	r3, r3, #16
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4b07      	ldr	r3, [pc, #28]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 80017fc:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	0e1b      	lsrs	r3, r3, #24
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <BNO080_setFeatureCommand+0xa0>)
 8001806:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001808:	2111      	movs	r1, #17
 800180a:	2002      	movs	r0, #2
 800180c:	f000 f89a 	bl	8001944 <BNO080_sendPacket>
}
 8001810:	bf00      	nop
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	200001f8 	.word	0x200001f8

0800181c <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001822:	2300      	movs	r3, #0
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	e00c      	b.n	8001842 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001828:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800182c:	480b      	ldr	r0, [pc, #44]	@ (800185c <BNO080_waitForSPI+0x40>)
 800182e:	f7ff fbcd 	bl	8000fcc <LL_GPIO_IsInputPinSet>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001838:	2301      	movs	r3, #1
 800183a:	e00a      	b.n	8001852 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3301      	adds	r3, #1
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001848:	d1ee      	bne.n	8001828 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 800184a:	4805      	ldr	r0, [pc, #20]	@ (8001860 <BNO080_waitForSPI+0x44>)
 800184c:	f008 faf0 	bl	8009e30 <puts>
	return (0);
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40020800 	.word	0x40020800
 8001860:	0800ca68 	.word	0x0800ca68

08001864 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 800186a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800186e:	4831      	ldr	r0, [pc, #196]	@ (8001934 <BNO080_receivePacket+0xd0>)
 8001870:	f7ff fbac 	bl	8000fcc <LL_GPIO_IsInputPinSet>
 8001874:	4603      	mov	r3, r0
 8001876:	2b01      	cmp	r3, #1
 8001878:	d101      	bne.n	800187e <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 800187a:	2300      	movs	r3, #0
 800187c:	e056      	b.n	800192c <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 800187e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001882:	482d      	ldr	r0, [pc, #180]	@ (8001938 <BNO080_receivePacket+0xd4>)
 8001884:	f7ff fbc5 	bl	8001012 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff fcff 	bl	800128c <SPI2_SendByte>
 800188e:	4603      	mov	r3, r0
 8001890:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8001892:	2000      	movs	r0, #0
 8001894:	f7ff fcfa 	bl	800128c <SPI2_SendByte>
 8001898:	4603      	mov	r3, r0
 800189a:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 800189c:	2000      	movs	r0, #0
 800189e:	f7ff fcf5 	bl	800128c <SPI2_SendByte>
 80018a2:	4603      	mov	r3, r0
 80018a4:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff fcf0 	bl	800128c <SPI2_SendByte>
 80018ac:	4603      	mov	r3, r0
 80018ae:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 80018b0:	4a22      	ldr	r2, [pc, #136]	@ (800193c <BNO080_receivePacket+0xd8>)
 80018b2:	7b7b      	ldrb	r3, [r7, #13]
 80018b4:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 80018b6:	4a21      	ldr	r2, [pc, #132]	@ (800193c <BNO080_receivePacket+0xd8>)
 80018b8:	7b3b      	ldrb	r3, [r7, #12]
 80018ba:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 80018bc:	4a1f      	ldr	r2, [pc, #124]	@ (800193c <BNO080_receivePacket+0xd8>)
 80018be:	7afb      	ldrb	r3, [r7, #11]
 80018c0:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 80018c2:	4a1e      	ldr	r2, [pc, #120]	@ (800193c <BNO080_receivePacket+0xd8>)
 80018c4:	7abb      	ldrb	r3, [r7, #10]
 80018c6:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 80018c8:	7b3b      	ldrb	r3, [r7, #12]
 80018ca:	021b      	lsls	r3, r3, #8
 80018cc:	b21a      	sxth	r2, r3
 80018ce:	7b7b      	ldrb	r3, [r7, #13]
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	4313      	orrs	r3, r2
 80018d4:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 80018d6:	893b      	ldrh	r3, [r7, #8]
 80018d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80018dc:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 80018de:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 80018e6:	2300      	movs	r3, #0
 80018e8:	e020      	b.n	800192c <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 80018ea:	893b      	ldrh	r3, [r7, #8]
 80018ec:	3b04      	subs	r3, #4
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	81fb      	strh	r3, [r7, #14]
 80018f6:	e00e      	b.n	8001916 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 80018f8:	20ff      	movs	r0, #255	@ 0xff
 80018fa:	f7ff fcc7 	bl	800128c <SPI2_SendByte>
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001902:	89fb      	ldrh	r3, [r7, #14]
 8001904:	2b7f      	cmp	r3, #127	@ 0x7f
 8001906:	d803      	bhi.n	8001910 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001908:	89fb      	ldrh	r3, [r7, #14]
 800190a:	490d      	ldr	r1, [pc, #52]	@ (8001940 <BNO080_receivePacket+0xdc>)
 800190c:	79fa      	ldrb	r2, [r7, #7]
 800190e:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001910:	89fb      	ldrh	r3, [r7, #14]
 8001912:	3301      	adds	r3, #1
 8001914:	81fb      	strh	r3, [r7, #14]
 8001916:	89fa      	ldrh	r2, [r7, #14]
 8001918:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800191c:	429a      	cmp	r2, r3
 800191e:	dbeb      	blt.n	80018f8 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001920:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001924:	4804      	ldr	r0, [pc, #16]	@ (8001938 <BNO080_receivePacket+0xd4>)
 8001926:	f7ff fb66 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 800192a:	2301      	movs	r3, #1
}
 800192c:	4618      	mov	r0, r3
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40020800 	.word	0x40020800
 8001938:	40020400 	.word	0x40020400
 800193c:	200001f4 	.word	0x200001f4
 8001940:	200001f8 	.word	0x200001f8

08001944 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	460a      	mov	r2, r1
 800194e:	71fb      	strb	r3, [r7, #7]
 8001950:	4613      	mov	r3, r2
 8001952:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	3304      	adds	r3, #4
 8001958:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 800195a:	f7ff ff5f 	bl	800181c <BNO080_waitForSPI>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001964:	2300      	movs	r3, #0
 8001966:	e032      	b.n	80019ce <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8001968:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800196c:	481a      	ldr	r0, [pc, #104]	@ (80019d8 <BNO080_sendPacket+0x94>)
 800196e:	f7ff fb50 	bl	8001012 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001972:	7bbb      	ldrb	r3, [r7, #14]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fc89 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 800197a:	7bbb      	ldrb	r3, [r7, #14]
 800197c:	121b      	asrs	r3, r3, #8
 800197e:	b2db      	uxtb	r3, r3
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fc83 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fc7f 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <BNO080_sendPacket+0x98>)
 8001992:	5cd2      	ldrb	r2, [r2, r3]
 8001994:	1c51      	adds	r1, r2, #1
 8001996:	b2c8      	uxtb	r0, r1
 8001998:	4910      	ldr	r1, [pc, #64]	@ (80019dc <BNO080_sendPacket+0x98>)
 800199a:	54c8      	strb	r0, [r1, r3]
 800199c:	4610      	mov	r0, r2
 800199e:	f7ff fc75 	bl	800128c <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	73fb      	strb	r3, [r7, #15]
 80019a6:	e008      	b.n	80019ba <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	4a0d      	ldr	r2, [pc, #52]	@ (80019e0 <BNO080_sendPacket+0x9c>)
 80019ac:	5cd3      	ldrb	r3, [r2, r3]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fc6c 	bl	800128c <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	3301      	adds	r3, #1
 80019b8:	73fb      	strb	r3, [r7, #15]
 80019ba:	7bfa      	ldrb	r2, [r7, #15]
 80019bc:	79bb      	ldrb	r3, [r7, #6]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d3f2      	bcc.n	80019a8 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 80019c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019c6:	4804      	ldr	r0, [pc, #16]	@ (80019d8 <BNO080_sendPacket+0x94>)
 80019c8:	f7ff fb15 	bl	8000ff6 <LL_GPIO_SetOutputPin>

	return (1);
 80019cc:	2301      	movs	r3, #1
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40020400 	.word	0x40020400
 80019dc:	20000278 	.word	0x20000278
 80019e0:	200001f8 	.word	0x200001f8

080019e4 <iBus_Check_CHKSUM>:
#include "FS-iA6B.h"

FSiA6B_iBus iBus;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	70fb      	strb	r3, [r7, #3]
	unsigned short Chksum=0xffff;
 80019f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019f4:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2 ;i++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	e00a      	b.n	8001a12 <iBus_Check_CHKSUM+0x2e>
	{
		Chksum -= data[i];
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	89fb      	ldrh	r3, [r7, #14]
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2 ;i++)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	3b02      	subs	r3, #2
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	dbef      	blt.n	80019fc <iBus_Check_CHKSUM+0x18>
	}
	return(((Chksum&0x00ff)==data[30]) && ((Chksum>>8)==data[31]));
 8001a1c:	89fb      	ldrh	r3, [r7, #14]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	321e      	adds	r2, #30
 8001a24:	7812      	ldrb	r2, [r2, #0]
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d109      	bne.n	8001a3e <iBus_Check_CHKSUM+0x5a>
 8001a2a:	89fb      	ldrh	r3, [r7, #14]
 8001a2c:	0a1b      	lsrs	r3, r3, #8
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	321f      	adds	r2, #31
 8001a34:	7812      	ldrb	r2, [r2, #0]
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d101      	bne.n	8001a3e <iBus_Check_CHKSUM+0x5a>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <iBus_Check_CHKSUM+0x5c>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus){
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8)& 0x0fff;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3302      	adds	r3, #2
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	b21a      	sxth	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3303      	adds	r3, #3
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	b21b      	sxth	r3, r3
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0fff;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	b21a      	sxth	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3305      	adds	r3, #5
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	021b      	lsls	r3, r3, #8
 8001a8a:	b21b      	sxth	r3, r3
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	b21b      	sxth	r3, r3
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0fff;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3306      	adds	r3, #6
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3307      	adds	r3, #7
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	b21b      	sxth	r3, r3
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	b21b      	sxth	r3, r3
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	80da      	strh	r2, [r3, #6]
	iBus->LH = (data[8] | data[9]<<8) & 0x0fff;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3308      	adds	r3, #8
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3309      	adds	r3, #9
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	b21b      	sxth	r3, r3
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	809a      	strh	r2, [r3, #4]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0fff;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	330a      	adds	r3, #10
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	b21a      	sxth	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	330b      	adds	r3, #11
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	4313      	orrs	r3, r2
 8001af4:	b21b      	sxth	r3, r3
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	811a      	strh	r2, [r3, #8]
	iBus->SwC = (data[12] | data[13]<<8) & 0x0fff;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	330c      	adds	r3, #12
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b21a      	sxth	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	330d      	adds	r3, #13
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	b21b      	sxth	r3, r3
 8001b14:	4313      	orrs	r3, r2
 8001b16:	b21b      	sxth	r3, r3
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	819a      	strh	r2, [r3, #12]

	// 4 fail-safe .
	iBus->Failsafe = (data[13]>>4);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	330d      	adds	r3, #13
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	091b      	lsrs	r3, r3, #4
 8001b2c:	b2da      	uxtb	r2, r3
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	751a      	strb	r2, [r3, #20]
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <iBus_isActiveFailsafe>:

unsigned char iBus_isActiveFailsafe(FSiA6B_iBus* iBus)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
	return iBus->Failsafe !=0;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7d1b      	ldrb	r3, [r3, #20]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	bf14      	ite	ne
 8001b4e:	2301      	movne	r3, #1
 8001b50:	2300      	moveq	r3, #0
 8001b52:	b2db      	uxtb	r3, r3
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_SPI_Enable>:
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	601a      	str	r2, [r3, #0]
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_SPI_SetStandard>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f023 0210 	bic.w	r2, r3, #16
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	431a      	orrs	r2, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	605a      	str	r2, [r3, #4]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d101      	bne.n	8001bbe <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e000      	b.n	8001bc0 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_SPI_IsActiveFlag_TXE>:
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d101      	bne.n	8001be4 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <LL_SPI_ReceiveData8>:
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	330c      	adds	r3, #12
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	b2db      	uxtb	r3, r3
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <LL_SPI_TransmitData8>:
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b085      	sub	sp, #20
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
 8001c16:	460b      	mov	r3, r1
 8001c18:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	330c      	adds	r3, #12
 8001c1e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	78fa      	ldrb	r2, [r7, #3]
 8001c24:	701a      	strb	r2, [r3, #0]
}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <LL_AHB1_GRP1_EnableClock>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c40:	4907      	ldr	r1, [pc, #28]	@ (8001c60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001c48:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	bf00      	nop
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	40023800 	.word	0x40023800

08001c64 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c70:	4907      	ldr	r1, [pc, #28]	@ (8001c90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001c78:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c82:	68fb      	ldr	r3, [r7, #12]
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	40023800 	.word	0x40023800

08001c94 <LL_GPIO_IsInputPinSet>:
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691a      	ldr	r2, [r3, #16]
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	bf0c      	ite	eq
 8001cac:	2301      	moveq	r3, #1
 8001cae:	2300      	movne	r3, #0
 8001cb0:	b2db      	uxtb	r3, r3
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <LL_GPIO_SetOutputPin>:
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
 8001cc6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	683a      	ldr	r2, [r7, #0]
 8001ccc:	619a      	str	r2, [r3, #24]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <LL_GPIO_ResetOutputPin>:
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	041a      	lsls	r2, r3, #16
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	619a      	str	r2, [r3, #24]
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b090      	sub	sp, #64	@ 0x40
 8001cfc:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001cfe:	f107 0318 	add.w	r3, r7, #24
 8001d02:	2228      	movs	r2, #40	@ 0x28
 8001d04:	2100      	movs	r1, #0
 8001d06:	4618      	mov	r0, r3
 8001d08:	f008 f972 	bl	8009ff0 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	463b      	mov	r3, r7
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
 8001d18:	611a      	str	r2, [r3, #16]
 8001d1a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001d1c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001d20:	f7ff ffa0 	bl	8001c64 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d24:	2001      	movs	r0, #1
 8001d26:	f7ff ff85 	bl	8001c34 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d2a:	2004      	movs	r0, #4
 8001d2c:	f7ff ff82 	bl	8001c34 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001d30:	23e0      	movs	r3, #224	@ 0xe0
 8001d32:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d34:	2302      	movs	r3, #2
 8001d36:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d40:	2300      	movs	r3, #0
 8001d42:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001d44:	2305      	movs	r3, #5
 8001d46:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d48:	463b      	mov	r3, r7
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4825      	ldr	r0, [pc, #148]	@ (8001de4 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001d4e:	f007 f9f8 	bl	8009142 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001d56:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001d5a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001d60:	2302      	movs	r3, #2
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001d64:	2301      	movs	r3, #1
 8001d66:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001d68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001d6e:	2310      	movs	r3, #16
 8001d70:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001d72:	2300      	movs	r3, #0
 8001d74:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001d76:	2300      	movs	r3, #0
 8001d78:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001d7a:	230a      	movs	r3, #10
 8001d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8001d7e:	f107 0318 	add.w	r3, r7, #24
 8001d82:	4619      	mov	r1, r3
 8001d84:	4818      	ldr	r0, [pc, #96]	@ (8001de8 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001d86:	f007 fa80 	bl	800928a <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4816      	ldr	r0, [pc, #88]	@ (8001de8 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001d8e:	f7ff fef7 	bl	8001b80 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8001d92:	2110      	movs	r1, #16
 8001d94:	4815      	ldr	r0, [pc, #84]	@ (8001dec <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001d96:	f7ff ffa0 	bl	8001cda <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8001d9a:	2310      	movs	r3, #16
 8001d9c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8001dae:	463b      	mov	r3, r7
 8001db0:	4619      	mov	r1, r3
 8001db2:	480e      	ldr	r0, [pc, #56]	@ (8001dec <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001db4:	f007 f9c5 	bl	8009142 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8001db8:	2320      	movs	r3, #32
 8001dba:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4808      	ldr	r0, [pc, #32]	@ (8001dec <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001dca:	f007 f9ba 	bl	8009142 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8001dce:	4806      	ldr	r0, [pc, #24]	@ (8001de8 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001dd0:	f7ff fec6 	bl	8001b60 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8001dd4:	2110      	movs	r1, #16
 8001dd6:	4805      	ldr	r0, [pc, #20]	@ (8001dec <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001dd8:	f7ff ff71 	bl	8001cbe <LL_GPIO_SetOutputPin>
}
 8001ddc:	bf00      	nop
 8001dde:	3740      	adds	r7, #64	@ 0x40
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40020000 	.word	0x40020000
 8001de8:	40013000 	.word	0x40013000
 8001dec:	40020800 	.word	0x40020800

08001df0 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 8001dfa:	bf00      	nop
 8001dfc:	480c      	ldr	r0, [pc, #48]	@ (8001e30 <SPI1_SendByte+0x40>)
 8001dfe:	f7ff fee5 	bl	8001bcc <LL_SPI_IsActiveFlag_TXE>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f9      	beq.n	8001dfc <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4808      	ldr	r0, [pc, #32]	@ (8001e30 <SPI1_SendByte+0x40>)
 8001e0e:	f7ff fefe 	bl	8001c0e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001e12:	bf00      	nop
 8001e14:	4806      	ldr	r0, [pc, #24]	@ (8001e30 <SPI1_SendByte+0x40>)
 8001e16:	f7ff fec6 	bl	8001ba6 <LL_SPI_IsActiveFlag_RXNE>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f9      	beq.n	8001e14 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001e20:	4803      	ldr	r0, [pc, #12]	@ (8001e30 <SPI1_SendByte+0x40>)
 8001e22:	f7ff fee6 	bl	8001bf2 <LL_SPI_ReceiveData8>
 8001e26:	4603      	mov	r3, r0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40013000 	.word	0x40013000

08001e34 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8001e3e:	2110      	movs	r1, #16
 8001e40:	480b      	ldr	r0, [pc, #44]	@ (8001e70 <ICM20602_Readbyte+0x3c>)
 8001e42:	f7ff ff4a 	bl	8001cda <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff ffce 	bl	8001df0 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff ffcb 	bl	8001df0 <SPI1_SendByte>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8001e5e:	2110      	movs	r1, #16
 8001e60:	4803      	ldr	r0, [pc, #12]	@ (8001e70 <ICM20602_Readbyte+0x3c>)
 8001e62:	f7ff ff2c 	bl	8001cbe <LL_GPIO_SetOutputPin>
	
	return val;
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40020800 	.word	0x40020800

08001e74 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	603a      	str	r2, [r7, #0]
 8001e7e:	71fb      	strb	r3, [r7, #7]
 8001e80:	460b      	mov	r3, r1
 8001e82:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 8001e88:	2110      	movs	r1, #16
 8001e8a:	4810      	ldr	r0, [pc, #64]	@ (8001ecc <ICM20602_Readbytes+0x58>)
 8001e8c:	f7ff ff25 	bl	8001cda <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001e90:	79fb      	ldrb	r3, [r7, #7]
 8001e92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ffa9 	bl	8001df0 <SPI1_SendByte>
	while(i < len)
 8001e9e:	e009      	b.n	8001eb4 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	60fa      	str	r2, [r7, #12]
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	18d4      	adds	r4, r2, r3
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff ffa0 	bl	8001df0 <SPI1_SendByte>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8001eb4:	79bb      	ldrb	r3, [r7, #6]
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d3f1      	bcc.n	8001ea0 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 8001ebc:	2110      	movs	r1, #16
 8001ebe:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <ICM20602_Readbytes+0x58>)
 8001ec0:	f7ff fefd 	bl	8001cbe <LL_GPIO_SetOutputPin>
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd90      	pop	{r4, r7, pc}
 8001ecc:	40020800 	.word	0x40020800

08001ed0 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	460a      	mov	r2, r1
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	4613      	mov	r3, r2
 8001ede:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8001ee0:	2110      	movs	r1, #16
 8001ee2:	480b      	ldr	r0, [pc, #44]	@ (8001f10 <ICM20602_Writebyte+0x40>)
 8001ee4:	f7ff fef9 	bl	8001cda <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff ff7d 	bl	8001df0 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8001ef6:	79bb      	ldrb	r3, [r7, #6]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff ff79 	bl	8001df0 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8001efe:	2110      	movs	r1, #16
 8001f00:	4803      	ldr	r0, [pc, #12]	@ (8001f10 <ICM20602_Writebyte+0x40>)
 8001f02:	f7ff fedc 	bl	8001cbe <LL_GPIO_SetOutputPin>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40020800 	.word	0x40020800

08001f14 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001f28:	463b      	mov	r3, r7
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001f30:	f7ff fee2 	bl	8001cf8 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001f34:	4833      	ldr	r0, [pc, #204]	@ (8002004 <ICM20602_Initialization+0xf0>)
 8001f36:	f007 ff13 	bl	8009d60 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8001f3a:	2075      	movs	r0, #117	@ 0x75
 8001f3c:	f7ff ff7a 	bl	8001e34 <ICM20602_Readbyte>
 8001f40:	4603      	mov	r3, r0
 8001f42:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
 8001f46:	2b12      	cmp	r3, #18
 8001f48:	d105      	bne.n	8001f56 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001f4a:	7bfb      	ldrb	r3, [r7, #15]
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	482e      	ldr	r0, [pc, #184]	@ (8002008 <ICM20602_Initialization+0xf4>)
 8001f50:	f007 ff06 	bl	8009d60 <iprintf>
 8001f54:	e012      	b.n	8001f7c <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	2b12      	cmp	r3, #18
 8001f5a:	d00f      	beq.n	8001f7c <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001f5c:	2075      	movs	r0, #117	@ 0x75
 8001f5e:	f7ff ff69 	bl	8001e34 <ICM20602_Readbyte>
 8001f62:	4603      	mov	r3, r0
 8001f64:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	2b12      	cmp	r3, #18
 8001f6a:	d007      	beq.n	8001f7c <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	2212      	movs	r2, #18
 8001f70:	4619      	mov	r1, r3
 8001f72:	4826      	ldr	r0, [pc, #152]	@ (800200c <ICM20602_Initialization+0xf8>)
 8001f74:	f007 fef4 	bl	8009d60 <iprintf>
			return 1; //ERROR
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e03f      	b.n	8001ffc <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001f7c:	2180      	movs	r1, #128	@ 0x80
 8001f7e:	206b      	movs	r0, #107	@ 0x6b
 8001f80:	f7ff ffa6 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001f84:	2032      	movs	r0, #50	@ 0x32
 8001f86:	f002 fd65 	bl	8004a54 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	206b      	movs	r0, #107	@ 0x6b
 8001f8e:	f7ff ff9f 	bl	8001ed0 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 8001f92:	2032      	movs	r0, #50	@ 0x32
 8001f94:	f002 fd5e 	bl	8004a54 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001f98:	2138      	movs	r1, #56	@ 0x38
 8001f9a:	206c      	movs	r0, #108	@ 0x6c
 8001f9c:	f7ff ff98 	bl	8001ed0 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 8001fa0:	2032      	movs	r0, #50	@ 0x32
 8001fa2:	f002 fd57 	bl	8004a54 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	2019      	movs	r0, #25
 8001faa:	f7ff ff91 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fae:	2032      	movs	r0, #50	@ 0x32
 8001fb0:	f002 fd50 	bl	8004a54 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 8001fb4:	2105      	movs	r1, #5
 8001fb6:	201a      	movs	r0, #26
 8001fb8:	f7ff ff8a 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fbc:	2032      	movs	r0, #50	@ 0x32
 8001fbe:	f002 fd49 	bl	8004a54 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8001fc2:	2118      	movs	r1, #24
 8001fc4:	201b      	movs	r0, #27
 8001fc6:	f7ff ff83 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fca:	2032      	movs	r0, #50	@ 0x32
 8001fcc:	f002 fd42 	bl	8004a54 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8001fd0:	2118      	movs	r1, #24
 8001fd2:	201c      	movs	r0, #28
 8001fd4:	f7ff ff7c 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fd8:	2032      	movs	r0, #50	@ 0x32
 8001fda:	f002 fd3b 	bl	8004a54 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8001fde:	2103      	movs	r1, #3
 8001fe0:	201d      	movs	r0, #29
 8001fe2:	f7ff ff75 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fe6:	2032      	movs	r0, #50	@ 0x32
 8001fe8:	f002 fd34 	bl	8004a54 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8001fec:	2101      	movs	r1, #1
 8001fee:	2038      	movs	r0, #56	@ 0x38
 8001ff0:	f7ff ff6e 	bl	8001ed0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001ff4:	2032      	movs	r0, #50	@ 0x32
 8001ff6:	f002 fd2d 	bl	8004a54 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	0800ca7c 	.word	0x0800ca7c
 8002008:	0800ca94 	.word	0x0800ca94
 800200c:	0800cab8 	.word	0x0800cab8

08002010 <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8002018:	f107 0308 	add.w	r3, r7, #8
 800201c:	461a      	mov	r2, r3
 800201e:	2106      	movs	r1, #6
 8002020:	2043      	movs	r0, #67	@ 0x43
 8002022:	f7ff ff27 	bl	8001e74 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8002026:	7a3b      	ldrb	r3, [r7, #8]
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	b21a      	sxth	r2, r3
 800202c:	7a7b      	ldrb	r3, [r7, #9]
 800202e:	b21b      	sxth	r3, r3
 8002030:	4313      	orrs	r3, r2
 8002032:	b21a      	sxth	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8002038:	7abb      	ldrb	r3, [r7, #10]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	b219      	sxth	r1, r3
 800203e:	7afb      	ldrb	r3, [r7, #11]
 8002040:	b21a      	sxth	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3302      	adds	r3, #2
 8002046:	430a      	orrs	r2, r1
 8002048:	b212      	sxth	r2, r2
 800204a:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 800204c:	7b3b      	ldrb	r3, [r7, #12]
 800204e:	021b      	lsls	r3, r3, #8
 8002050:	b219      	sxth	r1, r3
 8002052:	7b7b      	ldrb	r3, [r7, #13]
 8002054:	b21a      	sxth	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3304      	adds	r3, #4
 800205a:	430a      	orrs	r2, r1
 800205c:	b212      	sxth	r2, r2
 800205e:	801a      	strh	r2, [r3, #0]
}
 8002060:	bf00      	nop
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 800206c:	2120      	movs	r1, #32
 800206e:	4803      	ldr	r0, [pc, #12]	@ (800207c <ICM20602_DataReady+0x14>)
 8002070:	f7ff fe10 	bl	8001c94 <LL_GPIO_IsInputPinSet>
 8002074:	4603      	mov	r3, r0
}
 8002076:	4618      	mov	r0, r3
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40020800 	.word	0x40020800

08002080 <LL_SPI_Enable>:
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	601a      	str	r2, [r3, #0]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_SPI_SetStandard>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f023 0210 	bic.w	r2, r3, #16
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	431a      	orrs	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	605a      	str	r2, [r3, #4]
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <LL_SPI_IsActiveFlag_RXNE>:
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <LL_SPI_IsActiveFlag_RXNE+0x18>
 80020da:	2301      	movs	r3, #1
 80020dc:	e000      	b.n	80020e0 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_SPI_IsActiveFlag_TXE>:
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d101      	bne.n	8002104 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <LL_SPI_ReceiveData8>:
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	330c      	adds	r3, #12
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b2db      	uxtb	r3, r3
}
 8002122:	4618      	mov	r0, r3
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <LL_SPI_TransmitData8>:
{
 800212e:	b480      	push	{r7}
 8002130:	b085      	sub	sp, #20
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
 8002136:	460b      	mov	r3, r1
 8002138:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	330c      	adds	r3, #12
 800213e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	78fa      	ldrb	r2, [r7, #3]
 8002144:	701a      	strb	r2, [r3, #0]
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
	...

08002154 <LL_AHB1_GRP1_EnableClock>:
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800215c:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800215e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002160:	4907      	ldr	r1, [pc, #28]	@ (8002180 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4313      	orrs	r3, r2
 8002166:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800216a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4013      	ands	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002172:	68fb      	ldr	r3, [r7, #12]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	40023800 	.word	0x40023800

08002184 <LL_APB1_GRP1_EnableClock>:
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800218c:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800218e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002190:	4907      	ldr	r1, [pc, #28]	@ (80021b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4313      	orrs	r3, r2
 8002196:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800219a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4013      	ands	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021a2:	68fb      	ldr	r3, [r7, #12]
}
 80021a4:	bf00      	nop
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr
 80021b0:	40023800 	.word	0x40023800

080021b4 <LL_GPIO_IsInputPinSet>:
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691a      	ldr	r2, [r3, #16]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	4013      	ands	r3, r2
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	bf0c      	ite	eq
 80021cc:	2301      	moveq	r3, #1
 80021ce:	2300      	movne	r3, #0
 80021d0:	b2db      	uxtb	r3, r3
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <LL_GPIO_SetOutputPin>:
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
 80021e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	619a      	str	r2, [r3, #24]
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_GPIO_ResetOutputPin>:
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	041a      	lsls	r2, r3, #16
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	619a      	str	r2, [r3, #24]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b090      	sub	sp, #64	@ 0x40
 800221c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800221e:	f107 0318 	add.w	r3, r7, #24
 8002222:	2228      	movs	r2, #40	@ 0x28
 8002224:	2100      	movs	r1, #0
 8002226:	4618      	mov	r0, r3
 8002228:	f007 fee2 	bl	8009ff0 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	463b      	mov	r3, r7
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	605a      	str	r2, [r3, #4]
 8002234:	609a      	str	r2, [r3, #8]
 8002236:	60da      	str	r2, [r3, #12]
 8002238:	611a      	str	r2, [r3, #16]
 800223a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800223c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002240:	f7ff ffa0 	bl	8002184 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002244:	2002      	movs	r0, #2
 8002246:	f7ff ff85 	bl	8002154 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800224a:	2338      	movs	r3, #56	@ 0x38
 800224c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800224e:	2302      	movs	r3, #2
 8002250:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002252:	2303      	movs	r3, #3
 8002254:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800225e:	2306      	movs	r3, #6
 8002260:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002262:	463b      	mov	r3, r7
 8002264:	4619      	mov	r1, r3
 8002266:	4826      	ldr	r0, [pc, #152]	@ (8002300 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002268:	f006 ff6b 	bl	8009142 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800226c:	2300      	movs	r3, #0
 800226e:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002270:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002274:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002276:	2300      	movs	r3, #0
 8002278:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800227a:	2302      	movs	r3, #2
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800227e:	2301      	movs	r3, #1
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002282:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002286:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002288:	2308      	movs	r3, #8
 800228a:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800228c:	2300      	movs	r3, #0
 800228e:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002290:	2300      	movs	r3, #0
 8002292:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8002294:	230a      	movs	r3, #10
 8002296:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8002298:	f107 0318 	add.w	r3, r7, #24
 800229c:	4619      	mov	r1, r3
 800229e:	4819      	ldr	r0, [pc, #100]	@ (8002304 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80022a0:	f006 fff3 	bl	800928a <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80022a4:	2100      	movs	r1, #0
 80022a6:	4817      	ldr	r0, [pc, #92]	@ (8002304 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80022a8:	f7ff fefa 	bl	80020a0 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 80022ac:	2140      	movs	r1, #64	@ 0x40
 80022ae:	4814      	ldr	r0, [pc, #80]	@ (8002300 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80022b0:	f7ff ffa3 	bl	80021fa <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 80022b4:	2340      	movs	r3, #64	@ 0x40
 80022b6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022b8:	2301      	movs	r3, #1
 80022ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022bc:	2303      	movs	r3, #3
 80022be:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 80022c8:	463b      	mov	r3, r7
 80022ca:	4619      	mov	r1, r3
 80022cc:	480c      	ldr	r0, [pc, #48]	@ (8002300 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80022ce:	f006 ff38 	bl	8009142 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 80022d2:	2380      	movs	r3, #128	@ 0x80
 80022d4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80022da:	2301      	movs	r3, #1
 80022dc:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 80022de:	463b      	mov	r3, r7
 80022e0:	4619      	mov	r1, r3
 80022e2:	4807      	ldr	r0, [pc, #28]	@ (8002300 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80022e4:	f006 ff2d 	bl	8009142 <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 80022e8:	4806      	ldr	r0, [pc, #24]	@ (8002304 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80022ea:	f7ff fec9 	bl	8002080 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 80022ee:	2140      	movs	r1, #64	@ 0x40
 80022f0:	4803      	ldr	r0, [pc, #12]	@ (8002300 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80022f2:	f7ff ff74 	bl	80021de <LL_GPIO_SetOutputPin>
}
 80022f6:	bf00      	nop
 80022f8:	3740      	adds	r7, #64	@ 0x40
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40020400 	.word	0x40020400
 8002304:	40003c00 	.word	0x40003c00

08002308 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8002312:	bf00      	nop
 8002314:	480c      	ldr	r0, [pc, #48]	@ (8002348 <SPI3_SendByte+0x40>)
 8002316:	f7ff fee9 	bl	80020ec <LL_SPI_IsActiveFlag_TXE>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f9      	beq.n	8002314 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	4619      	mov	r1, r3
 8002324:	4808      	ldr	r0, [pc, #32]	@ (8002348 <SPI3_SendByte+0x40>)
 8002326:	f7ff ff02 	bl	800212e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 800232a:	bf00      	nop
 800232c:	4806      	ldr	r0, [pc, #24]	@ (8002348 <SPI3_SendByte+0x40>)
 800232e:	f7ff feca 	bl	80020c6 <LL_SPI_IsActiveFlag_RXNE>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f9      	beq.n	800232c <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8002338:	4803      	ldr	r0, [pc, #12]	@ (8002348 <SPI3_SendByte+0x40>)
 800233a:	f7ff feea 	bl	8002112 <LL_SPI_ReceiveData8>
 800233e:	4603      	mov	r3, r0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40003c00 	.word	0x40003c00

0800234c <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8002356:	2140      	movs	r1, #64	@ 0x40
 8002358:	480b      	ldr	r0, [pc, #44]	@ (8002388 <LPS22HH_Readbyte+0x3c>)
 800235a:	f7ff ff4e 	bl	80021fa <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002364:	b2db      	uxtb	r3, r3
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff ffce 	bl	8002308 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 800236c:	2000      	movs	r0, #0
 800236e:	f7ff ffcb 	bl	8002308 <SPI3_SendByte>
 8002372:	4603      	mov	r3, r0
 8002374:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8002376:	2140      	movs	r1, #64	@ 0x40
 8002378:	4803      	ldr	r0, [pc, #12]	@ (8002388 <LPS22HH_Readbyte+0x3c>)
 800237a:	f7ff ff30 	bl	80021de <LL_GPIO_SetOutputPin>
	
	return val;
 800237e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40020400 	.word	0x40020400

0800238c <LPS22HH_Readbytes>:

void LPS22HH_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	603a      	str	r2, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
 8002398:	460b      	mov	r3, r1
 800239a:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 800239c:	2300      	movs	r3, #0
 800239e:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(LPS22HH);
 80023a0:	2140      	movs	r1, #64	@ 0x40
 80023a2:	4810      	ldr	r0, [pc, #64]	@ (80023e4 <LPS22HH_Readbytes+0x58>)
 80023a4:	f7ff ff29 	bl	80021fa <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ffa9 	bl	8002308 <SPI3_SendByte>
	while(i < len)
 80023b6:	e009      	b.n	80023cc <LPS22HH_Readbytes+0x40>
	{
		data[i++] = SPI3_SendByte(0x00); //Send DUMMY
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	60fa      	str	r2, [r7, #12]
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	18d4      	adds	r4, r2, r3
 80023c2:	2000      	movs	r0, #0
 80023c4:	f7ff ffa0 	bl	8002308 <SPI3_SendByte>
 80023c8:	4603      	mov	r3, r0
 80023ca:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80023cc:	79bb      	ldrb	r3, [r7, #6]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d3f1      	bcc.n	80023b8 <LPS22HH_Readbytes+0x2c>
	}
	CHIP_DESELECT(LPS22HH);
 80023d4:	2140      	movs	r1, #64	@ 0x40
 80023d6:	4803      	ldr	r0, [pc, #12]	@ (80023e4 <LPS22HH_Readbytes+0x58>)
 80023d8:	f7ff ff01 	bl	80021de <LL_GPIO_SetOutputPin>
}
 80023dc:	bf00      	nop
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd90      	pop	{r4, r7, pc}
 80023e4:	40020400 	.word	0x40020400

080023e8 <LPS22HH_Writebyte>:

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	460a      	mov	r2, r1
 80023f2:	71fb      	strb	r3, [r7, #7]
 80023f4:	4613      	mov	r3, r2
 80023f6:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 80023f8:	2140      	movs	r1, #64	@ 0x40
 80023fa:	480b      	ldr	r0, [pc, #44]	@ (8002428 <LPS22HH_Writebyte+0x40>)
 80023fc:	f7ff fefd 	bl	80021fa <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002406:	b2db      	uxtb	r3, r3
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff ff7d 	bl	8002308 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 800240e:	79bb      	ldrb	r3, [r7, #6]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff ff79 	bl	8002308 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8002416:	2140      	movs	r1, #64	@ 0x40
 8002418:	4803      	ldr	r0, [pc, #12]	@ (8002428 <LPS22HH_Writebyte+0x40>)
 800241a:	f7ff fee0 	bl	80021de <LL_GPIO_SetOutputPin>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40020400 	.word	0x40020400

0800242c <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8002432:	2300      	movs	r3, #0
 8002434:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8002436:	f7ff feef 	bl	8002218 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 800243a:	4841      	ldr	r0, [pc, #260]	@ (8002540 <LPS22HH_Initialization+0x114>)
 800243c:	f007 fc90 	bl	8009d60 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8002440:	200f      	movs	r0, #15
 8002442:	f7ff ff83 	bl	800234c <LPS22HH_Readbyte>
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	2bb3      	cmp	r3, #179	@ 0xb3
 800244e:	d105      	bne.n	800245c <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	4619      	mov	r1, r3
 8002454:	483b      	ldr	r0, [pc, #236]	@ (8002544 <LPS22HH_Initialization+0x118>)
 8002456:	f007 fc83 	bl	8009d60 <iprintf>
 800245a:	e012      	b.n	8002482 <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 800245c:	79fb      	ldrb	r3, [r7, #7]
 800245e:	2bb3      	cmp	r3, #179	@ 0xb3
 8002460:	d00f      	beq.n	8002482 <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8002462:	200f      	movs	r0, #15
 8002464:	f7ff ff72 	bl	800234c <LPS22HH_Readbyte>
 8002468:	4603      	mov	r3, r0
 800246a:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	2bb3      	cmp	r3, #179	@ 0xb3
 8002470:	d007      	beq.n	8002482 <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	22b3      	movs	r2, #179	@ 0xb3
 8002476:	4619      	mov	r1, r3
 8002478:	4833      	ldr	r0, [pc, #204]	@ (8002548 <LPS22HH_Initialization+0x11c>)
 800247a:	f007 fc71 	bl	8009d60 <iprintf>
			return 1; //ERROR
 800247e:	2301      	movs	r3, #1
 8002480:	e059      	b.n	8002536 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8002482:	2104      	movs	r1, #4
 8002484:	2011      	movs	r0, #17
 8002486:	f7ff ffaf 	bl	80023e8 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 800248a:	2011      	movs	r0, #17
 800248c:	f7ff ff5e 	bl	800234c <LPS22HH_Readbyte>
 8002490:	4603      	mov	r3, r0
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f7      	bne.n	800248a <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 800249a:	2010      	movs	r0, #16
 800249c:	f7ff ff56 	bl	800234c <LPS22HH_Readbyte>
 80024a0:	4603      	mov	r3, r0
 80024a2:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 80024a4:	79bb      	ldrb	r3, [r7, #6]
 80024a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024aa:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 80024ac:	79bb      	ldrb	r3, [r7, #6]
 80024ae:	4619      	mov	r1, r3
 80024b0:	2010      	movs	r0, #16
 80024b2:	f7ff ff99 	bl	80023e8 <LPS22HH_Writebyte>
	temp_reg = 0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80024ba:	2010      	movs	r0, #16
 80024bc:	f7ff ff46 	bl	800234c <LPS22HH_Readbyte>
 80024c0:	4603      	mov	r3, r0
 80024c2:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80024c4:	2010      	movs	r0, #16
 80024c6:	f7ff ff41 	bl	800234c <LPS22HH_Readbyte>
 80024ca:	4603      	mov	r3, r0
 80024cc:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 80024ce:	79bb      	ldrb	r3, [r7, #6]
 80024d0:	f043 030c 	orr.w	r3, r3, #12
 80024d4:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 80024d6:	79bb      	ldrb	r3, [r7, #6]
 80024d8:	4619      	mov	r1, r3
 80024da:	2010      	movs	r0, #16
 80024dc:	f7ff ff84 	bl	80023e8 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80024e0:	2010      	movs	r0, #16
 80024e2:	f7ff ff33 	bl	800234c <LPS22HH_Readbyte>
 80024e6:	4603      	mov	r3, r0
 80024e8:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 80024ea:	79bb      	ldrb	r3, [r7, #6]
 80024ec:	f043 0302 	orr.w	r3, r3, #2
 80024f0:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 80024f2:	79bb      	ldrb	r3, [r7, #6]
 80024f4:	4619      	mov	r1, r3
 80024f6:	2010      	movs	r0, #16
 80024f8:	f7ff ff76 	bl	80023e8 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 80024fc:	2011      	movs	r0, #17
 80024fe:	f7ff ff25 	bl	800234c <LPS22HH_Readbyte>
 8002502:	4603      	mov	r3, r0
 8002504:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002506:	79bb      	ldrb	r3, [r7, #6]
 8002508:	f043 0302 	orr.w	r3, r3, #2
 800250c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 800250e:	79bb      	ldrb	r3, [r7, #6]
 8002510:	4619      	mov	r1, r3
 8002512:	2011      	movs	r0, #17
 8002514:	f7ff ff68 	bl	80023e8 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8002518:	2012      	movs	r0, #18
 800251a:	f7ff ff17 	bl	800234c <LPS22HH_Readbyte>
 800251e:	4603      	mov	r3, r0
 8002520:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8002522:	79bb      	ldrb	r3, [r7, #6]
 8002524:	f043 0304 	orr.w	r3, r3, #4
 8002528:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 800252a:	79bb      	ldrb	r3, [r7, #6]
 800252c:	4619      	mov	r1, r3
 800252e:	2012      	movs	r0, #18
 8002530:	f7ff ff5a 	bl	80023e8 <LPS22HH_Writebyte>
	
	return 0; //OK
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	0800cae4 	.word	0x0800cae4
 8002544:	0800caf8 	.word	0x0800caf8
 8002548:	0800cb1c 	.word	0x0800cb1c

0800254c <LPS22HH_DataReady>:


int LPS22HH_DataReady(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(LPS22HH_INT_PORT, LPS22HH_INT_PIN);
 8002550:	2180      	movs	r1, #128	@ 0x80
 8002552:	4803      	ldr	r0, [pc, #12]	@ (8002560 <LPS22HH_DataReady+0x14>)
 8002554:	f7ff fe2e 	bl	80021b4 <LL_GPIO_IsInputPinSet>
 8002558:	4603      	mov	r3, r0
}
 800255a:	4618      	mov	r0, r3
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40020400 	.word	0x40020400

08002564 <LPS22HH_GetPressure>:

void LPS22HH_GetPressure(int32_t* pressure)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(PRESSURE_OUT_XL, 3, (unsigned char*)pressure);
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	2103      	movs	r1, #3
 8002570:	2028      	movs	r0, #40	@ 0x28
 8002572:	f7ff ff0b 	bl	800238c <LPS22HH_Readbytes>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <LPS22HH_GetTemperature>:

void LPS22HH_GetTemperature(int16_t* temperature)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(TEMP_OUT_L, 2, (unsigned char*)temperature);
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	2102      	movs	r1, #2
 800258a:	202b      	movs	r0, #43	@ 0x2b
 800258c:	f7ff fefe 	bl	800238c <LPS22HH_Readbytes>
}
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <getAltitude2>:
{
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * 44307.69396f; //145366.45f * 0.3048f = 44307.69396f;
}

float getAltitude2(float pressure, float temperature) //Get Altitude with temperature correction.
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	ed87 0a01 	vstr	s0, [r7, #4]
 80025a2:	edc7 0a00 	vstr	s1, [r7]
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * (temperature + 273.15f) / 0.0065f;
 80025a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80025aa:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80025f0 <getAltitude2+0x58>
 80025ae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025b2:	eddf 0a10 	vldr	s1, [pc, #64]	@ 80025f4 <getAltitude2+0x5c>
 80025b6:	eeb0 0a47 	vmov.f32	s0, s14
 80025ba:	f009 fbd5 	bl	800bd68 <powf>
 80025be:	eef0 7a40 	vmov.f32	s15, s0
 80025c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80025c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025ca:	edd7 7a00 	vldr	s15, [r7]
 80025ce:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80025f8 <getAltitude2+0x60>
 80025d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025da:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80025fc <getAltitude2+0x64>
 80025de:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025e2:	eef0 7a66 	vmov.f32	s15, s13
}
 80025e6:	eeb0 0a67 	vmov.f32	s0, s15
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	447d5000 	.word	0x447d5000
 80025f4:	3e42c9b7 	.word	0x3e42c9b7
 80025f8:	43889333 	.word	0x43889333
 80025fc:	3bd4fdf4 	.word	0x3bd4fdf4

08002600 <M8N_UART4_initialization>:
 0xBF

}; //Save current configuration, Devices: BBR, FLASH, I2C-EEPROM, SPI-FLASH,

void M8N_UART4_initialization(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
	  huart4.Instance = UART4;
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <M8N_UART4_initialization+0x4c>)
 8002606:	4a12      	ldr	r2, [pc, #72]	@ (8002650 <M8N_UART4_initialization+0x50>)
 8002608:	601a      	str	r2, [r3, #0]
	  huart4.Init.BaudRate = 9600;
 800260a:	4b10      	ldr	r3, [pc, #64]	@ (800264c <M8N_UART4_initialization+0x4c>)
 800260c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002610:	605a      	str	r2, [r3, #4]
	  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002612:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <M8N_UART4_initialization+0x4c>)
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
	  huart4.Init.StopBits = UART_STOPBITS_1;
 8002618:	4b0c      	ldr	r3, [pc, #48]	@ (800264c <M8N_UART4_initialization+0x4c>)
 800261a:	2200      	movs	r2, #0
 800261c:	60da      	str	r2, [r3, #12]
	  huart4.Init.Parity = UART_PARITY_NONE;
 800261e:	4b0b      	ldr	r3, [pc, #44]	@ (800264c <M8N_UART4_initialization+0x4c>)
 8002620:	2200      	movs	r2, #0
 8002622:	611a      	str	r2, [r3, #16]
	  huart4.Init.Mode = UART_MODE_TX_RX;
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <M8N_UART4_initialization+0x4c>)
 8002626:	220c      	movs	r2, #12
 8002628:	615a      	str	r2, [r3, #20]
	  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800262a:	4b08      	ldr	r3, [pc, #32]	@ (800264c <M8N_UART4_initialization+0x4c>)
 800262c:	2200      	movs	r2, #0
 800262e:	619a      	str	r2, [r3, #24]
	  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002630:	4b06      	ldr	r3, [pc, #24]	@ (800264c <M8N_UART4_initialization+0x4c>)
 8002632:	2200      	movs	r2, #0
 8002634:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002636:	4805      	ldr	r0, [pc, #20]	@ (800264c <M8N_UART4_initialization+0x4c>)
 8002638:	f005 fbac 	bl	8007d94 <HAL_UART_Init>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <M8N_UART4_initialization+0x46>
	  {
	    Error_Handler();
 8002642:	f001 facb 	bl	8003bdc <Error_Handler>
	  }
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200005a8 	.word	0x200005a8
 8002650:	40004c00 	.word	0x40004c00

08002654 <M8N_TransmitData>:

void M8N_TransmitData(unsigned char* data, unsigned char len){
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	70fb      	strb	r3, [r7, #3]
	//       .  .
	for(int i=0; i<len; i++){
 8002660:	2300      	movs	r3, #0
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	e00c      	b.n	8002680 <M8N_TransmitData+0x2c>
		HAL_UART_Transmit(&huart4, *(data+i), sizeof(data[i]),10);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	4619      	mov	r1, r3
 8002670:	230a      	movs	r3, #10
 8002672:	2201      	movs	r2, #1
 8002674:	4807      	ldr	r0, [pc, #28]	@ (8002694 <M8N_TransmitData+0x40>)
 8002676:	f005 fbdd 	bl	8007e34 <HAL_UART_Transmit>
	for(int i=0; i<len; i++){
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	3301      	adds	r3, #1
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	78fb      	ldrb	r3, [r7, #3]
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	429a      	cmp	r2, r3
 8002686:	dbee      	blt.n	8002666 <M8N_TransmitData+0x12>
	}
}
 8002688:	bf00      	nop
 800268a:	bf00      	nop
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	200005a8 	.word	0x200005a8

08002698 <M8N_initialization>:

void M8N_initialization(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	M8N_UART4_initialization();
 800269c:	f7ff ffb0 	bl	8002600 <M8N_UART4_initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 80026a0:	211c      	movs	r1, #28
 80026a2:	480d      	ldr	r0, [pc, #52]	@ (80026d8 <M8N_initialization+0x40>)
 80026a4:	f7ff ffd6 	bl	8002654 <M8N_TransmitData>
	HAL_Delay(100);
 80026a8:	2064      	movs	r0, #100	@ 0x64
 80026aa:	f002 f9d3 	bl	8004a54 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 80026ae:	2110      	movs	r1, #16
 80026b0:	480a      	ldr	r0, [pc, #40]	@ (80026dc <M8N_initialization+0x44>)
 80026b2:	f7ff ffcf 	bl	8002654 <M8N_TransmitData>
	HAL_Delay(100);
 80026b6:	2064      	movs	r0, #100	@ 0x64
 80026b8:	f002 f9cc 	bl	8004a54 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 80026bc:	210e      	movs	r1, #14
 80026be:	4808      	ldr	r0, [pc, #32]	@ (80026e0 <M8N_initialization+0x48>)
 80026c0:	f7ff ffc8 	bl	8002654 <M8N_TransmitData>
	HAL_Delay(100);
 80026c4:	2064      	movs	r0, #100	@ 0x64
 80026c6:	f002 f9c5 	bl	8004a54 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 80026ca:	2115      	movs	r1, #21
 80026cc:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <M8N_initialization+0x4c>)
 80026ce:	f7ff ffc1 	bl	8002654 <M8N_TransmitData>
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	0800cc88 	.word	0x0800cc88
 80026dc:	0800cca4 	.word	0x0800cca4
 80026e0:	0800ccb4 	.word	0x0800ccb4
 80026e4:	0800ccc4 	.word	0x0800ccc4

080026e8 <M8N_UBX_CHKSUM_check>:

//    1  0    .
unsigned char M8N_UBX_CHKSUM_check(unsigned char* data, unsigned char len)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	460b      	mov	r3, r1
 80026f2:	70fb      	strb	r3, [r7, #3]
	//   
	unsigned char CK_A=0, CK_B =0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]
 80026f8:	2300      	movs	r3, #0
 80026fa:	73bb      	strb	r3, [r7, #14]

	//   ub     2   i  .
	for(int i=2; i<len-2; i++)
 80026fc:	2302      	movs	r3, #2
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	e00d      	b.n	800271e <M8N_UBX_CHKSUM_check+0x36>
	{
		CK_A = CK_A + data[i];
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	4413      	add	r3, r2
 8002708:	781a      	ldrb	r2, [r3, #0]
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	4413      	add	r3, r2
 800270e:	73fb      	strb	r3, [r7, #15]
		CK_B = CK_B + CK_A;
 8002710:	7bba      	ldrb	r2, [r7, #14]
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	4413      	add	r3, r2
 8002716:	73bb      	strb	r3, [r7, #14]
	for(int i=2; i<len-2; i++)
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	3301      	adds	r3, #1
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	78fb      	ldrb	r3, [r7, #3]
 8002720:	3b02      	subs	r3, #2
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	429a      	cmp	r2, r3
 8002726:	dbec      	blt.n	8002702 <M8N_UBX_CHKSUM_check+0x1a>
	}

	//  data     35 36   .
	return ((CK_A==data[len-2])&&(CK_B==data[len-1]));//  1  0 .
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	3b02      	subs	r3, #2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	4413      	add	r3, r2
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	7bfa      	ldrb	r2, [r7, #15]
 8002734:	429a      	cmp	r2, r3
 8002736:	d109      	bne.n	800274c <M8N_UBX_CHKSUM_check+0x64>
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	3b01      	subs	r3, #1
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	4413      	add	r3, r2
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	7bba      	ldrb	r2, [r7, #14]
 8002744:	429a      	cmp	r2, r3
 8002746:	d101      	bne.n	800274c <M8N_UBX_CHKSUM_check+0x64>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <M8N_UBX_CHKSUM_check+0x66>
 800274c:	2300      	movs	r3, #0
 800274e:	b2db      	uxtb	r3, r3
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <M8N_UBX_NAV_POSLLH_Parsing>:

void M8N_UBX_NAV_POSLLH_Parsing(unsigned char* data, M8N_UBX_NAV_POSLLH* posllh)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
	//Sync char  2 .
	posllh->CLASS = data[2];
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	789a      	ldrb	r2, [r3, #2]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	701a      	strb	r2, [r3, #0]
	posllh->ID =  data[3];
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	78da      	ldrb	r2, [r3, #3]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	705a      	strb	r2, [r3, #1]
	//Length little endian        .
	posllh->LENGTH = data[4] | data[5]<<8;//    or .
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3304      	adds	r3, #4
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	b21a      	sxth	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3305      	adds	r3, #5
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	021b      	lsls	r3, r3, #8
 8002786:	b21b      	sxth	r3, r3
 8002788:	4313      	orrs	r3, r2
 800278a:	b21b      	sxth	r3, r3
 800278c:	b29a      	uxth	r2, r3
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	805a      	strh	r2, [r3, #2]

	posllh->iTOW = data[6] | data[7]<<8 | data[8]<<16 | data[9]<<24;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3306      	adds	r3, #6
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3307      	adds	r3, #7
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	021b      	lsls	r3, r3, #8
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3308      	adds	r3, #8
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	041b      	lsls	r3, r3, #16
 80027ac:	431a      	orrs	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3309      	adds	r3, #9
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	061b      	lsls	r3, r3, #24
 80027b6:	4313      	orrs	r3, r2
 80027b8:	461a      	mov	r2, r3
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	605a      	str	r2, [r3, #4]
	posllh->lon = data[10] | data[11]<<8 | data[12]<<16 | data[13]<<24;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	330a      	adds	r3, #10
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	330b      	adds	r3, #11
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	330c      	adds	r3, #12
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	041b      	lsls	r3, r3, #16
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	330d      	adds	r3, #13
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	061b      	lsls	r3, r3, #24
 80027e2:	431a      	orrs	r2, r3
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	609a      	str	r2, [r3, #8]
	posllh->lat = data[14] | data[15]<<8 | data[16]<<16 | data[17]<<24;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	330e      	adds	r3, #14
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	461a      	mov	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	330f      	adds	r3, #15
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3310      	adds	r3, #16
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	041b      	lsls	r3, r3, #16
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3311      	adds	r3, #17
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	061b      	lsls	r3, r3, #24
 800280c:	431a      	orrs	r2, r3
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	60da      	str	r2, [r3, #12]
	posllh->height = data[18] | data[19]<<8 | data[20]<<16 | data[21]<<24;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3312      	adds	r3, #18
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	461a      	mov	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	3313      	adds	r3, #19
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	021b      	lsls	r3, r3, #8
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3314      	adds	r3, #20
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	041b      	lsls	r3, r3, #16
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	3315      	adds	r3, #21
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	061b      	lsls	r3, r3, #24
 8002836:	431a      	orrs	r2, r3
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	611a      	str	r2, [r3, #16]
	posllh->hMSL = data[22] | data[23]<<8 | data[24]<<16 | data[25]<<24;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	3316      	adds	r3, #22
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3317      	adds	r3, #23
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	021b      	lsls	r3, r3, #8
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3318      	adds	r3, #24
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	041b      	lsls	r3, r3, #16
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3319      	adds	r3, #25
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	061b      	lsls	r3, r3, #24
 8002860:	431a      	orrs	r2, r3
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	615a      	str	r2, [r3, #20]
	posllh->hAcc = data[26] | data[27]<<8 | data[28]<<16 | data[29]<<24;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	331a      	adds	r3, #26
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	461a      	mov	r2, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	331b      	adds	r3, #27
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	021b      	lsls	r3, r3, #8
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	331c      	adds	r3, #28
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	041b      	lsls	r3, r3, #16
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	331d      	adds	r3, #29
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	061b      	lsls	r3, r3, #24
 800288a:	4313      	orrs	r3, r2
 800288c:	461a      	mov	r2, r3
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	619a      	str	r2, [r3, #24]
	posllh->vAcc = data[30] | data[31]<<8 | data[32]<<16 | data[33]<<24;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	331e      	adds	r3, #30
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	331f      	adds	r3, #31
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	021b      	lsls	r3, r3, #8
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3320      	adds	r3, #32
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	041b      	lsls	r3, r3, #16
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3321      	adds	r3, #33	@ 0x21
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	061b      	lsls	r3, r3, #24
 80028b6:	4313      	orrs	r3, r2
 80028b8:	461a      	mov	r2, r3
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	61da      	str	r2, [r3, #28]

//	posllh->lon_f64 = posllh->lon / 10000000.;//.    .
//	posllh->lat_f64 = posllh->lat / 10000000.;//.    .

}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	ed93 7a00 	vldr	s14, [r3]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	edd3 7a00 	vldr	s15, [r3]
 80028e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3304      	adds	r3, #4
 80028e8:	edd3 6a00 	vldr	s13, [r3]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3304      	adds	r3, #4
 80028f0:	edd3 7a00 	vldr	s15, [r3]
 80028f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3308      	adds	r3, #8
 8002900:	edd3 6a00 	vldr	s13, [r3]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3308      	adds	r3, #8
 8002908:	edd3 7a00 	vldr	s15, [r3]
 800290c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	330c      	adds	r3, #12
 8002918:	edd3 6a00 	vldr	s13, [r3]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	330c      	adds	r3, #12
 8002920:	edd3 7a00 	vldr	s15, [r3]
 8002924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800292c:	eeb0 0a67 	vmov.f32	s0, s15
 8002930:	f000 f90e 	bl	8002b50 <invSqrt>
 8002934:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002946:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3304      	adds	r3, #4
 800294e:	edd3 7a00 	vldr	s15, [r3]
 8002952:	ed97 7a07 	vldr	s14, [r7, #28]
 8002956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295a:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3308      	adds	r3, #8
 8002962:	edd3 7a00 	vldr	s15, [r3]
 8002966:	ed97 7a07 	vldr	s14, [r7, #28]
 800296a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800296e:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	330c      	adds	r3, #12
 8002976:	edd3 7a00 	vldr	s15, [r3]
 800297a:	ed97 7a07 	vldr	s14, [r7, #28]
 800297e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002982:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8002986:	ed97 7a05 	vldr	s14, [r7, #20]
 800298a:	edd7 7a04 	vldr	s15, [r7, #16]
 800298e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002992:	edd7 6a06 	vldr	s13, [r7, #24]
 8002996:	edd7 7a03 	vldr	s15, [r7, #12]
 800299a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80029a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80029aa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80029ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80029b2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80029b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80029be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80029c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80029ca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80029ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d2:	eef0 0a67 	vmov.f32	s1, s15
 80029d6:	eeb0 0a66 	vmov.f32	s0, s13
 80029da:	f009 f9c3 	bl	800bd64 <atan2f>
 80029de:	eef0 7a40 	vmov.f32	s15, s0
 80029e2:	4b55      	ldr	r3, [pc, #340]	@ (8002b38 <Quaternion_Update+0x26c>)
 80029e4:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 80029e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80029ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80029f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029f4:	edd7 6a06 	vldr	s13, [r7, #24]
 80029f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80029fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a04:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002a08:	eeb0 0a67 	vmov.f32	s0, s15
 8002a0c:	f009 f97e 	bl	800bd0c <asinf>
 8002a10:	eef0 7a40 	vmov.f32	s15, s0
 8002a14:	eef1 7a67 	vneg.f32	s15, s15
 8002a18:	4b48      	ldr	r3, [pc, #288]	@ (8002b3c <Quaternion_Update+0x270>)
 8002a1a:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8002a1e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a22:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a2a:	edd7 6a04 	vldr	s13, [r7, #16]
 8002a2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a3e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a42:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002a46:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a4a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a52:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a56:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a62:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6a:	eef0 0a67 	vmov.f32	s1, s15
 8002a6e:	eeb0 0a66 	vmov.f32	s0, s13
 8002a72:	f009 f977 	bl	800bd64 <atan2f>
 8002a76:	eef0 7a40 	vmov.f32	s15, s0
 8002a7a:	4b31      	ldr	r3, [pc, #196]	@ (8002b40 <Quaternion_Update+0x274>)
 8002a7c:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8002a80:	4b2d      	ldr	r3, [pc, #180]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002a82:	edd3 7a00 	vldr	s15, [r3]
 8002a86:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002b44 <Quaternion_Update+0x278>
 8002a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002a90:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8002a94:	4b29      	ldr	r3, [pc, #164]	@ (8002b3c <Quaternion_Update+0x270>)
 8002a96:	edd3 7a00 	vldr	s15, [r3]
 8002a9a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002b44 <Quaternion_Update+0x278>
 8002a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aa2:	4b26      	ldr	r3, [pc, #152]	@ (8002b3c <Quaternion_Update+0x270>)
 8002aa4:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8002aa8:	4b25      	ldr	r3, [pc, #148]	@ (8002b40 <Quaternion_Update+0x274>)
 8002aaa:	edd3 7a00 	vldr	s15, [r3]
 8002aae:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002b44 <Quaternion_Update+0x278>
 8002ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab6:	4b22      	ldr	r3, [pc, #136]	@ (8002b40 <Quaternion_Update+0x274>)
 8002ab8:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8002abc:	4b20      	ldr	r3, [pc, #128]	@ (8002b40 <Quaternion_Update+0x274>)
 8002abe:	edd3 7a00 	vldr	s15, [r3]
 8002ac2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aca:	db0a      	blt.n	8002ae2 <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8002acc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b40 <Quaternion_Update+0x274>)
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002b48 <Quaternion_Update+0x27c>
 8002ad6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ada:	4b19      	ldr	r3, [pc, #100]	@ (8002b40 <Quaternion_Update+0x274>)
 8002adc:	edc3 7a00 	vstr	s15, [r3]
 8002ae0:	e007      	b.n	8002af2 <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8002ae2:	4b17      	ldr	r3, [pc, #92]	@ (8002b40 <Quaternion_Update+0x274>)
 8002ae4:	edd3 7a00 	vldr	s15, [r3]
 8002ae8:	eef1 7a67 	vneg.f32	s15, s15
 8002aec:	4b14      	ldr	r3, [pc, #80]	@ (8002b40 <Quaternion_Update+0x274>)
 8002aee:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8002af2:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002af4:	edd3 7a00 	vldr	s15, [r3]
 8002af8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b00:	db0a      	blt.n	8002b18 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8002b02:	4b0d      	ldr	r3, [pc, #52]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002b04:	edd3 7a00 	vldr	s15, [r3]
 8002b08:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002b4c <Quaternion_Update+0x280>
 8002b0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b10:	4b09      	ldr	r3, [pc, #36]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002b12:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8002b16:	e00b      	b.n	8002b30 <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8002b18:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002b1a:	edd3 7a00 	vldr	s15, [r3]
 8002b1e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002b4c <Quaternion_Update+0x280>
 8002b22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b26:	eef1 7a67 	vneg.f32	s15, s15
 8002b2a:	4b03      	ldr	r3, [pc, #12]	@ (8002b38 <Quaternion_Update+0x26c>)
 8002b2c:	edc3 7a00 	vstr	s15, [r3]
}
 8002b30:	bf00      	nop
 8002b32:	3720      	adds	r7, #32
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20000344 	.word	0x20000344
 8002b3c:	20000340 	.word	0x20000340
 8002b40:	20000348 	.word	0x20000348
 8002b44:	42652ee1 	.word	0x42652ee1
 8002b48:	43b40000 	.word	0x43b40000
 8002b4c:	43340000 	.word	0x43340000

08002b50 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002b5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b5e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b66:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002b6e:	f107 0310 	add.w	r3, r7, #16
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	105a      	asrs	r2, r3, #1
 8002b7a:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <invSqrt+0x74>)
 8002b7c:	1a9b      	subs	r3, r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002b80:	f107 030c 	add.w	r3, r7, #12
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002b88:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b94:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b9c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002ba0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ba4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bac:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	ee07 3a90 	vmov	s15, r3
}
 8002bb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bba:	371c      	adds	r7, #28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	5f3759df 	.word	0x5f3759df

08002bc8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002bce:	463b      	mov	r3, r7
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	605a      	str	r2, [r3, #4]
 8002bd6:	609a      	str	r2, [r3, #8]
 8002bd8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002bda:	4b21      	ldr	r3, [pc, #132]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002bdc:	4a21      	ldr	r2, [pc, #132]	@ (8002c64 <MX_ADC1_Init+0x9c>)
 8002bde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002be0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002be2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002be6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002be8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002bee:	4b1c      	ldr	r3, [pc, #112]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002bfa:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c02:	4b17      	ldr	r3, [pc, #92]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c08:	4b15      	ldr	r3, [pc, #84]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c0a:	4a17      	ldr	r2, [pc, #92]	@ (8002c68 <MX_ADC1_Init+0xa0>)
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c0e:	4b14      	ldr	r3, [pc, #80]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002c14:	4b12      	ldr	r3, [pc, #72]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002c1a:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c22:	4b0f      	ldr	r3, [pc, #60]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c28:	480d      	ldr	r0, [pc, #52]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c2a:	f001 ff37 	bl	8004a9c <HAL_ADC_Init>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002c34:	f000 ffd2 	bl	8003bdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002c38:	2308      	movs	r3, #8
 8002c3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002c40:	2307      	movs	r3, #7
 8002c42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c44:	463b      	mov	r3, r7
 8002c46:	4619      	mov	r1, r3
 8002c48:	4805      	ldr	r0, [pc, #20]	@ (8002c60 <MX_ADC1_Init+0x98>)
 8002c4a:	f002 f899 	bl	8004d80 <HAL_ADC_ConfigChannel>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002c54:	f000 ffc2 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002c58:	bf00      	nop
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	2000034c 	.word	0x2000034c
 8002c64:	40012000 	.word	0x40012000
 8002c68:	0f000001 	.word	0x0f000001

08002c6c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b08a      	sub	sp, #40	@ 0x28
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c74:	f107 0314 	add.w	r3, r7, #20
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	605a      	str	r2, [r3, #4]
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a2e      	ldr	r2, [pc, #184]	@ (8002d44 <HAL_ADC_MspInit+0xd8>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d156      	bne.n	8002d3c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	613b      	str	r3, [r7, #16]
 8002c92:	4b2d      	ldr	r3, [pc, #180]	@ (8002d48 <HAL_ADC_MspInit+0xdc>)
 8002c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c96:	4a2c      	ldr	r2, [pc, #176]	@ (8002d48 <HAL_ADC_MspInit+0xdc>)
 8002c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002d48 <HAL_ADC_MspInit+0xdc>)
 8002ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	4b26      	ldr	r3, [pc, #152]	@ (8002d48 <HAL_ADC_MspInit+0xdc>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	4a25      	ldr	r2, [pc, #148]	@ (8002d48 <HAL_ADC_MspInit+0xdc>)
 8002cb4:	f043 0302 	orr.w	r3, r3, #2
 8002cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cba:	4b23      	ldr	r3, [pc, #140]	@ (8002d48 <HAL_ADC_MspInit+0xdc>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd2:	f107 0314 	add.w	r3, r7, #20
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	481c      	ldr	r0, [pc, #112]	@ (8002d4c <HAL_ADC_MspInit+0xe0>)
 8002cda:	f003 f805 	bl	8005ce8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002cde:	4b1c      	ldr	r3, [pc, #112]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d54 <HAL_ADC_MspInit+0xe8>)
 8002ce2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cea:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cf0:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002cfc:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002cfe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d02:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d04:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d06:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d0a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d0c:	4b10      	ldr	r3, [pc, #64]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d12:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002d14:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d20:	480b      	ldr	r0, [pc, #44]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d22:	f002 fbdf 	bl	80054e4 <HAL_DMA_Init>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002d2c:	f000 ff56 	bl	8003bdc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a07      	ldr	r2, [pc, #28]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d34:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d36:	4a06      	ldr	r2, [pc, #24]	@ (8002d50 <HAL_ADC_MspInit+0xe4>)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	3728      	adds	r7, #40	@ 0x28
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40012000 	.word	0x40012000
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40020400 	.word	0x40020400
 8002d50:	20000394 	.word	0x20000394
 8002d54:	40026410 	.word	0x40026410

08002d58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	607b      	str	r3, [r7, #4]
 8002d62:	4b0c      	ldr	r3, [pc, #48]	@ (8002d94 <MX_DMA_Init+0x3c>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	4a0b      	ldr	r2, [pc, #44]	@ (8002d94 <MX_DMA_Init+0x3c>)
 8002d68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6e:	4b09      	ldr	r3, [pc, #36]	@ (8002d94 <MX_DMA_Init+0x3c>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d76:	607b      	str	r3, [r7, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	2038      	movs	r0, #56	@ 0x38
 8002d80:	f002 fb79 	bl	8005476 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002d84:	2038      	movs	r0, #56	@ 0x38
 8002d86:	f002 fb92 	bl	80054ae <HAL_NVIC_EnableIRQ>

}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800

08002d98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b08a      	sub	sp, #40	@ 0x28
 8002d9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9e:	f107 0314 	add.w	r3, r7, #20
 8002da2:	2200      	movs	r2, #0
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	605a      	str	r2, [r3, #4]
 8002da8:	609a      	str	r2, [r3, #8]
 8002daa:	60da      	str	r2, [r3, #12]
 8002dac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	613b      	str	r3, [r7, #16]
 8002db2:	4b53      	ldr	r3, [pc, #332]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	4a52      	ldr	r2, [pc, #328]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002db8:	f043 0304 	orr.w	r3, r3, #4
 8002dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dbe:	4b50      	ldr	r3, [pc, #320]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	f003 0304 	and.w	r3, r3, #4
 8002dc6:	613b      	str	r3, [r7, #16]
 8002dc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60fb      	str	r3, [r7, #12]
 8002dce:	4b4c      	ldr	r3, [pc, #304]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	4a4b      	ldr	r2, [pc, #300]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dda:	4b49      	ldr	r3, [pc, #292]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]
 8002dea:	4b45      	ldr	r3, [pc, #276]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a44      	ldr	r2, [pc, #272]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002df0:	f043 0301 	orr.w	r3, r3, #1
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b42      	ldr	r3, [pc, #264]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	607b      	str	r3, [r7, #4]
 8002e06:	4b3e      	ldr	r3, [pc, #248]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a3d      	ldr	r2, [pc, #244]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b3b      	ldr	r3, [pc, #236]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	607b      	str	r3, [r7, #4]
 8002e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	603b      	str	r3, [r7, #0]
 8002e22:	4b37      	ldr	r3, [pc, #220]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	4a36      	ldr	r2, [pc, #216]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002e28:	f043 0308 	orr.w	r3, r3, #8
 8002e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e2e:	4b34      	ldr	r3, [pc, #208]	@ (8002f00 <MX_GPIO_Init+0x168>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	603b      	str	r3, [r7, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e40:	4830      	ldr	r0, [pc, #192]	@ (8002f04 <MX_GPIO_Init+0x16c>)
 8002e42:	f003 f8ed 	bl	8006020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_4
 8002e46:	2200      	movs	r2, #0
 8002e48:	f240 2117 	movw	r1, #535	@ 0x217
 8002e4c:	482d      	ldr	r0, [pc, #180]	@ (8002f04 <MX_GPIO_Init+0x16c>)
 8002e4e:	f003 f8e7 	bl	8006020 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_6, GPIO_PIN_RESET);
 8002e52:	2200      	movs	r2, #0
 8002e54:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 8002e58:	482b      	ldr	r0, [pc, #172]	@ (8002f08 <MX_GPIO_Init+0x170>)
 8002e5a:	f003 f8e1 	bl	8006020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e64:	4829      	ldr	r0, [pc, #164]	@ (8002f0c <MX_GPIO_Init+0x174>)
 8002e66:	f003 f8db 	bl	8006020 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PCPin PCPin PCPin
                           PC4 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin
 8002e6a:	f242 2317 	movw	r3, #8727	@ 0x2217
 8002e6e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e70:	2301      	movs	r3, #1
 8002e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e7c:	f107 0314 	add.w	r3, r7, #20
 8002e80:	4619      	mov	r1, r3
 8002e82:	4820      	ldr	r0, [pc, #128]	@ (8002f04 <MX_GPIO_Init+0x16c>)
 8002e84:	f002 ff30 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 8002e88:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8002e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e96:	f107 0314 	add.w	r3, r7, #20
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4819      	ldr	r0, [pc, #100]	@ (8002f04 <MX_GPIO_Init+0x16c>)
 8002e9e:	f002 ff23 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 8002ea2:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8002ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb4:	f107 0314 	add.w	r3, r7, #20
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4813      	ldr	r0, [pc, #76]	@ (8002f08 <MX_GPIO_Init+0x170>)
 8002ebc:	f002 ff14 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ec0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ec4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed2:	f107 0314 	add.w	r3, r7, #20
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	480c      	ldr	r0, [pc, #48]	@ (8002f0c <MX_GPIO_Init+0x174>)
 8002eda:	f002 ff05 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ede:	2380      	movs	r3, #128	@ 0x80
 8002ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eea:	f107 0314 	add.w	r3, r7, #20
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4805      	ldr	r0, [pc, #20]	@ (8002f08 <MX_GPIO_Init+0x170>)
 8002ef2:	f002 fef9 	bl	8005ce8 <HAL_GPIO_Init>

}
 8002ef6:	bf00      	nop
 8002ef8:	3728      	adds	r7, #40	@ 0x28
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	40023800 	.word	0x40023800
 8002f04:	40020800 	.word	0x40020800
 8002f08:	40020400 	.word	0x40020400
 8002f0c:	40020000 	.word	0x40020000

08002f10 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f14:	4b12      	ldr	r3, [pc, #72]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f16:	4a13      	ldr	r2, [pc, #76]	@ (8002f64 <MX_I2C1_Init+0x54>)
 8002f18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002f1a:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f1c:	4a12      	ldr	r2, [pc, #72]	@ (8002f68 <MX_I2C1_Init+0x58>)
 8002f1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f20:	4b0f      	ldr	r3, [pc, #60]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f26:	4b0e      	ldr	r3, [pc, #56]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f32:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f34:	4b0a      	ldr	r3, [pc, #40]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002f3a:	4b09      	ldr	r3, [pc, #36]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f40:	4b07      	ldr	r3, [pc, #28]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f46:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f4c:	4804      	ldr	r0, [pc, #16]	@ (8002f60 <MX_I2C1_Init+0x50>)
 8002f4e:	f003 f89b 	bl	8006088 <HAL_I2C_Init>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f58:	f000 fe40 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f5c:	bf00      	nop
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	200003f4 	.word	0x200003f4
 8002f64:	40005400 	.word	0x40005400
 8002f68:	00061a80 	.word	0x00061a80

08002f6c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	@ 0x28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f74:	f107 0314 	add.w	r3, r7, #20
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	60da      	str	r2, [r3, #12]
 8002f82:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a19      	ldr	r2, [pc, #100]	@ (8002ff0 <HAL_I2C_MspInit+0x84>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d12c      	bne.n	8002fe8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	4b18      	ldr	r3, [pc, #96]	@ (8002ff4 <HAL_I2C_MspInit+0x88>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f96:	4a17      	ldr	r2, [pc, #92]	@ (8002ff4 <HAL_I2C_MspInit+0x88>)
 8002f98:	f043 0302 	orr.w	r3, r3, #2
 8002f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f9e:	4b15      	ldr	r3, [pc, #84]	@ (8002ff4 <HAL_I2C_MspInit+0x88>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	613b      	str	r3, [r7, #16]
 8002fa8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002faa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002fae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fb0:	2312      	movs	r3, #18
 8002fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	480c      	ldr	r0, [pc, #48]	@ (8002ff8 <HAL_I2C_MspInit+0x8c>)
 8002fc8:	f002 fe8e 	bl	8005ce8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	4b08      	ldr	r3, [pc, #32]	@ (8002ff4 <HAL_I2C_MspInit+0x88>)
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	4a07      	ldr	r2, [pc, #28]	@ (8002ff4 <HAL_I2C_MspInit+0x88>)
 8002fd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002fda:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fdc:	4b05      	ldr	r3, [pc, #20]	@ (8002ff4 <HAL_I2C_MspInit+0x88>)
 8002fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002fe8:	bf00      	nop
 8002fea:	3728      	adds	r7, #40	@ 0x28
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40005400 	.word	0x40005400
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	40020400 	.word	0x40020400

08002ffc <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int file, char *p, int len) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
	// ?? ?????????? ??? ??????????? ? ? ??  ?????????? ?? ?????????????? ?? ?? ??.
	//HAL_UART_Transmit(&huart6, p, len, 1);

	//???? ? ???? ??? ???????? ??.
	HAL_UART_Transmit_IT(&huart6, p, len);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	b29b      	uxth	r3, r3
 800300c:	461a      	mov	r2, r3
 800300e:	68b9      	ldr	r1, [r7, #8]
 8003010:	4803      	ldr	r0, [pc, #12]	@ (8003020 <_write+0x24>)
 8003012:	f004 ff9a 	bl	8007f4a <HAL_UART_Transmit_IT>
	return len;
 8003016:	687b      	ldr	r3, [r7, #4]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20000680 	.word	0x20000680

08003024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003024:	b590      	push	{r4, r7, lr}
 8003026:	b091      	sub	sp, #68	@ 0x44
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;
	unsigned char buf_read[16] = { 0 };
 800302a:	2300      	movs	r3, #0
 800302c:	617b      	str	r3, [r7, #20]
 800302e:	f107 0318 	add.w	r3, r7, #24
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	605a      	str	r2, [r3, #4]
 8003038:	609a      	str	r2, [r3, #8]
	unsigned char buf_write[16] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13,
 800303a:	4b88      	ldr	r3, [pc, #544]	@ (800325c <main+0x238>)
 800303c:	1d3c      	adds	r4, r7, #4
 800303e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			14, 15, 16 };
	unsigned short adcVal;
	//find offset data and init
	short gyro_x_offset =3, gyro_y_offset = 10, gyro_z_offset=-3;
 8003044:	2303      	movs	r3, #3
 8003046:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003048:	230a      	movs	r3, #10
 800304a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800304c:	f64f 73fd 	movw	r3, #65533	@ 0xfffd
 8003050:	877b      	strh	r3, [r7, #58]	@ 0x3a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003052:	f001 fc8d 	bl	8004970 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003056:	f000 fa31 	bl	80034bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800305a:	f7ff fe9d 	bl	8002d98 <MX_GPIO_Init>
  MX_DMA_Init();
 800305e:	f7ff fe7b 	bl	8002d58 <MX_DMA_Init>
  MX_TIM3_Init();
 8003062:	f001 f88d 	bl	8004180 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8003066:	f001 fb07 	bl	8004678 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 800306a:	f000 fe6b 	bl	8003d44 <MX_SPI2_Init>
  MX_SPI1_Init();
 800306e:	f000 fe17 	bl	8003ca0 <MX_SPI1_Init>
  MX_SPI3_Init();
 8003072:	f000 febb 	bl	8003dec <MX_SPI3_Init>
  MX_UART4_Init();
 8003076:	f001 fa81 	bl	800457c <MX_UART4_Init>
  MX_UART5_Init();
 800307a:	f001 faa9 	bl	80045d0 <MX_UART5_Init>
  MX_TIM5_Init();
 800307e:	f001 f8f5 	bl	800426c <MX_TIM5_Init>
  MX_I2C1_Init();
 8003082:	f7ff ff45 	bl	8002f10 <MX_I2C1_Init>
  MX_ADC1_Init();
 8003086:	f7ff fd9f 	bl	8002bc8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800308a:	f001 facb 	bl	8004624 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 800308e:	f001 f989 	bl	80043a4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	M8N_initialization();
 8003092:	f7ff fb01 	bl	8002698 <M8N_initialization>
	HAL_UART_Receive_IT(&huart1, &uart1_rxData, 1);
 8003096:	2201      	movs	r2, #1
 8003098:	4971      	ldr	r1, [pc, #452]	@ (8003260 <main+0x23c>)
 800309a:	4872      	ldr	r0, [pc, #456]	@ (8003264 <main+0x240>)
 800309c:	f004 ff8b 	bl	8007fb6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 80030a0:	2201      	movs	r2, #1
 80030a2:	4971      	ldr	r1, [pc, #452]	@ (8003268 <main+0x244>)
 80030a4:	4871      	ldr	r0, [pc, #452]	@ (800326c <main+0x248>)
 80030a6:	f004 ff86 	bl	8007fb6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 80030aa:	2201      	movs	r2, #1
 80030ac:	4970      	ldr	r1, [pc, #448]	@ (8003270 <main+0x24c>)
 80030ae:	4871      	ldr	r0, [pc, #452]	@ (8003274 <main+0x250>)
 80030b0:	f004 ff81 	bl	8007fb6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 80030b4:	2201      	movs	r2, #1
 80030b6:	4970      	ldr	r1, [pc, #448]	@ (8003278 <main+0x254>)
 80030b8:	4870      	ldr	r0, [pc, #448]	@ (800327c <main+0x258>)
 80030ba:	f004 ff7c 	bl	8007fb6 <HAL_UART_Receive_IT>

	BNO080_Initialization();
 80030be:	f7fe f871 	bl	80011a4 <BNO080_Initialization>
	BNO080_enableRotationVector(2500);
 80030c2:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80030c6:	f7fe fb48 	bl	800175a <BNO080_enableRotationVector>

	ICM20602_Initialization();
 80030ca:	f7fe ff23 	bl	8001f14 <ICM20602_Initialization>
	LPS22HH_Initialization();
 80030ce:	f7ff f9ad 	bl	800242c <LPS22HH_Initialization>

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80030d2:	2100      	movs	r1, #0
 80030d4:	486a      	ldr	r0, [pc, #424]	@ (8003280 <main+0x25c>)
 80030d6:	f003 fecd 	bl	8006e74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80030da:	2104      	movs	r1, #4
 80030dc:	4868      	ldr	r0, [pc, #416]	@ (8003280 <main+0x25c>)
 80030de:	f003 fec9 	bl	8006e74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 80030e2:	2108      	movs	r1, #8
 80030e4:	4866      	ldr	r0, [pc, #408]	@ (8003280 <main+0x25c>)
 80030e6:	f003 fec5 	bl	8006e74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80030ea:	210c      	movs	r1, #12
 80030ec:	4864      	ldr	r0, [pc, #400]	@ (8003280 <main+0x25c>)
 80030ee:	f003 fec1 	bl	8006e74 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim7);
 80030f2:	4864      	ldr	r0, [pc, #400]	@ (8003284 <main+0x260>)
 80030f4:	f003 fdf4 	bl	8006ce0 <HAL_TIM_Base_Start_IT>

	// pdata? ?????? ???? 
	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 80030f8:	1cbb      	adds	r3, r7, #2
 80030fa:	2201      	movs	r2, #1
 80030fc:	4619      	mov	r1, r3
 80030fe:	4862      	ldr	r0, [pc, #392]	@ (8003288 <main+0x264>)
 8003100:	f001 fd10 	bl	8004b24 <HAL_ADC_Start_DMA>

	ICM20602_Writebyte(0x13, (gyro_x_offset*-2)>>8);
 8003104:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 8003108:	4613      	mov	r3, r2
 800310a:	07db      	lsls	r3, r3, #31
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	121b      	asrs	r3, r3, #8
 8003112:	4619      	mov	r1, r3
 8003114:	2013      	movs	r0, #19
 8003116:	f7fe fedb 	bl	8001ed0 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x14, (gyro_x_offset*-2));
 800311a:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 800311e:	4613      	mov	r3, r2
 8003120:	07db      	lsls	r3, r3, #31
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	4619      	mov	r1, r3
 8003128:	2014      	movs	r0, #20
 800312a:	f7fe fed1 	bl	8001ed0 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x15, (gyro_y_offset*-2)>>8);
 800312e:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 8003132:	4613      	mov	r3, r2
 8003134:	07db      	lsls	r3, r3, #31
 8003136:	1a9b      	subs	r3, r3, r2
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	121b      	asrs	r3, r3, #8
 800313c:	4619      	mov	r1, r3
 800313e:	2015      	movs	r0, #21
 8003140:	f7fe fec6 	bl	8001ed0 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x16, (gyro_y_offset*-2));
 8003144:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 8003148:	4613      	mov	r3, r2
 800314a:	07db      	lsls	r3, r3, #31
 800314c:	1a9b      	subs	r3, r3, r2
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	4619      	mov	r1, r3
 8003152:	2016      	movs	r0, #22
 8003154:	f7fe febc 	bl	8001ed0 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x17, (gyro_x_offset*-2)>>8);
 8003158:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 800315c:	4613      	mov	r3, r2
 800315e:	07db      	lsls	r3, r3, #31
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	121b      	asrs	r3, r3, #8
 8003166:	4619      	mov	r1, r3
 8003168:	2017      	movs	r0, #23
 800316a:	f7fe feb1 	bl	8001ed0 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x18, (gyro_x_offset*-2));
 800316e:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 8003172:	4613      	mov	r3, r2
 8003174:	07db      	lsls	r3, r3, #31
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	4619      	mov	r1, r3
 800317c:	2018      	movs	r0, #24
 800317e:	f7fe fea7 	bl	8001ed0 <ICM20602_Writebyte>
//		HAL_Delay(70);
//		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
//		HAL_Delay(70);
//	}

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003182:	210c      	movs	r1, #12
 8003184:	4841      	ldr	r0, [pc, #260]	@ (800328c <main+0x268>)
 8003186:	f003 fe75 	bl	8006e74 <HAL_TIM_PWM_Start>

	htim3.Instance->PSC = 2000;
 800318a:	4b40      	ldr	r3, [pc, #256]	@ (800328c <main+0x268>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003192:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8003194:	2064      	movs	r0, #100	@ 0x64
 8003196:	f001 fc5d 	bl	8004a54 <HAL_Delay>
	htim3.Instance->PSC = 1500;
 800319a:	4b3c      	ldr	r3, [pc, #240]	@ (800328c <main+0x268>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80031a2:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 80031a4:	2064      	movs	r0, #100	@ 0x64
 80031a6:	f001 fc55 	bl	8004a54 <HAL_Delay>
	htim3.Instance->PSC = 1000;
 80031aa:	4b38      	ldr	r3, [pc, #224]	@ (800328c <main+0x268>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031b2:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 80031b4:	2064      	movs	r0, #100	@ 0x64
 80031b6:	f001 fc4d 	bl	8004a54 <HAL_Delay>

	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80031ba:	210c      	movs	r1, #12
 80031bc:	4833      	ldr	r0, [pc, #204]	@ (800328c <main+0x268>)
 80031be:	f003 ff21 	bl	8007004 <HAL_TIM_PWM_Stop>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(tim7_20ms_flag == 1 && tim7_100ms_flag != 1){
 80031c2:	4b33      	ldr	r3, [pc, #204]	@ (8003290 <main+0x26c>)
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d10f      	bne.n	80031ea <main+0x1c6>
 80031ca:	4b32      	ldr	r3, [pc, #200]	@ (8003294 <main+0x270>)
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d00b      	beq.n	80031ea <main+0x1c6>
			tim7_20ms_flag = 0;
 80031d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003290 <main+0x26c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	701a      	strb	r2, [r3, #0]
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 80031d8:	482f      	ldr	r0, [pc, #188]	@ (8003298 <main+0x274>)
 80031da:	f000 fad3 	bl	8003784 <Encode_Msg_AHRS>
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 80031de:	2214      	movs	r2, #20
 80031e0:	492d      	ldr	r1, [pc, #180]	@ (8003298 <main+0x274>)
 80031e2:	4820      	ldr	r0, [pc, #128]	@ (8003264 <main+0x240>)
 80031e4:	f004 feb1 	bl	8007f4a <HAL_UART_Transmit_IT>
 80031e8:	e018      	b.n	800321c <main+0x1f8>
		}
		else if(tim7_20ms_flag ==1 && tim7_100ms_flag == 1){
 80031ea:	4b29      	ldr	r3, [pc, #164]	@ (8003290 <main+0x26c>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d114      	bne.n	800321c <main+0x1f8>
 80031f2:	4b28      	ldr	r3, [pc, #160]	@ (8003294 <main+0x270>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d110      	bne.n	800321c <main+0x1f8>
			tim7_100ms_flag = 0;
 80031fa:	4b26      	ldr	r3, [pc, #152]	@ (8003294 <main+0x270>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	701a      	strb	r2, [r3, #0]
			tim7_20ms_flag = 0;
 8003200:	4b23      	ldr	r3, [pc, #140]	@ (8003290 <main+0x26c>)
 8003202:	2200      	movs	r2, #0
 8003204:	701a      	strb	r2, [r3, #0]
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 8003206:	4824      	ldr	r0, [pc, #144]	@ (8003298 <main+0x274>)
 8003208:	f000 fabc 	bl	8003784 <Encode_Msg_AHRS>
			Encode_Msg_GPS(&telemetry_tx_buf[20]);
 800320c:	4823      	ldr	r0, [pc, #140]	@ (800329c <main+0x278>)
 800320e:	f000 fc25 	bl	8003a5c <Encode_Msg_GPS>
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 40);
 8003212:	2228      	movs	r2, #40	@ 0x28
 8003214:	4920      	ldr	r1, [pc, #128]	@ (8003298 <main+0x274>)
 8003216:	4813      	ldr	r0, [pc, #76]	@ (8003264 <main+0x240>)
 8003218:	f004 fe97 	bl	8007f4a <HAL_UART_Transmit_IT>
		}

		batVolt = adcVal * 0.003619f;
 800321c:	887b      	ldrh	r3, [r7, #2]
 800321e:	ee07 3a90 	vmov	s15, r3
 8003222:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003226:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80032a0 <main+0x27c>
 800322a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800322e:	4b1d      	ldr	r3, [pc, #116]	@ (80032a4 <main+0x280>)
 8003230:	edc3 7a00 	vstr	s15, [r3]
		//printf("%d\t%.2f\n",adcVal, batVolt);
		if (batVolt < 10.0f) {
 8003234:	4b1b      	ldr	r3, [pc, #108]	@ (80032a4 <main+0x280>)
 8003236:	edd3 7a00 	vldr	s15, [r3]
 800323a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800323e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	d52f      	bpl.n	80032a8 <main+0x284>
			htim3.Instance->PSC = 1000;
 8003248:	4b10      	ldr	r3, [pc, #64]	@ (800328c <main+0x268>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003250:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003252:	210c      	movs	r1, #12
 8003254:	480d      	ldr	r0, [pc, #52]	@ (800328c <main+0x268>)
 8003256:	f003 fe0d 	bl	8006e74 <HAL_TIM_PWM_Start>
 800325a:	e029      	b.n	80032b0 <main+0x28c>
 800325c:	0800cb48 	.word	0x0800cb48
 8003260:	2000044b 	.word	0x2000044b
 8003264:	20000638 	.word	0x20000638
 8003268:	20000448 	.word	0x20000448
 800326c:	20000680 	.word	0x20000680
 8003270:	2000044a 	.word	0x2000044a
 8003274:	200005a8 	.word	0x200005a8
 8003278:	20000449 	.word	0x20000449
 800327c:	200005f0 	.word	0x200005f0
 8003280:	20000518 	.word	0x20000518
 8003284:	20000560 	.word	0x20000560
 8003288:	2000034c 	.word	0x2000034c
 800328c:	200004d0 	.word	0x200004d0
 8003290:	200004c4 	.word	0x200004c4
 8003294:	200004c5 	.word	0x200004c5
 8003298:	2000049c 	.word	0x2000049c
 800329c:	200004b0 	.word	0x200004b0
 80032a0:	3b6d2cbf 	.word	0x3b6d2cbf
 80032a4:	20000498 	.word	0x20000498
		} else {
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80032a8:	210c      	movs	r1, #12
 80032aa:	4872      	ldr	r0, [pc, #456]	@ (8003474 <main+0x450>)
 80032ac:	f003 feaa 	bl	8007004 <HAL_TIM_PWM_Stop>
		}

		if (BNO080_dataAvailable() == 1) {
 80032b0:	f7fe f80e 	bl	80012d0 <BNO080_dataAvailable>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d125      	bne.n	8003306 <main+0x2e2>
			q[0] = BNO080_getQuatI();
 80032ba:	f7fe f9c3 	bl	8001644 <BNO080_getQuatI>
 80032be:	eef0 7a40 	vmov.f32	s15, s0
 80032c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			q[1] = BNO080_getQuatJ();
 80032c6:	f7fe f9d3 	bl	8001670 <BNO080_getQuatJ>
 80032ca:	eef0 7a40 	vmov.f32	s15, s0
 80032ce:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			q[2] = BNO080_getQuatK();
 80032d2:	f7fe f9e3 	bl	800169c <BNO080_getQuatK>
 80032d6:	eef0 7a40 	vmov.f32	s15, s0
 80032da:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			q[3] = BNO080_getQuatReal();
 80032de:	f7fe f9f3 	bl	80016c8 <BNO080_getQuatReal>
 80032e2:	eef0 7a40 	vmov.f32	s15, s0
 80032e6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			quatRadianAccuracy = BNO080_getQuatAccuracy();
 80032ea:	f7fe fa03 	bl	80016f4 <BNO080_getQuatAccuracy>
 80032ee:	4603      	mov	r3, r0
 80032f0:	ee07 3a90 	vmov	s15, r3
 80032f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032f8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

			Quaternion_Update(&q[0]);
 80032fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff fae3 	bl	80028cc <Quaternion_Update>

//			printf("%.2f,%.2f,%.2f\n", BNO080_Roll, BNO080_Pitch, BNO080_Yaw);
		}

	  if(ICM20602_DataReady()==1){
 8003306:	f7fe feaf 	bl	8002068 <ICM20602_DataReady>
 800330a:	4603      	mov	r3, r0
 800330c:	2b01      	cmp	r3, #1
 800330e:	d138      	bne.n	8003382 <main+0x35e>
		  ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8003310:	4859      	ldr	r0, [pc, #356]	@ (8003478 <main+0x454>)
 8003312:	f7fe fe7d 	bl	8002010 <ICM20602_Get3AxisGyroRawData>

		  ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 8003316:	4b59      	ldr	r3, [pc, #356]	@ (800347c <main+0x458>)
 8003318:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800331c:	ee07 3a90 	vmov	s15, r3
 8003320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003324:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8003480 <main+0x45c>
 8003328:	ee27 7a87 	vmul.f32	s14, s15, s14
 800332c:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8003484 <main+0x460>
 8003330:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003334:	4b51      	ldr	r3, [pc, #324]	@ (800347c <main+0x458>)
 8003336:	edc3 7a07 	vstr	s15, [r3, #28]
		  ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 800333a:	4b50      	ldr	r3, [pc, #320]	@ (800347c <main+0x458>)
 800333c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003340:	ee07 3a90 	vmov	s15, r3
 8003344:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003348:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8003480 <main+0x45c>
 800334c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003350:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8003484 <main+0x460>
 8003354:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003358:	4b48      	ldr	r3, [pc, #288]	@ (800347c <main+0x458>)
 800335a:	edc3 7a08 	vstr	s15, [r3, #32]
		  ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 800335e:	4b47      	ldr	r3, [pc, #284]	@ (800347c <main+0x458>)
 8003360:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003364:	ee07 3a90 	vmov	s15, r3
 8003368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800336c:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003480 <main+0x45c>
 8003370:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003374:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003484 <main+0x460>
 8003378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800337c:	4b3f      	ldr	r3, [pc, #252]	@ (800347c <main+0x458>)
 800337e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

//		  printf("%.4f,%.4f,%.4f\n", ICM20602.gyro_x_raw, ICM20602.gyro_y_raw,ICM20602.gyro_z_raw);
	  }
	  if(LPS22HH_DataReady()==1){
 8003382:	f7ff f8e3 	bl	800254c <LPS22HH_DataReady>
 8003386:	4603      	mov	r3, r0
 8003388:	2b01      	cmp	r3, #1
 800338a:	d138      	bne.n	80033fe <main+0x3da>
		  LPS22HH_GetPressure(&LPS22HH.pressure_raw);
 800338c:	483e      	ldr	r0, [pc, #248]	@ (8003488 <main+0x464>)
 800338e:	f7ff f8e9 	bl	8002564 <LPS22HH_GetPressure>
		  LPS22HH_GetTemperature(&LPS22HH.temperature_raw);
 8003392:	483e      	ldr	r0, [pc, #248]	@ (800348c <main+0x468>)
 8003394:	f7ff f8f3 	bl	800257e <LPS22HH_GetTemperature>

		  LPS22HH.baroAlt = getAltitude2(LPS22HH.pressure_raw/4096.f,LPS22HH.temperature_raw/100.f);
 8003398:	4b3b      	ldr	r3, [pc, #236]	@ (8003488 <main+0x464>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	ee07 3a90 	vmov	s15, r3
 80033a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033a4:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8003490 <main+0x46c>
 80033a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80033ac:	4b36      	ldr	r3, [pc, #216]	@ (8003488 <main+0x464>)
 80033ae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80033b2:	ee07 3a90 	vmov	s15, r3
 80033b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033ba:	ed9f 6a36 	vldr	s12, [pc, #216]	@ 8003494 <main+0x470>
 80033be:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80033c2:	eef0 0a66 	vmov.f32	s1, s13
 80033c6:	eeb0 0a47 	vmov.f32	s0, s14
 80033ca:	f7ff f8e5 	bl	8002598 <getAltitude2>
 80033ce:	eef0 7a40 	vmov.f32	s15, s0
 80033d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003488 <main+0x464>)
 80033d4:	edc3 7a02 	vstr	s15, [r3, #8]

#define X 0.90f

		  LPS22HH.baroAltFilt = LPS22HH.baroAltFilt * X + LPS22HH.baroAlt *(1.0f - X);
 80033d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003488 <main+0x464>)
 80033da:	edd3 7a03 	vldr	s15, [r3, #12]
 80033de:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003498 <main+0x474>
 80033e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033e6:	4b28      	ldr	r3, [pc, #160]	@ (8003488 <main+0x464>)
 80033e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80033ec:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 800349c <main+0x478>
 80033f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033f8:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <main+0x464>)
 80033fa:	edc3 7a03 	vstr	s15, [r3, #12]

//		  printf("%d,%d\n",(int)(LPS22HH.baroAlt*100), (int)(LPS22HH.baroAltFilt*100));
	  }


		if (m8n_rx_cplt_flag == 1) {
 80033fe:	4b28      	ldr	r3, [pc, #160]	@ (80034a0 <main+0x47c>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d111      	bne.n	800342a <main+0x406>
			m8n_rx_cplt_flag = 0;
 8003406:	4b26      	ldr	r3, [pc, #152]	@ (80034a0 <main+0x47c>)
 8003408:	2200      	movs	r2, #0
 800340a:	701a      	strb	r2, [r3, #0]
			if (M8N_UBX_CHKSUM_check(&m8n_rx_buf[0], 36) == 1) //Checksum Same
 800340c:	2124      	movs	r1, #36	@ 0x24
 800340e:	4825      	ldr	r0, [pc, #148]	@ (80034a4 <main+0x480>)
 8003410:	f7ff f96a 	bl	80026e8 <M8N_UBX_CHKSUM_check>
 8003414:	4603      	mov	r3, r0
 8003416:	2b01      	cmp	r3, #1
 8003418:	d107      	bne.n	800342a <main+0x406>
					{
				HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 800341a:	2104      	movs	r1, #4
 800341c:	4822      	ldr	r0, [pc, #136]	@ (80034a8 <main+0x484>)
 800341e:	f002 fe18 	bl	8006052 <HAL_GPIO_TogglePin>
				M8N_UBX_NAV_POSLLH_Parsing(&m8n_rx_buf[0], &posllh);
 8003422:	4922      	ldr	r1, [pc, #136]	@ (80034ac <main+0x488>)
 8003424:	481f      	ldr	r0, [pc, #124]	@ (80034a4 <main+0x480>)
 8003426:	f7ff f999 	bl	800275c <M8N_UBX_NAV_POSLLH_Parsing>
//				printf("LAT: %ld\tLON: %ld\tHeight: %ld\n", posllh.lat,	posllh.lon, posllh.height);
			}
		}


		if (ibus_rx_cplt_flag == 1) {
 800342a:	4b21      	ldr	r3, [pc, #132]	@ (80034b0 <main+0x48c>)
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2b01      	cmp	r3, #1
 8003430:	f47f aec7 	bne.w	80031c2 <main+0x19e>
			ibus_rx_cplt_flag = 0;
 8003434:	4b1e      	ldr	r3, [pc, #120]	@ (80034b0 <main+0x48c>)
 8003436:	2200      	movs	r2, #0
 8003438:	701a      	strb	r2, [r3, #0]
			if (iBus_Check_CHKSUM(&ibus_rx_buf[0], sizeof(ibus_rx_buf))) {
 800343a:	2120      	movs	r1, #32
 800343c:	481d      	ldr	r0, [pc, #116]	@ (80034b4 <main+0x490>)
 800343e:	f7fe fad1 	bl	80019e4 <iBus_Check_CHKSUM>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	f43f aebc 	beq.w	80031c2 <main+0x19e>
				iBus_Parsing(&ibus_rx_buf[0], &iBus);
 800344a:	491b      	ldr	r1, [pc, #108]	@ (80034b8 <main+0x494>)
 800344c:	4819      	ldr	r0, [pc, #100]	@ (80034b4 <main+0x490>)
 800344e:	f7fe fafe 	bl	8001a4e <iBus_Parsing>
				if (iBus_isActiveFailsafe(&iBus) == 1) {
 8003452:	4819      	ldr	r0, [pc, #100]	@ (80034b8 <main+0x494>)
 8003454:	f7fe fb73 	bl	8001b3e <iBus_isActiveFailsafe>
 8003458:	4603      	mov	r3, r0
 800345a:	2b01      	cmp	r3, #1
 800345c:	d104      	bne.n	8003468 <main+0x444>
					HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800345e:	210c      	movs	r1, #12
 8003460:	4804      	ldr	r0, [pc, #16]	@ (8003474 <main+0x450>)
 8003462:	f003 fd07 	bl	8006e74 <HAL_TIM_PWM_Start>
 8003466:	e6ac      	b.n	80031c2 <main+0x19e>
				} else {
					HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003468:	210c      	movs	r1, #12
 800346a:	4802      	ldr	r0, [pc, #8]	@ (8003474 <main+0x450>)
 800346c:	f003 fdca 	bl	8007004 <HAL_TIM_PWM_Stop>
		if(tim7_20ms_flag == 1 && tim7_100ms_flag != 1){
 8003470:	e6a7      	b.n	80031c2 <main+0x19e>
 8003472:	bf00      	nop
 8003474:	200004d0 	.word	0x200004d0
 8003478:	200002dc 	.word	0x200002dc
 800347c:	200002d4 	.word	0x200002d4
 8003480:	44fa0000 	.word	0x44fa0000
 8003484:	47000000 	.word	0x47000000
 8003488:	200002fc 	.word	0x200002fc
 800348c:	20000300 	.word	0x20000300
 8003490:	45800000 	.word	0x45800000
 8003494:	42c80000 	.word	0x42c80000
 8003498:	3f666666 	.word	0x3f666666
 800349c:	3dccccd0 	.word	0x3dccccd0
 80034a0:	20000470 	.word	0x20000470
 80034a4:	2000044c 	.word	0x2000044c
 80034a8:	40020800 	.word	0x40020800
 80034ac:	20000310 	.word	0x20000310
 80034b0:	20000494 	.word	0x20000494
 80034b4:	20000474 	.word	0x20000474
 80034b8:	200002bc 	.word	0x200002bc

080034bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b094      	sub	sp, #80	@ 0x50
 80034c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034c2:	f107 0320 	add.w	r3, r7, #32
 80034c6:	2230      	movs	r2, #48	@ 0x30
 80034c8:	2100      	movs	r1, #0
 80034ca:	4618      	mov	r0, r3
 80034cc:	f006 fd90 	bl	8009ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034d0:	f107 030c 	add.w	r3, r7, #12
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	60da      	str	r2, [r3, #12]
 80034de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034e0:	2300      	movs	r3, #0
 80034e2:	60bb      	str	r3, [r7, #8]
 80034e4:	4b28      	ldr	r3, [pc, #160]	@ (8003588 <SystemClock_Config+0xcc>)
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	4a27      	ldr	r2, [pc, #156]	@ (8003588 <SystemClock_Config+0xcc>)
 80034ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f0:	4b25      	ldr	r3, [pc, #148]	@ (8003588 <SystemClock_Config+0xcc>)
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034fc:	2300      	movs	r3, #0
 80034fe:	607b      	str	r3, [r7, #4]
 8003500:	4b22      	ldr	r3, [pc, #136]	@ (800358c <SystemClock_Config+0xd0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a21      	ldr	r2, [pc, #132]	@ (800358c <SystemClock_Config+0xd0>)
 8003506:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	4b1f      	ldr	r3, [pc, #124]	@ (800358c <SystemClock_Config+0xd0>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003514:	607b      	str	r3, [r7, #4]
 8003516:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003518:	2301      	movs	r3, #1
 800351a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800351c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003520:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003522:	2302      	movs	r3, #2
 8003524:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003526:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800352a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800352c:	2304      	movs	r3, #4
 800352e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003530:	23a8      	movs	r3, #168	@ 0xa8
 8003532:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003534:	2302      	movs	r3, #2
 8003536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003538:	2304      	movs	r3, #4
 800353a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800353c:	f107 0320 	add.w	r3, r7, #32
 8003540:	4618      	mov	r0, r3
 8003542:	f002 fee5 	bl	8006310 <HAL_RCC_OscConfig>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800354c:	f000 fb46 	bl	8003bdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003550:	230f      	movs	r3, #15
 8003552:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003554:	2302      	movs	r3, #2
 8003556:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800355c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003560:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003562:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003566:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003568:	f107 030c 	add.w	r3, r7, #12
 800356c:	2105      	movs	r1, #5
 800356e:	4618      	mov	r0, r3
 8003570:	f003 f946 	bl	8006800 <HAL_RCC_ClockConfig>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800357a:	f000 fb2f 	bl	8003bdc <Error_Handler>
  }
}
 800357e:	bf00      	nop
 8003580:	3750      	adds	r7, #80	@ 0x50
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40023800 	.word	0x40023800
 800358c:	40007000 	.word	0x40007000

08003590 <HAL_UART_RxCpltCallback>:
		}
	}
	return 0;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]

	static unsigned char cnt = 0;
	static unsigned char cnt_ibus = 0;

	if(huart->Instance == USART1){
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a67      	ldr	r2, [pc, #412]	@ (800373c <HAL_UART_RxCpltCallback+0x1ac>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d10a      	bne.n	80035b8 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit(&huart1, &uart1_rxData, 1, 10);
 80035a2:	230a      	movs	r3, #10
 80035a4:	2201      	movs	r2, #1
 80035a6:	4966      	ldr	r1, [pc, #408]	@ (8003740 <HAL_UART_RxCpltCallback+0x1b0>)
 80035a8:	4866      	ldr	r0, [pc, #408]	@ (8003744 <HAL_UART_RxCpltCallback+0x1b4>)
 80035aa:	f004 fc43 	bl	8007e34 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart1, &uart1_rxData, 1);
 80035ae:	2201      	movs	r2, #1
 80035b0:	4963      	ldr	r1, [pc, #396]	@ (8003740 <HAL_UART_RxCpltCallback+0x1b0>)
 80035b2:	4864      	ldr	r0, [pc, #400]	@ (8003744 <HAL_UART_RxCpltCallback+0x1b4>)
 80035b4:	f004 fcff 	bl	8007fb6 <HAL_UART_Receive_IT>
	}

	if (huart->Instance == UART5) {
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a62      	ldr	r2, [pc, #392]	@ (8003748 <HAL_UART_RxCpltCallback+0x1b8>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d154      	bne.n	800366c <HAL_UART_RxCpltCallback+0xdc>
		HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 80035c2:	2201      	movs	r2, #1
 80035c4:	4961      	ldr	r1, [pc, #388]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 80035c6:	4862      	ldr	r0, [pc, #392]	@ (8003750 <HAL_UART_RxCpltCallback+0x1c0>)
 80035c8:	f004 fcf5 	bl	8007fb6 <HAL_UART_Receive_IT>

		//HAL_UART_Transmit_IT(&huart6, uart5_rxData, 1);

		switch (cnt_ibus) {
 80035cc:	4b61      	ldr	r3, [pc, #388]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b1f      	cmp	r3, #31
 80035d2:	d02e      	beq.n	8003632 <HAL_UART_RxCpltCallback+0xa2>
 80035d4:	2b1f      	cmp	r3, #31
 80035d6:	dc3a      	bgt.n	800364e <HAL_UART_RxCpltCallback+0xbe>
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d002      	beq.n	80035e2 <HAL_UART_RxCpltCallback+0x52>
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d012      	beq.n	8003606 <HAL_UART_RxCpltCallback+0x76>
 80035e0:	e035      	b.n	800364e <HAL_UART_RxCpltCallback+0xbe>
		case 0:
			if (uart5_rxData == 0x20) {
 80035e2:	4b5a      	ldr	r3, [pc, #360]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2b20      	cmp	r3, #32
 80035e8:	d13f      	bne.n	800366a <HAL_UART_RxCpltCallback+0xda>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 80035ea:	4b5a      	ldr	r3, [pc, #360]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	4b56      	ldr	r3, [pc, #344]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 80035f2:	7819      	ldrb	r1, [r3, #0]
 80035f4:	4b58      	ldr	r3, [pc, #352]	@ (8003758 <HAL_UART_RxCpltCallback+0x1c8>)
 80035f6:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 80035f8:	4b56      	ldr	r3, [pc, #344]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	3301      	adds	r3, #1
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	4b54      	ldr	r3, [pc, #336]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003602:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003604:	e031      	b.n	800366a <HAL_UART_RxCpltCallback+0xda>

		case 1:
			if (uart5_rxData == 0x40) {
 8003606:	4b51      	ldr	r3, [pc, #324]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b40      	cmp	r3, #64	@ 0x40
 800360c:	d10d      	bne.n	800362a <HAL_UART_RxCpltCallback+0x9a>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 800360e:	4b51      	ldr	r3, [pc, #324]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	4b4d      	ldr	r3, [pc, #308]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 8003616:	7819      	ldrb	r1, [r3, #0]
 8003618:	4b4f      	ldr	r3, [pc, #316]	@ (8003758 <HAL_UART_RxCpltCallback+0x1c8>)
 800361a:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 800361c:	4b4d      	ldr	r3, [pc, #308]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	3301      	adds	r3, #1
 8003622:	b2da      	uxtb	r2, r3
 8003624:	4b4b      	ldr	r3, [pc, #300]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003626:	701a      	strb	r2, [r3, #0]
			} else {
				cnt_ibus = 0;
			}
			break;
 8003628:	e020      	b.n	800366c <HAL_UART_RxCpltCallback+0xdc>
				cnt_ibus = 0;
 800362a:	4b4a      	ldr	r3, [pc, #296]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
			break;
 8003630:	e01c      	b.n	800366c <HAL_UART_RxCpltCallback+0xdc>

		case 31:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8003632:	4b48      	ldr	r3, [pc, #288]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	461a      	mov	r2, r3
 8003638:	4b44      	ldr	r3, [pc, #272]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 800363a:	7819      	ldrb	r1, [r3, #0]
 800363c:	4b46      	ldr	r3, [pc, #280]	@ (8003758 <HAL_UART_RxCpltCallback+0x1c8>)
 800363e:	5499      	strb	r1, [r3, r2]
			cnt_ibus = 0;
 8003640:	4b44      	ldr	r3, [pc, #272]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003642:	2200      	movs	r2, #0
 8003644:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8003646:	4b45      	ldr	r3, [pc, #276]	@ (800375c <HAL_UART_RxCpltCallback+0x1cc>)
 8003648:	2201      	movs	r2, #1
 800364a:	701a      	strb	r2, [r3, #0]
			break;
 800364c:	e00e      	b.n	800366c <HAL_UART_RxCpltCallback+0xdc>

		default:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 800364e:	4b41      	ldr	r3, [pc, #260]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	461a      	mov	r2, r3
 8003654:	4b3d      	ldr	r3, [pc, #244]	@ (800374c <HAL_UART_RxCpltCallback+0x1bc>)
 8003656:	7819      	ldrb	r1, [r3, #0]
 8003658:	4b3f      	ldr	r3, [pc, #252]	@ (8003758 <HAL_UART_RxCpltCallback+0x1c8>)
 800365a:	5499      	strb	r1, [r3, r2]
			cnt_ibus++;
 800365c:	4b3d      	ldr	r3, [pc, #244]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	3301      	adds	r3, #1
 8003662:	b2da      	uxtb	r2, r3
 8003664:	4b3b      	ldr	r3, [pc, #236]	@ (8003754 <HAL_UART_RxCpltCallback+0x1c4>)
 8003666:	701a      	strb	r2, [r3, #0]
			break;
 8003668:	e000      	b.n	800366c <HAL_UART_RxCpltCallback+0xdc>
			break;
 800366a:	bf00      	nop
		}

	}
	if (huart->Instance == UART4) {
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a3b      	ldr	r2, [pc, #236]	@ (8003760 <HAL_UART_RxCpltCallback+0x1d0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d153      	bne.n	800371e <HAL_UART_RxCpltCallback+0x18e>

		HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 8003676:	2201      	movs	r2, #1
 8003678:	493a      	ldr	r1, [pc, #232]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 800367a:	483b      	ldr	r0, [pc, #236]	@ (8003768 <HAL_UART_RxCpltCallback+0x1d8>)
 800367c:	f004 fc9b 	bl	8007fb6 <HAL_UART_Receive_IT>

		//GPS???????? ?? ??? ???????????  com????????? ???????? ??.
		//HAL_UART_Transmit(&huart6, &uart4_rxData, 1, 0);

		switch (cnt) {
 8003680:	4b3a      	ldr	r3, [pc, #232]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b23      	cmp	r3, #35	@ 0x23
 8003686:	d02e      	beq.n	80036e6 <HAL_UART_RxCpltCallback+0x156>
 8003688:	2b23      	cmp	r3, #35	@ 0x23
 800368a:	dc39      	bgt.n	8003700 <HAL_UART_RxCpltCallback+0x170>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <HAL_UART_RxCpltCallback+0x106>
 8003690:	2b01      	cmp	r3, #1
 8003692:	d012      	beq.n	80036ba <HAL_UART_RxCpltCallback+0x12a>
 8003694:	e034      	b.n	8003700 <HAL_UART_RxCpltCallback+0x170>
		case 0:
			if (uart4_rxData == 0xb5) {
 8003696:	4b33      	ldr	r3, [pc, #204]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2bb5      	cmp	r3, #181	@ 0xb5
 800369c:	d13e      	bne.n	800371c <HAL_UART_RxCpltCallback+0x18c>
				m8n_rx_buf[cnt] = uart4_rxData;
 800369e:	4b33      	ldr	r3, [pc, #204]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	4b2f      	ldr	r3, [pc, #188]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 80036a6:	7819      	ldrb	r1, [r3, #0]
 80036a8:	4b31      	ldr	r3, [pc, #196]	@ (8003770 <HAL_UART_RxCpltCallback+0x1e0>)
 80036aa:	5499      	strb	r1, [r3, r2]
				cnt++;
 80036ac:	4b2f      	ldr	r3, [pc, #188]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	3301      	adds	r3, #1
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	4b2d      	ldr	r3, [pc, #180]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036b6:	701a      	strb	r2, [r3, #0]
			}
			break;
 80036b8:	e030      	b.n	800371c <HAL_UART_RxCpltCallback+0x18c>
		case 1:
			if (uart4_rxData == 0x62) {
 80036ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b62      	cmp	r3, #98	@ 0x62
 80036c0:	d10d      	bne.n	80036de <HAL_UART_RxCpltCallback+0x14e>
				m8n_rx_buf[cnt] = uart4_rxData;
 80036c2:	4b2a      	ldr	r3, [pc, #168]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	4b26      	ldr	r3, [pc, #152]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 80036ca:	7819      	ldrb	r1, [r3, #0]
 80036cc:	4b28      	ldr	r3, [pc, #160]	@ (8003770 <HAL_UART_RxCpltCallback+0x1e0>)
 80036ce:	5499      	strb	r1, [r3, r2]
				cnt++;
 80036d0:	4b26      	ldr	r3, [pc, #152]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	3301      	adds	r3, #1
 80036d6:	b2da      	uxtb	r2, r3
 80036d8:	4b24      	ldr	r3, [pc, #144]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036da:	701a      	strb	r2, [r3, #0]
			} else
				cnt = 0;
			break;
 80036dc:	e01f      	b.n	800371e <HAL_UART_RxCpltCallback+0x18e>
				cnt = 0;
 80036de:	4b23      	ldr	r3, [pc, #140]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	701a      	strb	r2, [r3, #0]
			break;
 80036e4:	e01b      	b.n	800371e <HAL_UART_RxCpltCallback+0x18e>
		case 35:
			m8n_rx_buf[cnt] = uart4_rxData;
 80036e6:	4b21      	ldr	r3, [pc, #132]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	461a      	mov	r2, r3
 80036ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 80036ee:	7819      	ldrb	r1, [r3, #0]
 80036f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003770 <HAL_UART_RxCpltCallback+0x1e0>)
 80036f2:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 80036f4:	4b1d      	ldr	r3, [pc, #116]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 80036fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003774 <HAL_UART_RxCpltCallback+0x1e4>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
		default: //case? ????????? ??? ????.
			m8n_rx_buf[cnt] = uart4_rxData;
 8003700:	4b1a      	ldr	r3, [pc, #104]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	4b17      	ldr	r3, [pc, #92]	@ (8003764 <HAL_UART_RxCpltCallback+0x1d4>)
 8003708:	7819      	ldrb	r1, [r3, #0]
 800370a:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <HAL_UART_RxCpltCallback+0x1e0>)
 800370c:	5499      	strb	r1, [r3, r2]
			cnt++;
 800370e:	4b17      	ldr	r3, [pc, #92]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	3301      	adds	r3, #1
 8003714:	b2da      	uxtb	r2, r3
 8003716:	4b15      	ldr	r3, [pc, #84]	@ (800376c <HAL_UART_RxCpltCallback+0x1dc>)
 8003718:	701a      	strb	r2, [r3, #0]
			break;
 800371a:	e000      	b.n	800371e <HAL_UART_RxCpltCallback+0x18e>
			break;
 800371c:	bf00      	nop
		}
	}

	if (huart->Instance == USART6) {
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a15      	ldr	r2, [pc, #84]	@ (8003778 <HAL_UART_RxCpltCallback+0x1e8>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d104      	bne.n	8003732 <HAL_UART_RxCpltCallback+0x1a2>
		HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 8003728:	2201      	movs	r2, #1
 800372a:	4914      	ldr	r1, [pc, #80]	@ (800377c <HAL_UART_RxCpltCallback+0x1ec>)
 800372c:	4814      	ldr	r0, [pc, #80]	@ (8003780 <HAL_UART_RxCpltCallback+0x1f0>)
 800372e:	f004 fc42 	bl	8007fb6 <HAL_UART_Receive_IT>
//		HAL_UART_Transmit_IT(&huart4, &uart6_rxData, 1);
	}
}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40011000 	.word	0x40011000
 8003740:	2000044b 	.word	0x2000044b
 8003744:	20000638 	.word	0x20000638
 8003748:	40005000 	.word	0x40005000
 800374c:	20000449 	.word	0x20000449
 8003750:	200005f0 	.word	0x200005f0
 8003754:	200004c6 	.word	0x200004c6
 8003758:	20000474 	.word	0x20000474
 800375c:	20000494 	.word	0x20000494
 8003760:	40004c00 	.word	0x40004c00
 8003764:	2000044a 	.word	0x2000044a
 8003768:	200005a8 	.word	0x200005a8
 800376c:	200004c7 	.word	0x200004c7
 8003770:	2000044c 	.word	0x2000044c
 8003774:	20000470 	.word	0x20000470
 8003778:	40011400 	.word	0x40011400
 800377c:	20000448 	.word	0x20000448
 8003780:	20000680 	.word	0x20000680

08003784 <Encode_Msg_AHRS>:
	//Enables Rotation Vector
	BNO080_Initialization();
	BNO080_enableRotationVector(2500); //Send data update every 2.5ms (400Hz)
}

void Encode_Msg_AHRS(uint8_t * telemetry_tx_buf){
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]

	telemetry_tx_buf[0] = 0x46;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2246      	movs	r2, #70	@ 0x46
 8003790:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3301      	adds	r3, #1
 8003796:	2243      	movs	r2, #67	@ 0x43
 8003798:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[2] = 0x10;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3302      	adds	r3, #2
 800379e:	2210      	movs	r2, #16
 80037a0:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[3] = (short)(BNO080_Roll*100);
 80037a2:	4ba6      	ldr	r3, [pc, #664]	@ (8003a3c <Encode_Msg_AHRS+0x2b8>)
 80037a4:	edd3 7a00 	vldr	s15, [r3]
 80037a8:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 80037ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037b4:	ee17 3a90 	vmov	r3, s15
 80037b8:	b21a      	sxth	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3303      	adds	r3, #3
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = ((short)(BNO080_Roll*100))>>8;
 80037c2:	4b9e      	ldr	r3, [pc, #632]	@ (8003a3c <Encode_Msg_AHRS+0x2b8>)
 80037c4:	edd3 7a00 	vldr	s15, [r3]
 80037c8:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 80037cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037d4:	ee17 3a90 	vmov	r3, s15
 80037d8:	b21b      	sxth	r3, r3
 80037da:	121b      	asrs	r3, r3, #8
 80037dc:	b21a      	sxth	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	3304      	adds	r3, #4
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[5] = (short)(BNO080_Pitch*100);
 80037e6:	4b97      	ldr	r3, [pc, #604]	@ (8003a44 <Encode_Msg_AHRS+0x2c0>)
 80037e8:	edd3 7a00 	vldr	s15, [r3]
 80037ec:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 80037f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037f8:	ee17 3a90 	vmov	r3, s15
 80037fc:	b21a      	sxth	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3305      	adds	r3, #5
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = ((short)(BNO080_Pitch*100))>>8;
 8003806:	4b8f      	ldr	r3, [pc, #572]	@ (8003a44 <Encode_Msg_AHRS+0x2c0>)
 8003808:	edd3 7a00 	vldr	s15, [r3]
 800380c:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 8003810:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003818:	ee17 3a90 	vmov	r3, s15
 800381c:	b21b      	sxth	r3, r3
 800381e:	121b      	asrs	r3, r3, #8
 8003820:	b21a      	sxth	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	3306      	adds	r3, #6
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[7] = (unsigned short)(BNO080_Yaw*100);
 800382a:	4b87      	ldr	r3, [pc, #540]	@ (8003a48 <Encode_Msg_AHRS+0x2c4>)
 800382c:	edd3 7a00 	vldr	s15, [r3]
 8003830:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 8003834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800383c:	ee17 3a90 	vmov	r3, s15
 8003840:	b29a      	uxth	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	3307      	adds	r3, #7
 8003846:	b2d2      	uxtb	r2, r2
 8003848:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = ((unsigned short)(BNO080_Yaw*100))>>8;
 800384a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a48 <Encode_Msg_AHRS+0x2c4>)
 800384c:	edd3 7a00 	vldr	s15, [r3]
 8003850:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 8003854:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003858:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800385c:	ee17 3a90 	vmov	r3, s15
 8003860:	b29b      	uxth	r3, r3
 8003862:	0a1b      	lsrs	r3, r3, #8
 8003864:	b29a      	uxth	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	3308      	adds	r3, #8
 800386a:	b2d2      	uxtb	r2, r2
 800386c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[9] = (short)(LPS22HH.baroAltFilt*10);
 800386e:	4b77      	ldr	r3, [pc, #476]	@ (8003a4c <Encode_Msg_AHRS+0x2c8>)
 8003870:	edd3 7a03 	vldr	s15, [r3, #12]
 8003874:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800387c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003880:	ee17 3a90 	vmov	r3, s15
 8003884:	b21a      	sxth	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3309      	adds	r3, #9
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] = ((short)(LPS22HH.baroAltFilt*10))>>8;
 800388e:	4b6f      	ldr	r3, [pc, #444]	@ (8003a4c <Encode_Msg_AHRS+0x2c8>)
 8003890:	edd3 7a03 	vldr	s15, [r3, #12]
 8003894:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003898:	ee67 7a87 	vmul.f32	s15, s15, s14
 800389c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038a0:	ee17 3a90 	vmov	r3, s15
 80038a4:	b21b      	sxth	r3, r3
 80038a6:	121b      	asrs	r3, r3, #8
 80038a8:	b21a      	sxth	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	330a      	adds	r3, #10
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[11] = (short)((iBus.RH-1500)*0.1f*100);
 80038b2:	4b67      	ldr	r3, [pc, #412]	@ (8003a50 <Encode_Msg_AHRS+0x2cc>)
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80038ba:	ee07 3a90 	vmov	s15, r3
 80038be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038c2:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8003a54 <Encode_Msg_AHRS+0x2d0>
 80038c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ca:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 80038ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038d6:	ee17 3a90 	vmov	r3, s15
 80038da:	b21a      	sxth	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	330b      	adds	r3, #11
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((short)((iBus.RH-1500)*0.1f*100))>>8;
 80038e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003a50 <Encode_Msg_AHRS+0x2cc>)
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80038ec:	ee07 3a90 	vmov	s15, r3
 80038f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038f4:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8003a54 <Encode_Msg_AHRS+0x2d0>
 80038f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038fc:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 8003900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003908:	ee17 3a90 	vmov	r3, s15
 800390c:	b21b      	sxth	r3, r3
 800390e:	121b      	asrs	r3, r3, #8
 8003910:	b21a      	sxth	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	330c      	adds	r3, #12
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[13] = (short)((iBus.RV-1500)*0.1f*100);
 800391a:	4b4d      	ldr	r3, [pc, #308]	@ (8003a50 <Encode_Msg_AHRS+0x2cc>)
 800391c:	885b      	ldrh	r3, [r3, #2]
 800391e:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8003922:	ee07 3a90 	vmov	s15, r3
 8003926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800392a:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8003a54 <Encode_Msg_AHRS+0x2d0>
 800392e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003932:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 8003936:	ee67 7a87 	vmul.f32	s15, s15, s14
 800393a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800393e:	ee17 3a90 	vmov	r3, s15
 8003942:	b21a      	sxth	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	330d      	adds	r3, #13
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = ((short)((iBus.RV-1500)*0.1f*100))>>8;
 800394c:	4b40      	ldr	r3, [pc, #256]	@ (8003a50 <Encode_Msg_AHRS+0x2cc>)
 800394e:	885b      	ldrh	r3, [r3, #2]
 8003950:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8003954:	ee07 3a90 	vmov	s15, r3
 8003958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800395c:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8003a54 <Encode_Msg_AHRS+0x2d0>
 8003960:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003964:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 8003968:	ee67 7a87 	vmul.f32	s15, s15, s14
 800396c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003970:	ee17 3a90 	vmov	r3, s15
 8003974:	b21b      	sxth	r3, r3
 8003976:	121b      	asrs	r3, r3, #8
 8003978:	b21a      	sxth	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	330e      	adds	r3, #14
 800397e:	b2d2      	uxtb	r2, r2
 8003980:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[15] = (unsigned short)((iBus.LH-1000)*0.36f*100);
 8003982:	4b33      	ldr	r3, [pc, #204]	@ (8003a50 <Encode_Msg_AHRS+0x2cc>)
 8003984:	889b      	ldrh	r3, [r3, #4]
 8003986:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800398a:	ee07 3a90 	vmov	s15, r3
 800398e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003992:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8003a58 <Encode_Msg_AHRS+0x2d4>
 8003996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800399a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 800399e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039a6:	ee17 3a90 	vmov	r3, s15
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	330f      	adds	r3, #15
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = ((unsigned short)((iBus.LH-1000)*0.36f*100))>>8;
 80039b4:	4b26      	ldr	r3, [pc, #152]	@ (8003a50 <Encode_Msg_AHRS+0x2cc>)
 80039b6:	889b      	ldrh	r3, [r3, #4]
 80039b8:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80039bc:	ee07 3a90 	vmov	s15, r3
 80039c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039c4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003a58 <Encode_Msg_AHRS+0x2d4>
 80039c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039cc:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8003a40 <Encode_Msg_AHRS+0x2bc>
 80039d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039d8:	ee17 3a90 	vmov	r3, s15
 80039dc:	b29b      	uxth	r3, r3
 80039de:	0a1b      	lsrs	r3, r3, #8
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3310      	adds	r3, #16
 80039e6:	b2d2      	uxtb	r2, r2
 80039e8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[17] = 0x00;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3311      	adds	r3, #17
 80039ee:	2200      	movs	r2, #0
 80039f0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3312      	adds	r3, #18
 80039f6:	2200      	movs	r2, #0
 80039f8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	3313      	adds	r3, #19
 80039fe:	22ff      	movs	r2, #255	@ 0xff
 8003a00:	701a      	strb	r2, [r3, #0]

	for(int i=0; i<19; i++)telemetry_tx_buf[19]= telemetry_tx_buf[19]- telemetry_tx_buf[i];
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	e00e      	b.n	8003a26 <Encode_Msg_AHRS+0x2a2>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3313      	adds	r3, #19
 8003a0c:	7819      	ldrb	r1, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	4413      	add	r3, r2
 8003a14:	781a      	ldrb	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3313      	adds	r3, #19
 8003a1a:	1a8a      	subs	r2, r1, r2
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	701a      	strb	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	3301      	adds	r3, #1
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b12      	cmp	r3, #18
 8003a2a:	dded      	ble.n	8003a08 <Encode_Msg_AHRS+0x284>

}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000340 	.word	0x20000340
 8003a40:	42c80000 	.word	0x42c80000
 8003a44:	20000344 	.word	0x20000344
 8003a48:	20000348 	.word	0x20000348
 8003a4c:	200002fc 	.word	0x200002fc
 8003a50:	200002bc 	.word	0x200002bc
 8003a54:	3dcccccd 	.word	0x3dcccccd
 8003a58:	3eb851ec 	.word	0x3eb851ec

08003a5c <Encode_Msg_GPS>:

void Encode_Msg_GPS(uint8_t * telemetry_tx_buf){
 8003a5c:	b590      	push	{r4, r7, lr}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	telemetry_tx_buf[0] = 0x46;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2246      	movs	r2, #70	@ 0x46
 8003a68:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	2243      	movs	r2, #67	@ 0x43
 8003a70:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[2] = 0x11;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	3302      	adds	r3, #2
 8003a76:	2211      	movs	r2, #17
 8003a78:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[3] = posllh.lat;
 8003a7a:	4b54      	ldr	r3, [pc, #336]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3303      	adds	r3, #3
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = posllh.lat>>8;
 8003a86:	4b51      	ldr	r3, [pc, #324]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	121a      	asrs	r2, r3, #8
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[5] = posllh.lat>>16;
 8003a94:	4b4d      	ldr	r3, [pc, #308]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	141a      	asrs	r2, r3, #16
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3305      	adds	r3, #5
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = posllh.lat>>24;
 8003aa2:	4b4a      	ldr	r3, [pc, #296]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	161a      	asrs	r2, r3, #24
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3306      	adds	r3, #6
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[7] = posllh.lon;
 8003ab0:	4b46      	ldr	r3, [pc, #280]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3307      	adds	r3, #7
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = posllh.lon>>8;
 8003abc:	4b43      	ldr	r3, [pc, #268]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	121a      	asrs	r2, r3, #8
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	3308      	adds	r3, #8
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[9] = posllh.lon>>16;
 8003aca:	4b40      	ldr	r3, [pc, #256]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	141a      	asrs	r2, r3, #16
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3309      	adds	r3, #9
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] =posllh.lon>>24;
 8003ad8:	4b3c      	ldr	r3, [pc, #240]	@ (8003bcc <Encode_Msg_GPS+0x170>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	161a      	asrs	r2, r3, #24
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	330a      	adds	r3, #10
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[11] = (unsigned short)(batVolt*100);
 8003ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd0 <Encode_Msg_GPS+0x174>)
 8003ae8:	edd3 7a00 	vldr	s15, [r3]
 8003aec:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003bd4 <Encode_Msg_GPS+0x178>
 8003af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003af4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003af8:	ee17 3a90 	vmov	r3, s15
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	330b      	adds	r3, #11
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((unsigned short)(batVolt*100))>>8;
 8003b06:	4b32      	ldr	r3, [pc, #200]	@ (8003bd0 <Encode_Msg_GPS+0x174>)
 8003b08:	edd3 7a00 	vldr	s15, [r3]
 8003b0c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8003bd4 <Encode_Msg_GPS+0x178>
 8003b10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b18:	ee17 3a90 	vmov	r3, s15
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	0a1b      	lsrs	r3, r3, #8
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	330c      	adds	r3, #12
 8003b26:	b2d2      	uxtb	r2, r2
 8003b28:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[13] = iBus.SwA == 1000 ? 0 : 1;
 8003b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd8 <Encode_Msg_GPS+0x17c>)
 8003b2c:	891b      	ldrh	r3, [r3, #8]
 8003b2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b32:	bf14      	ite	ne
 8003b34:	2301      	movne	r3, #1
 8003b36:	2300      	moveq	r3, #0
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	330d      	adds	r3, #13
 8003b3e:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = iBus.SwC == 1000 ? 0 : iBus.SwC == 1500 ? 1 : 2;
 8003b40:	4b25      	ldr	r3, [pc, #148]	@ (8003bd8 <Encode_Msg_GPS+0x17c>)
 8003b42:	899b      	ldrh	r3, [r3, #12]
 8003b44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b48:	d009      	beq.n	8003b5e <Encode_Msg_GPS+0x102>
 8003b4a:	4b23      	ldr	r3, [pc, #140]	@ (8003bd8 <Encode_Msg_GPS+0x17c>)
 8003b4c:	899b      	ldrh	r3, [r3, #12]
 8003b4e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d101      	bne.n	8003b5a <Encode_Msg_GPS+0xfe>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e002      	b.n	8003b60 <Encode_Msg_GPS+0x104>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e000      	b.n	8003b60 <Encode_Msg_GPS+0x104>
 8003b5e:	2300      	movs	r3, #0
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	320e      	adds	r2, #14
 8003b64:	7013      	strb	r3, [r2, #0]

	telemetry_tx_buf[15] = iBus_isActiveFailsafe(&iBus);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f103 040f 	add.w	r4, r3, #15
 8003b6c:	481a      	ldr	r0, [pc, #104]	@ (8003bd8 <Encode_Msg_GPS+0x17c>)
 8003b6e:	f7fd ffe6 	bl	8001b3e <iBus_isActiveFailsafe>
 8003b72:	4603      	mov	r3, r0
 8003b74:	7023      	strb	r3, [r4, #0]

	telemetry_tx_buf[16] = 0x00;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	3310      	adds	r3, #16
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[17] = 0x00;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3311      	adds	r3, #17
 8003b82:	2200      	movs	r2, #0
 8003b84:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3312      	adds	r3, #18
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	3313      	adds	r3, #19
 8003b92:	22ff      	movs	r2, #255	@ 0xff
 8003b94:	701a      	strb	r2, [r3, #0]

	for(int i=0; i<19; i++)telemetry_tx_buf[19]= telemetry_tx_buf[19]- telemetry_tx_buf[i];
 8003b96:	2300      	movs	r3, #0
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	e00e      	b.n	8003bba <Encode_Msg_GPS+0x15e>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3313      	adds	r3, #19
 8003ba0:	7819      	ldrb	r1, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	781a      	ldrb	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	3313      	adds	r3, #19
 8003bae:	1a8a      	subs	r2, r1, r2
 8003bb0:	b2d2      	uxtb	r2, r2
 8003bb2:	701a      	strb	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	60fb      	str	r3, [r7, #12]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2b12      	cmp	r3, #18
 8003bbe:	dded      	ble.n	8003b9c <Encode_Msg_GPS+0x140>

}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd90      	pop	{r4, r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	20000310 	.word	0x20000310
 8003bd0:	20000498 	.word	0x20000498
 8003bd4:	42c80000 	.word	0x42c80000
 8003bd8:	200002bc 	.word	0x200002bc

08003bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003be0:	b672      	cpsid	i
}
 8003be2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003be4:	bf00      	nop
 8003be6:	e7fd      	b.n	8003be4 <Error_Handler+0x8>

08003be8 <LL_SPI_SetStandard>:
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f023 0210 	bic.w	r2, r3, #16
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	605a      	str	r2, [r3, #4]
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
	...

08003c10 <LL_AHB1_GRP1_EnableClock>:
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003c18:	4b08      	ldr	r3, [pc, #32]	@ (8003c3c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003c1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c1c:	4907      	ldr	r1, [pc, #28]	@ (8003c3c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003c24:	4b05      	ldr	r3, [pc, #20]	@ (8003c3c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003c26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	40023800 	.word	0x40023800

08003c40 <LL_APB1_GRP1_EnableClock>:
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003c48:	4b08      	ldr	r3, [pc, #32]	@ (8003c6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003c4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c4c:	4907      	ldr	r1, [pc, #28]	@ (8003c6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003c54:	4b05      	ldr	r3, [pc, #20]	@ (8003c6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003c56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
}
 8003c60:	bf00      	nop
 8003c62:	3714      	adds	r7, #20
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	40023800 	.word	0x40023800

08003c70 <LL_APB2_GRP1_EnableClock>:
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003c78:	4b08      	ldr	r3, [pc, #32]	@ (8003c9c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003c7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c7c:	4907      	ldr	r1, [pc, #28]	@ (8003c9c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003c84:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003c86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
}
 8003c90:	bf00      	nop
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	40023800 	.word	0x40023800

08003ca0 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b090      	sub	sp, #64	@ 0x40
 8003ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003ca6:	f107 0318 	add.w	r3, r7, #24
 8003caa:	2228      	movs	r2, #40	@ 0x28
 8003cac:	2100      	movs	r1, #0
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f006 f99e 	bl	8009ff0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb4:	463b      	mov	r3, r7
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	605a      	str	r2, [r3, #4]
 8003cbc:	609a      	str	r2, [r3, #8]
 8003cbe:	60da      	str	r2, [r3, #12]
 8003cc0:	611a      	str	r2, [r3, #16]
 8003cc2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003cc4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003cc8:	f7ff ffd2 	bl	8003c70 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003ccc:	2001      	movs	r0, #1
 8003cce:	f7ff ff9f 	bl	8003c10 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003cd2:	23e0      	movs	r3, #224	@ 0xe0
 8003cd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003ce6:	2305      	movs	r3, #5
 8003ce8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cea:	463b      	mov	r3, r7
 8003cec:	4619      	mov	r1, r3
 8003cee:	4813      	ldr	r0, [pc, #76]	@ (8003d3c <MX_SPI1_Init+0x9c>)
 8003cf0:	f005 fa27 	bl	8009142 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003cf8:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003cfc:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003d02:	2302      	movs	r3, #2
 8003d04:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003d06:	2301      	movs	r3, #1
 8003d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003d0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8003d10:	2310      	movs	r3, #16
 8003d12:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003d14:	2300      	movs	r3, #0
 8003d16:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003d1c:	230a      	movs	r3, #10
 8003d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003d20:	f107 0318 	add.w	r3, r7, #24
 8003d24:	4619      	mov	r1, r3
 8003d26:	4806      	ldr	r0, [pc, #24]	@ (8003d40 <MX_SPI1_Init+0xa0>)
 8003d28:	f005 faaf 	bl	800928a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	4804      	ldr	r0, [pc, #16]	@ (8003d40 <MX_SPI1_Init+0xa0>)
 8003d30:	f7ff ff5a 	bl	8003be8 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003d34:	bf00      	nop
 8003d36:	3740      	adds	r7, #64	@ 0x40
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40020000 	.word	0x40020000
 8003d40:	40013000 	.word	0x40013000

08003d44 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b090      	sub	sp, #64	@ 0x40
 8003d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003d4a:	f107 0318 	add.w	r3, r7, #24
 8003d4e:	2228      	movs	r2, #40	@ 0x28
 8003d50:	2100      	movs	r1, #0
 8003d52:	4618      	mov	r0, r3
 8003d54:	f006 f94c 	bl	8009ff0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d58:	463b      	mov	r3, r7
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
 8003d5e:	605a      	str	r2, [r3, #4]
 8003d60:	609a      	str	r2, [r3, #8]
 8003d62:	60da      	str	r2, [r3, #12]
 8003d64:	611a      	str	r2, [r3, #16]
 8003d66:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003d68:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003d6c:	f7ff ff68 	bl	8003c40 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003d70:	2002      	movs	r0, #2
 8003d72:	f7ff ff4d 	bl	8003c10 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8003d76:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003d7a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003d80:	2303      	movs	r3, #3
 8003d82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003d84:	2300      	movs	r3, #0
 8003d86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003d8c:	2305      	movs	r3, #5
 8003d8e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d90:	463b      	mov	r3, r7
 8003d92:	4619      	mov	r1, r3
 8003d94:	4813      	ldr	r0, [pc, #76]	@ (8003de4 <MX_SPI2_Init+0xa0>)
 8003d96:	f005 f9d4 	bl	8009142 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003d9e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003da2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003da4:	2300      	movs	r3, #0
 8003da6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003da8:	2302      	movs	r3, #2
 8003daa:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003dac:	2301      	movs	r3, #1
 8003dae:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003db0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003db6:	2318      	movs	r3, #24
 8003db8:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003dc2:	230a      	movs	r3, #10
 8003dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003dc6:	f107 0318 	add.w	r3, r7, #24
 8003dca:	4619      	mov	r1, r3
 8003dcc:	4806      	ldr	r0, [pc, #24]	@ (8003de8 <MX_SPI2_Init+0xa4>)
 8003dce:	f005 fa5c 	bl	800928a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	4804      	ldr	r0, [pc, #16]	@ (8003de8 <MX_SPI2_Init+0xa4>)
 8003dd6:	f7ff ff07 	bl	8003be8 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003dda:	bf00      	nop
 8003ddc:	3740      	adds	r7, #64	@ 0x40
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40020400 	.word	0x40020400
 8003de8:	40003800 	.word	0x40003800

08003dec <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b090      	sub	sp, #64	@ 0x40
 8003df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003df2:	f107 0318 	add.w	r3, r7, #24
 8003df6:	2228      	movs	r2, #40	@ 0x28
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f006 f8f8 	bl	8009ff0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e00:	463b      	mov	r3, r7
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	605a      	str	r2, [r3, #4]
 8003e08:	609a      	str	r2, [r3, #8]
 8003e0a:	60da      	str	r2, [r3, #12]
 8003e0c:	611a      	str	r2, [r3, #16]
 8003e0e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8003e10:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003e14:	f7ff ff14 	bl	8003c40 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003e18:	2002      	movs	r0, #2
 8003e1a:	f7ff fef9 	bl	8003c10 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8003e1e:	2338      	movs	r3, #56	@ 0x38
 8003e20:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003e22:	2302      	movs	r3, #2
 8003e24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003e26:	2303      	movs	r3, #3
 8003e28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8003e32:	2306      	movs	r3, #6
 8003e34:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e36:	463b      	mov	r3, r7
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4813      	ldr	r0, [pc, #76]	@ (8003e88 <MX_SPI3_Init+0x9c>)
 8003e3c:	f005 f981 	bl	8009142 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003e40:	2300      	movs	r3, #0
 8003e42:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003e44:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003e48:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003e52:	2301      	movs	r3, #1
 8003e54:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003e56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003e60:	2300      	movs	r3, #0
 8003e62:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003e64:	2300      	movs	r3, #0
 8003e66:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003e68:	230a      	movs	r3, #10
 8003e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8003e6c:	f107 0318 	add.w	r3, r7, #24
 8003e70:	4619      	mov	r1, r3
 8003e72:	4806      	ldr	r0, [pc, #24]	@ (8003e8c <MX_SPI3_Init+0xa0>)
 8003e74:	f005 fa09 	bl	800928a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8003e78:	2100      	movs	r1, #0
 8003e7a:	4804      	ldr	r0, [pc, #16]	@ (8003e8c <MX_SPI3_Init+0xa0>)
 8003e7c:	f7ff feb4 	bl	8003be8 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003e80:	bf00      	nop
 8003e82:	3740      	adds	r7, #64	@ 0x40
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40020400 	.word	0x40020400
 8003e8c:	40003c00 	.word	0x40003c00

08003e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	607b      	str	r3, [r7, #4]
 8003e9a:	4b10      	ldr	r3, [pc, #64]	@ (8003edc <HAL_MspInit+0x4c>)
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9e:	4a0f      	ldr	r2, [pc, #60]	@ (8003edc <HAL_MspInit+0x4c>)
 8003ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8003edc <HAL_MspInit+0x4c>)
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eae:	607b      	str	r3, [r7, #4]
 8003eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	603b      	str	r3, [r7, #0]
 8003eb6:	4b09      	ldr	r3, [pc, #36]	@ (8003edc <HAL_MspInit+0x4c>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	4a08      	ldr	r2, [pc, #32]	@ (8003edc <HAL_MspInit+0x4c>)
 8003ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ec0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ec2:	4b06      	ldr	r3, [pc, #24]	@ (8003edc <HAL_MspInit+0x4c>)
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	40023800 	.word	0x40023800

08003ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ee4:	bf00      	nop
 8003ee6:	e7fd      	b.n	8003ee4 <NMI_Handler+0x4>

08003ee8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eec:	bf00      	nop
 8003eee:	e7fd      	b.n	8003eec <HardFault_Handler+0x4>

08003ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ef4:	bf00      	nop
 8003ef6:	e7fd      	b.n	8003ef4 <MemManage_Handler+0x4>

08003ef8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003efc:	bf00      	nop
 8003efe:	e7fd      	b.n	8003efc <BusFault_Handler+0x4>

08003f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f04:	bf00      	nop
 8003f06:	e7fd      	b.n	8003f04 <UsageFault_Handler+0x4>

08003f08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f0c:	bf00      	nop
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f16:	b480      	push	{r7}
 8003f18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f1a:	bf00      	nop
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f36:	f000 fd6d 	bl	8004a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f44:	4802      	ldr	r0, [pc, #8]	@ (8003f50 <USART1_IRQHandler+0x10>)
 8003f46:	f004 f85b 	bl	8008000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000638 	.word	0x20000638

08003f54 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003f58:	4802      	ldr	r0, [pc, #8]	@ (8003f64 <UART4_IRQHandler+0x10>)
 8003f5a:	f004 f851 	bl	8008000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003f5e:	bf00      	nop
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	200005a8 	.word	0x200005a8

08003f68 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003f6c:	4802      	ldr	r0, [pc, #8]	@ (8003f78 <UART5_IRQHandler+0x10>)
 8003f6e:	f004 f847 	bl	8008000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	200005f0 	.word	0x200005f0

08003f7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003f80:	4812      	ldr	r0, [pc, #72]	@ (8003fcc <TIM7_IRQHandler+0x50>)
 8003f82:	f003 f8af 	bl	80070e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  static uint8_t tim7_20ms_count = 0;
  static uint8_t tim7_100ms_count = 0;

  tim7_20ms_count++;
 8003f86:	4b12      	ldr	r3, [pc, #72]	@ (8003fd0 <TIM7_IRQHandler+0x54>)
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	4b10      	ldr	r3, [pc, #64]	@ (8003fd0 <TIM7_IRQHandler+0x54>)
 8003f90:	701a      	strb	r2, [r3, #0]
  tim7_100ms_count++;
 8003f92:	4b10      	ldr	r3, [pc, #64]	@ (8003fd4 <TIM7_IRQHandler+0x58>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	3301      	adds	r3, #1
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd4 <TIM7_IRQHandler+0x58>)
 8003f9c:	701a      	strb	r2, [r3, #0]
  if(tim7_20ms_count ==20){
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd0 <TIM7_IRQHandler+0x54>)
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	2b14      	cmp	r3, #20
 8003fa4:	d105      	bne.n	8003fb2 <TIM7_IRQHandler+0x36>
	  tim7_20ms_count = 0;
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd0 <TIM7_IRQHandler+0x54>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	701a      	strb	r2, [r3, #0]
	  tim7_20ms_flag = 1;
 8003fac:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd8 <TIM7_IRQHandler+0x5c>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	701a      	strb	r2, [r3, #0]
  }

  if(tim7_100ms_count==100){
 8003fb2:	4b08      	ldr	r3, [pc, #32]	@ (8003fd4 <TIM7_IRQHandler+0x58>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	2b64      	cmp	r3, #100	@ 0x64
 8003fb8:	d105      	bne.n	8003fc6 <TIM7_IRQHandler+0x4a>
	  tim7_100ms_count = 0;
 8003fba:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <TIM7_IRQHandler+0x58>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	701a      	strb	r2, [r3, #0]
	  tim7_100ms_flag =1;
 8003fc0:	4b06      	ldr	r3, [pc, #24]	@ (8003fdc <TIM7_IRQHandler+0x60>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END TIM7_IRQn 1 */
}
 8003fc6:	bf00      	nop
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	20000560 	.word	0x20000560
 8003fd0:	200004c8 	.word	0x200004c8
 8003fd4:	200004c9 	.word	0x200004c9
 8003fd8:	200004c4 	.word	0x200004c4
 8003fdc:	200004c5 	.word	0x200004c5

08003fe0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003fe4:	4802      	ldr	r0, [pc, #8]	@ (8003ff0 <DMA2_Stream0_IRQHandler+0x10>)
 8003fe6:	f001 fc15 	bl	8005814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003fea:	bf00      	nop
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20000394 	.word	0x20000394

08003ff4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003ff8:	4802      	ldr	r0, [pc, #8]	@ (8004004 <USART6_IRQHandler+0x10>)
 8003ffa:	f004 f801 	bl	8008000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003ffe:	bf00      	nop
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	20000680 	.word	0x20000680

08004008 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  return 1;
 800400c:	2301      	movs	r3, #1
}
 800400e:	4618      	mov	r0, r3
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <_kill>:

int _kill(int pid, int sig)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004022:	f006 f837 	bl	800a094 <__errno>
 8004026:	4603      	mov	r3, r0
 8004028:	2216      	movs	r2, #22
 800402a:	601a      	str	r2, [r3, #0]
  return -1;
 800402c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004030:	4618      	mov	r0, r3
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <_exit>:

void _exit (int status)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004040:	f04f 31ff 	mov.w	r1, #4294967295
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7ff ffe7 	bl	8004018 <_kill>
  while (1) {}    /* Make sure we hang here */
 800404a:	bf00      	nop
 800404c:	e7fd      	b.n	800404a <_exit+0x12>

0800404e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b086      	sub	sp, #24
 8004052:	af00      	add	r7, sp, #0
 8004054:	60f8      	str	r0, [r7, #12]
 8004056:	60b9      	str	r1, [r7, #8]
 8004058:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	e00a      	b.n	8004076 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004060:	f3af 8000 	nop.w
 8004064:	4601      	mov	r1, r0
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	1c5a      	adds	r2, r3, #1
 800406a:	60ba      	str	r2, [r7, #8]
 800406c:	b2ca      	uxtb	r2, r1
 800406e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	3301      	adds	r3, #1
 8004074:	617b      	str	r3, [r7, #20]
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	429a      	cmp	r2, r3
 800407c:	dbf0      	blt.n	8004060 <_read+0x12>
  }

  return len;
 800407e:	687b      	ldr	r3, [r7, #4]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004094:	4618      	mov	r0, r3
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040b0:	605a      	str	r2, [r3, #4]
  return 0;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <_isatty>:

int _isatty(int file)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040c8:	2301      	movs	r3, #1
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b085      	sub	sp, #20
 80040da:	af00      	add	r7, sp, #0
 80040dc:	60f8      	str	r0, [r7, #12]
 80040de:	60b9      	str	r1, [r7, #8]
 80040e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040f8:	4a14      	ldr	r2, [pc, #80]	@ (800414c <_sbrk+0x5c>)
 80040fa:	4b15      	ldr	r3, [pc, #84]	@ (8004150 <_sbrk+0x60>)
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004104:	4b13      	ldr	r3, [pc, #76]	@ (8004154 <_sbrk+0x64>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d102      	bne.n	8004112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800410c:	4b11      	ldr	r3, [pc, #68]	@ (8004154 <_sbrk+0x64>)
 800410e:	4a12      	ldr	r2, [pc, #72]	@ (8004158 <_sbrk+0x68>)
 8004110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004112:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <_sbrk+0x64>)
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4413      	add	r3, r2
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	429a      	cmp	r2, r3
 800411e:	d207      	bcs.n	8004130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004120:	f005 ffb8 	bl	800a094 <__errno>
 8004124:	4603      	mov	r3, r0
 8004126:	220c      	movs	r2, #12
 8004128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800412a:	f04f 33ff 	mov.w	r3, #4294967295
 800412e:	e009      	b.n	8004144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004130:	4b08      	ldr	r3, [pc, #32]	@ (8004154 <_sbrk+0x64>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004136:	4b07      	ldr	r3, [pc, #28]	@ (8004154 <_sbrk+0x64>)
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4413      	add	r3, r2
 800413e:	4a05      	ldr	r2, [pc, #20]	@ (8004154 <_sbrk+0x64>)
 8004140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004142:	68fb      	ldr	r3, [r7, #12]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	20020000 	.word	0x20020000
 8004150:	00000400 	.word	0x00000400
 8004154:	200004cc 	.word	0x200004cc
 8004158:	20000818 	.word	0x20000818

0800415c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004160:	4b06      	ldr	r3, [pc, #24]	@ (800417c <SystemInit+0x20>)
 8004162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004166:	4a05      	ldr	r2, [pc, #20]	@ (800417c <SystemInit+0x20>)
 8004168:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800416c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004170:	bf00      	nop
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	e000ed00 	.word	0xe000ed00

08004180 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08e      	sub	sp, #56	@ 0x38
 8004184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004186:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800418a:	2200      	movs	r2, #0
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	605a      	str	r2, [r3, #4]
 8004190:	609a      	str	r2, [r3, #8]
 8004192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004194:	f107 0320 	add.w	r3, r7, #32
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800419e:	1d3b      	adds	r3, r7, #4
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	605a      	str	r2, [r3, #4]
 80041a6:	609a      	str	r2, [r3, #8]
 80041a8:	60da      	str	r2, [r3, #12]
 80041aa:	611a      	str	r2, [r3, #16]
 80041ac:	615a      	str	r2, [r3, #20]
 80041ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041b2:	4a2d      	ldr	r2, [pc, #180]	@ (8004268 <MX_TIM3_Init+0xe8>)
 80041b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 80041b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80041bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041be:	4b29      	ldr	r3, [pc, #164]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21-1;
 80041c4:	4b27      	ldr	r3, [pc, #156]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041c6:	2214      	movs	r2, #20
 80041c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ca:	4b26      	ldr	r3, [pc, #152]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041d0:	4b24      	ldr	r3, [pc, #144]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041d2:	2280      	movs	r2, #128	@ 0x80
 80041d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80041d6:	4823      	ldr	r0, [pc, #140]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041d8:	f002 fd32 	bl	8006c40 <HAL_TIM_Base_Init>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80041e2:	f7ff fcfb 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80041ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80041f0:	4619      	mov	r1, r3
 80041f2:	481c      	ldr	r0, [pc, #112]	@ (8004264 <MX_TIM3_Init+0xe4>)
 80041f4:	f003 f928 	bl	8007448 <HAL_TIM_ConfigClockSource>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80041fe:	f7ff fced 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004202:	4818      	ldr	r0, [pc, #96]	@ (8004264 <MX_TIM3_Init+0xe4>)
 8004204:	f002 fddc 	bl	8006dc0 <HAL_TIM_PWM_Init>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800420e:	f7ff fce5 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004212:	2300      	movs	r3, #0
 8004214:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004216:	2300      	movs	r3, #0
 8004218:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800421a:	f107 0320 	add.w	r3, r7, #32
 800421e:	4619      	mov	r1, r3
 8004220:	4810      	ldr	r0, [pc, #64]	@ (8004264 <MX_TIM3_Init+0xe4>)
 8004222:	f003 fd27 	bl	8007c74 <HAL_TIMEx_MasterConfigSynchronization>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800422c:	f7ff fcd6 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004230:	2360      	movs	r3, #96	@ 0x60
 8004232:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11-1;
 8004234:	230a      	movs	r3, #10
 8004236:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004238:	2300      	movs	r3, #0
 800423a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800423c:	2304      	movs	r3, #4
 800423e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004240:	1d3b      	adds	r3, r7, #4
 8004242:	220c      	movs	r2, #12
 8004244:	4619      	mov	r1, r3
 8004246:	4807      	ldr	r0, [pc, #28]	@ (8004264 <MX_TIM3_Init+0xe4>)
 8004248:	f003 f83c 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8004252:	f7ff fcc3 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004256:	4803      	ldr	r0, [pc, #12]	@ (8004264 <MX_TIM3_Init+0xe4>)
 8004258:	f000 f92e 	bl	80044b8 <HAL_TIM_MspPostInit>

}
 800425c:	bf00      	nop
 800425e:	3738      	adds	r7, #56	@ 0x38
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	200004d0 	.word	0x200004d0
 8004268:	40000400 	.word	0x40000400

0800426c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08e      	sub	sp, #56	@ 0x38
 8004270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004272:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]
 800427a:	605a      	str	r2, [r3, #4]
 800427c:	609a      	str	r2, [r3, #8]
 800427e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004280:	f107 0320 	add.w	r3, r7, #32
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800428a:	1d3b      	adds	r3, r7, #4
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	605a      	str	r2, [r3, #4]
 8004292:	609a      	str	r2, [r3, #8]
 8004294:	60da      	str	r2, [r3, #12]
 8004296:	611a      	str	r2, [r3, #16]
 8004298:	615a      	str	r2, [r3, #20]
 800429a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800429c:	4b3f      	ldr	r3, [pc, #252]	@ (800439c <MX_TIM5_Init+0x130>)
 800429e:	4a40      	ldr	r2, [pc, #256]	@ (80043a0 <MX_TIM5_Init+0x134>)
 80042a0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80042a2:	4b3e      	ldr	r3, [pc, #248]	@ (800439c <MX_TIM5_Init+0x130>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042a8:	4b3c      	ldr	r3, [pc, #240]	@ (800439c <MX_TIM5_Init+0x130>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 42000-1;
 80042ae:	4b3b      	ldr	r3, [pc, #236]	@ (800439c <MX_TIM5_Init+0x130>)
 80042b0:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80042b4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042b6:	4b39      	ldr	r3, [pc, #228]	@ (800439c <MX_TIM5_Init+0x130>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80042bc:	4b37      	ldr	r3, [pc, #220]	@ (800439c <MX_TIM5_Init+0x130>)
 80042be:	2280      	movs	r2, #128	@ 0x80
 80042c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80042c2:	4836      	ldr	r0, [pc, #216]	@ (800439c <MX_TIM5_Init+0x130>)
 80042c4:	f002 fcbc 	bl	8006c40 <HAL_TIM_Base_Init>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80042ce:	f7ff fc85 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80042d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80042dc:	4619      	mov	r1, r3
 80042de:	482f      	ldr	r0, [pc, #188]	@ (800439c <MX_TIM5_Init+0x130>)
 80042e0:	f003 f8b2 	bl	8007448 <HAL_TIM_ConfigClockSource>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80042ea:	f7ff fc77 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80042ee:	482b      	ldr	r0, [pc, #172]	@ (800439c <MX_TIM5_Init+0x130>)
 80042f0:	f002 fd66 	bl	8006dc0 <HAL_TIM_PWM_Init>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80042fa:	f7ff fc6f 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042fe:	2300      	movs	r3, #0
 8004300:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004302:	2300      	movs	r3, #0
 8004304:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004306:	f107 0320 	add.w	r3, r7, #32
 800430a:	4619      	mov	r1, r3
 800430c:	4823      	ldr	r0, [pc, #140]	@ (800439c <MX_TIM5_Init+0x130>)
 800430e:	f003 fcb1 	bl	8007c74 <HAL_TIMEx_MasterConfigSynchronization>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8004318:	f7ff fc60 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800431c:	2360      	movs	r3, #96	@ 0x60
 800431e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004328:	2304      	movs	r3, #4
 800432a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800432c:	1d3b      	adds	r3, r7, #4
 800432e:	2200      	movs	r2, #0
 8004330:	4619      	mov	r1, r3
 8004332:	481a      	ldr	r0, [pc, #104]	@ (800439c <MX_TIM5_Init+0x130>)
 8004334:	f002 ffc6 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800433e:	f7ff fc4d 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004342:	1d3b      	adds	r3, r7, #4
 8004344:	2204      	movs	r2, #4
 8004346:	4619      	mov	r1, r3
 8004348:	4814      	ldr	r0, [pc, #80]	@ (800439c <MX_TIM5_Init+0x130>)
 800434a:	f002 ffbb 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8004354:	f7ff fc42 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.Pulse = 31500-1;
 8004358:	f647 330b 	movw	r3, #31499	@ 0x7b0b
 800435c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800435e:	1d3b      	adds	r3, r7, #4
 8004360:	2208      	movs	r2, #8
 8004362:	4619      	mov	r1, r3
 8004364:	480d      	ldr	r0, [pc, #52]	@ (800439c <MX_TIM5_Init+0x130>)
 8004366:	f002 ffad 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <MX_TIM5_Init+0x108>
  {
    Error_Handler();
 8004370:	f7ff fc34 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8004374:	2300      	movs	r3, #0
 8004376:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004378:	1d3b      	adds	r3, r7, #4
 800437a:	220c      	movs	r2, #12
 800437c:	4619      	mov	r1, r3
 800437e:	4807      	ldr	r0, [pc, #28]	@ (800439c <MX_TIM5_Init+0x130>)
 8004380:	f002 ffa0 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <MX_TIM5_Init+0x122>
  {
    Error_Handler();
 800438a:	f7ff fc27 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800438e:	4803      	ldr	r0, [pc, #12]	@ (800439c <MX_TIM5_Init+0x130>)
 8004390:	f000 f892 	bl	80044b8 <HAL_TIM_MspPostInit>

}
 8004394:	bf00      	nop
 8004396:	3738      	adds	r7, #56	@ 0x38
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000518 	.word	0x20000518
 80043a0:	40000c00 	.word	0x40000c00

080043a4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043aa:	463b      	mov	r3, r7
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80043b2:	4b15      	ldr	r3, [pc, #84]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043b4:	4a15      	ldr	r2, [pc, #84]	@ (800440c <MX_TIM7_Init+0x68>)
 80043b6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 42000-1;
 80043b8:	4b13      	ldr	r3, [pc, #76]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043ba:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80043be:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043c0:	4b11      	ldr	r3, [pc, #68]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2-1;
 80043c6:	4b10      	ldr	r3, [pc, #64]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043c8:	2201      	movs	r2, #1
 80043ca:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80043cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043ce:	2280      	movs	r2, #128	@ 0x80
 80043d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80043d2:	480d      	ldr	r0, [pc, #52]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043d4:	f002 fc34 	bl	8006c40 <HAL_TIM_Base_Init>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80043de:	f7ff fbfd 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043e2:	2300      	movs	r3, #0
 80043e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043e6:	2300      	movs	r3, #0
 80043e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80043ea:	463b      	mov	r3, r7
 80043ec:	4619      	mov	r1, r3
 80043ee:	4806      	ldr	r0, [pc, #24]	@ (8004408 <MX_TIM7_Init+0x64>)
 80043f0:	f003 fc40 	bl	8007c74 <HAL_TIMEx_MasterConfigSynchronization>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80043fa:	f7ff fbef 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	20000560 	.word	0x20000560
 800440c:	40001400 	.word	0x40001400

08004410 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a22      	ldr	r2, [pc, #136]	@ (80044a8 <HAL_TIM_Base_MspInit+0x98>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d10e      	bne.n	8004440 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	4b21      	ldr	r3, [pc, #132]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 8004428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442a:	4a20      	ldr	r2, [pc, #128]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 800442c:	f043 0302 	orr.w	r3, r3, #2
 8004430:	6413      	str	r3, [r2, #64]	@ 0x40
 8004432:	4b1e      	ldr	r3, [pc, #120]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800443e:	e02e      	b.n	800449e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM5)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a1a      	ldr	r2, [pc, #104]	@ (80044b0 <HAL_TIM_Base_MspInit+0xa0>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d10e      	bne.n	8004468 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800444a:	2300      	movs	r3, #0
 800444c:	613b      	str	r3, [r7, #16]
 800444e:	4b17      	ldr	r3, [pc, #92]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	4a16      	ldr	r2, [pc, #88]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 8004454:	f043 0308 	orr.w	r3, r3, #8
 8004458:	6413      	str	r3, [r2, #64]	@ 0x40
 800445a:	4b14      	ldr	r3, [pc, #80]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	613b      	str	r3, [r7, #16]
 8004464:	693b      	ldr	r3, [r7, #16]
}
 8004466:	e01a      	b.n	800449e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM7)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a11      	ldr	r2, [pc, #68]	@ (80044b4 <HAL_TIM_Base_MspInit+0xa4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d115      	bne.n	800449e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	4b0d      	ldr	r3, [pc, #52]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	4a0c      	ldr	r2, [pc, #48]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 800447c:	f043 0320 	orr.w	r3, r3, #32
 8004480:	6413      	str	r3, [r2, #64]	@ 0x40
 8004482:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <HAL_TIM_Base_MspInit+0x9c>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004486:	f003 0320 	and.w	r3, r3, #32
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800448e:	2200      	movs	r2, #0
 8004490:	2100      	movs	r1, #0
 8004492:	2037      	movs	r0, #55	@ 0x37
 8004494:	f000 ffef 	bl	8005476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004498:	2037      	movs	r0, #55	@ 0x37
 800449a:	f001 f808 	bl	80054ae <HAL_NVIC_EnableIRQ>
}
 800449e:	bf00      	nop
 80044a0:	3718      	adds	r7, #24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40000400 	.word	0x40000400
 80044ac:	40023800 	.word	0x40023800
 80044b0:	40000c00 	.word	0x40000c00
 80044b4:	40001400 	.word	0x40001400

080044b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b08a      	sub	sp, #40	@ 0x28
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c0:	f107 0314 	add.w	r3, r7, #20
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a24      	ldr	r2, [pc, #144]	@ (8004568 <HAL_TIM_MspPostInit+0xb0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d11e      	bne.n	8004518 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044da:	2300      	movs	r3, #0
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	4b23      	ldr	r3, [pc, #140]	@ (800456c <HAL_TIM_MspPostInit+0xb4>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e2:	4a22      	ldr	r2, [pc, #136]	@ (800456c <HAL_TIM_MspPostInit+0xb4>)
 80044e4:	f043 0302 	orr.w	r3, r3, #2
 80044e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044ea:	4b20      	ldr	r3, [pc, #128]	@ (800456c <HAL_TIM_MspPostInit+0xb4>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80044f6:	2302      	movs	r3, #2
 80044f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fa:	2302      	movs	r3, #2
 80044fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044fe:	2300      	movs	r3, #0
 8004500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004502:	2300      	movs	r3, #0
 8004504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004506:	2302      	movs	r3, #2
 8004508:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800450a:	f107 0314 	add.w	r3, r7, #20
 800450e:	4619      	mov	r1, r3
 8004510:	4817      	ldr	r0, [pc, #92]	@ (8004570 <HAL_TIM_MspPostInit+0xb8>)
 8004512:	f001 fbe9 	bl	8005ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004516:	e022      	b.n	800455e <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a15      	ldr	r2, [pc, #84]	@ (8004574 <HAL_TIM_MspPostInit+0xbc>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d11d      	bne.n	800455e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004522:	2300      	movs	r3, #0
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	4b11      	ldr	r3, [pc, #68]	@ (800456c <HAL_TIM_MspPostInit+0xb4>)
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	4a10      	ldr	r2, [pc, #64]	@ (800456c <HAL_TIM_MspPostInit+0xb4>)
 800452c:	f043 0301 	orr.w	r3, r3, #1
 8004530:	6313      	str	r3, [r2, #48]	@ 0x30
 8004532:	4b0e      	ldr	r3, [pc, #56]	@ (800456c <HAL_TIM_MspPostInit+0xb4>)
 8004534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	60fb      	str	r3, [r7, #12]
 800453c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800453e:	230f      	movs	r3, #15
 8004540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004542:	2302      	movs	r3, #2
 8004544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800454a:	2300      	movs	r3, #0
 800454c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800454e:	2302      	movs	r3, #2
 8004550:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004552:	f107 0314 	add.w	r3, r7, #20
 8004556:	4619      	mov	r1, r3
 8004558:	4807      	ldr	r0, [pc, #28]	@ (8004578 <HAL_TIM_MspPostInit+0xc0>)
 800455a:	f001 fbc5 	bl	8005ce8 <HAL_GPIO_Init>
}
 800455e:	bf00      	nop
 8004560:	3728      	adds	r7, #40	@ 0x28
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40000400 	.word	0x40000400
 800456c:	40023800 	.word	0x40023800
 8004570:	40020400 	.word	0x40020400
 8004574:	40000c00 	.word	0x40000c00
 8004578:	40020000 	.word	0x40020000

0800457c <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004580:	4b11      	ldr	r3, [pc, #68]	@ (80045c8 <MX_UART4_Init+0x4c>)
 8004582:	4a12      	ldr	r2, [pc, #72]	@ (80045cc <MX_UART4_Init+0x50>)
 8004584:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004586:	4b10      	ldr	r3, [pc, #64]	@ (80045c8 <MX_UART4_Init+0x4c>)
 8004588:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800458c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800458e:	4b0e      	ldr	r3, [pc, #56]	@ (80045c8 <MX_UART4_Init+0x4c>)
 8004590:	2200      	movs	r2, #0
 8004592:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004594:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <MX_UART4_Init+0x4c>)
 8004596:	2200      	movs	r2, #0
 8004598:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800459a:	4b0b      	ldr	r3, [pc, #44]	@ (80045c8 <MX_UART4_Init+0x4c>)
 800459c:	2200      	movs	r2, #0
 800459e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80045a0:	4b09      	ldr	r3, [pc, #36]	@ (80045c8 <MX_UART4_Init+0x4c>)
 80045a2:	220c      	movs	r2, #12
 80045a4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045a6:	4b08      	ldr	r3, [pc, #32]	@ (80045c8 <MX_UART4_Init+0x4c>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80045ac:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <MX_UART4_Init+0x4c>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80045b2:	4805      	ldr	r0, [pc, #20]	@ (80045c8 <MX_UART4_Init+0x4c>)
 80045b4:	f003 fbee 	bl	8007d94 <HAL_UART_Init>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80045be:	f7ff fb0d 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80045c2:	bf00      	nop
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	200005a8 	.word	0x200005a8
 80045cc:	40004c00 	.word	0x40004c00

080045d0 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80045d4:	4b11      	ldr	r3, [pc, #68]	@ (800461c <MX_UART5_Init+0x4c>)
 80045d6:	4a12      	ldr	r2, [pc, #72]	@ (8004620 <MX_UART5_Init+0x50>)
 80045d8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80045da:	4b10      	ldr	r3, [pc, #64]	@ (800461c <MX_UART5_Init+0x4c>)
 80045dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80045e0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80045e2:	4b0e      	ldr	r3, [pc, #56]	@ (800461c <MX_UART5_Init+0x4c>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80045e8:	4b0c      	ldr	r3, [pc, #48]	@ (800461c <MX_UART5_Init+0x4c>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80045ee:	4b0b      	ldr	r3, [pc, #44]	@ (800461c <MX_UART5_Init+0x4c>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_RX;
 80045f4:	4b09      	ldr	r3, [pc, #36]	@ (800461c <MX_UART5_Init+0x4c>)
 80045f6:	2204      	movs	r2, #4
 80045f8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045fa:	4b08      	ldr	r3, [pc, #32]	@ (800461c <MX_UART5_Init+0x4c>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8004600:	4b06      	ldr	r3, [pc, #24]	@ (800461c <MX_UART5_Init+0x4c>)
 8004602:	2200      	movs	r2, #0
 8004604:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004606:	4805      	ldr	r0, [pc, #20]	@ (800461c <MX_UART5_Init+0x4c>)
 8004608:	f003 fbc4 	bl	8007d94 <HAL_UART_Init>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8004612:	f7ff fae3 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004616:	bf00      	nop
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	200005f0 	.word	0x200005f0
 8004620:	40005000 	.word	0x40005000

08004624 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004628:	4b11      	ldr	r3, [pc, #68]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 800462a:	4a12      	ldr	r2, [pc, #72]	@ (8004674 <MX_USART1_UART_Init+0x50>)
 800462c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800462e:	4b10      	ldr	r3, [pc, #64]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 8004630:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004634:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004636:	4b0e      	ldr	r3, [pc, #56]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 8004638:	2200      	movs	r2, #0
 800463a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800463c:	4b0c      	ldr	r3, [pc, #48]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 800463e:	2200      	movs	r2, #0
 8004640:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004642:	4b0b      	ldr	r3, [pc, #44]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 8004644:	2200      	movs	r2, #0
 8004646:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004648:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 800464a:	220c      	movs	r2, #12
 800464c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800464e:	4b08      	ldr	r3, [pc, #32]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 8004650:	2200      	movs	r2, #0
 8004652:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004654:	4b06      	ldr	r3, [pc, #24]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 8004656:	2200      	movs	r2, #0
 8004658:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800465a:	4805      	ldr	r0, [pc, #20]	@ (8004670 <MX_USART1_UART_Init+0x4c>)
 800465c:	f003 fb9a 	bl	8007d94 <HAL_UART_Init>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004666:	f7ff fab9 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800466a:	bf00      	nop
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	20000638 	.word	0x20000638
 8004674:	40011000 	.word	0x40011000

08004678 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800467c:	4b11      	ldr	r3, [pc, #68]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 800467e:	4a12      	ldr	r2, [pc, #72]	@ (80046c8 <MX_USART6_UART_Init+0x50>)
 8004680:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004682:	4b10      	ldr	r3, [pc, #64]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 8004684:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004688:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800468a:	4b0e      	ldr	r3, [pc, #56]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 800468c:	2200      	movs	r2, #0
 800468e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004690:	4b0c      	ldr	r3, [pc, #48]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 8004692:	2200      	movs	r2, #0
 8004694:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004696:	4b0b      	ldr	r3, [pc, #44]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 8004698:	2200      	movs	r2, #0
 800469a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800469c:	4b09      	ldr	r3, [pc, #36]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 800469e:	220c      	movs	r2, #12
 80046a0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046a2:	4b08      	ldr	r3, [pc, #32]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80046a8:	4b06      	ldr	r3, [pc, #24]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80046ae:	4805      	ldr	r0, [pc, #20]	@ (80046c4 <MX_USART6_UART_Init+0x4c>)
 80046b0:	f003 fb70 	bl	8007d94 <HAL_UART_Init>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80046ba:	f7ff fa8f 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20000680 	.word	0x20000680
 80046c8:	40011400 	.word	0x40011400

080046cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b090      	sub	sp, #64	@ 0x40
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]
 80046dc:	605a      	str	r2, [r3, #4]
 80046de:	609a      	str	r2, [r3, #8]
 80046e0:	60da      	str	r2, [r3, #12]
 80046e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a84      	ldr	r2, [pc, #528]	@ (80048fc <HAL_UART_MspInit+0x230>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d135      	bne.n	800475a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80046ee:	2300      	movs	r3, #0
 80046f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046f2:	4b83      	ldr	r3, [pc, #524]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80046f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f6:	4a82      	ldr	r2, [pc, #520]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80046f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80046fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80046fe:	4b80      	ldr	r3, [pc, #512]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004706:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004708:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800470a:	2300      	movs	r3, #0
 800470c:	627b      	str	r3, [r7, #36]	@ 0x24
 800470e:	4b7c      	ldr	r3, [pc, #496]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004712:	4a7b      	ldr	r2, [pc, #492]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004714:	f043 0304 	orr.w	r3, r3, #4
 8004718:	6313      	str	r3, [r2, #48]	@ 0x30
 800471a:	4b79      	ldr	r3, [pc, #484]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800471c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471e:	f003 0304 	and.w	r3, r3, #4
 8004722:	627b      	str	r3, [r7, #36]	@ 0x24
 8004724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8004726:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800472a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800472c:	2302      	movs	r3, #2
 800472e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004730:	2300      	movs	r3, #0
 8004732:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004734:	2303      	movs	r3, #3
 8004736:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004738:	2308      	movs	r3, #8
 800473a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800473c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004740:	4619      	mov	r1, r3
 8004742:	4870      	ldr	r0, [pc, #448]	@ (8004904 <HAL_UART_MspInit+0x238>)
 8004744:	f001 fad0 	bl	8005ce8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004748:	2200      	movs	r2, #0
 800474a:	2100      	movs	r1, #0
 800474c:	2034      	movs	r0, #52	@ 0x34
 800474e:	f000 fe92 	bl	8005476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004752:	2034      	movs	r0, #52	@ 0x34
 8004754:	f000 feab 	bl	80054ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004758:	e0cc      	b.n	80048f4 <HAL_UART_MspInit+0x228>
  else if(uartHandle->Instance==UART5)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a6a      	ldr	r2, [pc, #424]	@ (8004908 <HAL_UART_MspInit+0x23c>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d153      	bne.n	800480c <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004764:	2300      	movs	r3, #0
 8004766:	623b      	str	r3, [r7, #32]
 8004768:	4b65      	ldr	r3, [pc, #404]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800476a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476c:	4a64      	ldr	r2, [pc, #400]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800476e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004772:	6413      	str	r3, [r2, #64]	@ 0x40
 8004774:	4b62      	ldr	r3, [pc, #392]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004778:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800477c:	623b      	str	r3, [r7, #32]
 800477e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004780:	2300      	movs	r3, #0
 8004782:	61fb      	str	r3, [r7, #28]
 8004784:	4b5e      	ldr	r3, [pc, #376]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004788:	4a5d      	ldr	r2, [pc, #372]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800478a:	f043 0304 	orr.w	r3, r3, #4
 800478e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004790:	4b5b      	ldr	r3, [pc, #364]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800479c:	2300      	movs	r3, #0
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	4b57      	ldr	r3, [pc, #348]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80047a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a4:	4a56      	ldr	r2, [pc, #344]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80047a6:	f043 0308 	orr.w	r3, r3, #8
 80047aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80047ac:	4b54      	ldr	r3, [pc, #336]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80047ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b0:	f003 0308 	and.w	r3, r3, #8
 80047b4:	61bb      	str	r3, [r7, #24]
 80047b6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80047b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047be:	2302      	movs	r3, #2
 80047c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c2:	2300      	movs	r3, #0
 80047c4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047c6:	2303      	movs	r3, #3
 80047c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80047ca:	2308      	movs	r3, #8
 80047cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80047d2:	4619      	mov	r1, r3
 80047d4:	484b      	ldr	r0, [pc, #300]	@ (8004904 <HAL_UART_MspInit+0x238>)
 80047d6:	f001 fa87 	bl	8005ce8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80047da:	2304      	movs	r3, #4
 80047dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047de:	2302      	movs	r3, #2
 80047e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e2:	2300      	movs	r3, #0
 80047e4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047e6:	2303      	movs	r3, #3
 80047e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80047ea:	2308      	movs	r3, #8
 80047ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80047f2:	4619      	mov	r1, r3
 80047f4:	4845      	ldr	r0, [pc, #276]	@ (800490c <HAL_UART_MspInit+0x240>)
 80047f6:	f001 fa77 	bl	8005ce8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80047fa:	2200      	movs	r2, #0
 80047fc:	2100      	movs	r1, #0
 80047fe:	2035      	movs	r0, #53	@ 0x35
 8004800:	f000 fe39 	bl	8005476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004804:	2035      	movs	r0, #53	@ 0x35
 8004806:	f000 fe52 	bl	80054ae <HAL_NVIC_EnableIRQ>
}
 800480a:	e073      	b.n	80048f4 <HAL_UART_MspInit+0x228>
  else if(uartHandle->Instance==USART1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a3f      	ldr	r2, [pc, #252]	@ (8004910 <HAL_UART_MspInit+0x244>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d135      	bne.n	8004882 <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	4b39      	ldr	r3, [pc, #228]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	4a38      	ldr	r2, [pc, #224]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004820:	f043 0310 	orr.w	r3, r3, #16
 8004824:	6453      	str	r3, [r2, #68]	@ 0x44
 8004826:	4b36      	ldr	r3, [pc, #216]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482a:	f003 0310 	and.w	r3, r3, #16
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004832:	2300      	movs	r3, #0
 8004834:	613b      	str	r3, [r7, #16]
 8004836:	4b32      	ldr	r3, [pc, #200]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483a:	4a31      	ldr	r2, [pc, #196]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	6313      	str	r3, [r2, #48]	@ 0x30
 8004842:	4b2f      	ldr	r3, [pc, #188]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	613b      	str	r3, [r7, #16]
 800484c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800484e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004852:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004854:	2302      	movs	r3, #2
 8004856:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	2300      	movs	r3, #0
 800485a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800485c:	2303      	movs	r3, #3
 800485e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004860:	2307      	movs	r3, #7
 8004862:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004864:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004868:	4619      	mov	r1, r3
 800486a:	482a      	ldr	r0, [pc, #168]	@ (8004914 <HAL_UART_MspInit+0x248>)
 800486c:	f001 fa3c 	bl	8005ce8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004870:	2200      	movs	r2, #0
 8004872:	2100      	movs	r1, #0
 8004874:	2025      	movs	r0, #37	@ 0x25
 8004876:	f000 fdfe 	bl	8005476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800487a:	2025      	movs	r0, #37	@ 0x25
 800487c:	f000 fe17 	bl	80054ae <HAL_NVIC_EnableIRQ>
}
 8004880:	e038      	b.n	80048f4 <HAL_UART_MspInit+0x228>
  else if(uartHandle->Instance==USART6)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a24      	ldr	r2, [pc, #144]	@ (8004918 <HAL_UART_MspInit+0x24c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d133      	bne.n	80048f4 <HAL_UART_MspInit+0x228>
    __HAL_RCC_USART6_CLK_ENABLE();
 800488c:	2300      	movs	r3, #0
 800488e:	60fb      	str	r3, [r7, #12]
 8004890:	4b1b      	ldr	r3, [pc, #108]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004894:	4a1a      	ldr	r2, [pc, #104]	@ (8004900 <HAL_UART_MspInit+0x234>)
 8004896:	f043 0320 	orr.w	r3, r3, #32
 800489a:	6453      	str	r3, [r2, #68]	@ 0x44
 800489c:	4b18      	ldr	r3, [pc, #96]	@ (8004900 <HAL_UART_MspInit+0x234>)
 800489e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a0:	f003 0320 	and.w	r3, r3, #32
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048a8:	2300      	movs	r3, #0
 80048aa:	60bb      	str	r3, [r7, #8]
 80048ac:	4b14      	ldr	r3, [pc, #80]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80048ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b0:	4a13      	ldr	r2, [pc, #76]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80048b2:	f043 0304 	orr.w	r3, r3, #4
 80048b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80048b8:	4b11      	ldr	r3, [pc, #68]	@ (8004900 <HAL_UART_MspInit+0x234>)
 80048ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048bc:	f003 0304 	and.w	r3, r3, #4
 80048c0:	60bb      	str	r3, [r7, #8]
 80048c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048c4:	23c0      	movs	r3, #192	@ 0xc0
 80048c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048c8:	2302      	movs	r3, #2
 80048ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048cc:	2300      	movs	r3, #0
 80048ce:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048d0:	2303      	movs	r3, #3
 80048d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80048d4:	2308      	movs	r3, #8
 80048d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80048dc:	4619      	mov	r1, r3
 80048de:	4809      	ldr	r0, [pc, #36]	@ (8004904 <HAL_UART_MspInit+0x238>)
 80048e0:	f001 fa02 	bl	8005ce8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80048e4:	2200      	movs	r2, #0
 80048e6:	2100      	movs	r1, #0
 80048e8:	2047      	movs	r0, #71	@ 0x47
 80048ea:	f000 fdc4 	bl	8005476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80048ee:	2047      	movs	r0, #71	@ 0x47
 80048f0:	f000 fddd 	bl	80054ae <HAL_NVIC_EnableIRQ>
}
 80048f4:	bf00      	nop
 80048f6:	3740      	adds	r7, #64	@ 0x40
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40004c00 	.word	0x40004c00
 8004900:	40023800 	.word	0x40023800
 8004904:	40020800 	.word	0x40020800
 8004908:	40005000 	.word	0x40005000
 800490c:	40020c00 	.word	0x40020c00
 8004910:	40011000 	.word	0x40011000
 8004914:	40020000 	.word	0x40020000
 8004918:	40011400 	.word	0x40011400

0800491c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800491c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004954 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004920:	f7ff fc1c 	bl	800415c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004924:	480c      	ldr	r0, [pc, #48]	@ (8004958 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004926:	490d      	ldr	r1, [pc, #52]	@ (800495c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004928:	4a0d      	ldr	r2, [pc, #52]	@ (8004960 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800492a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800492c:	e002      	b.n	8004934 <LoopCopyDataInit>

0800492e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800492e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004932:	3304      	adds	r3, #4

08004934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004938:	d3f9      	bcc.n	800492e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800493a:	4a0a      	ldr	r2, [pc, #40]	@ (8004964 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800493c:	4c0a      	ldr	r4, [pc, #40]	@ (8004968 <LoopFillZerobss+0x22>)
  movs r3, #0
 800493e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004940:	e001      	b.n	8004946 <LoopFillZerobss>

08004942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004944:	3204      	adds	r2, #4

08004946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004948:	d3fb      	bcc.n	8004942 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800494a:	f005 fba9 	bl	800a0a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800494e:	f7fe fb69 	bl	8003024 <main>
  bx  lr    
 8004952:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004954:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800495c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004960:	0800d0d0 	.word	0x0800d0d0
  ldr r2, =_sbss
 8004964:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004968:	20000818 	.word	0x20000818

0800496c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800496c:	e7fe      	b.n	800496c <ADC_IRQHandler>
	...

08004970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004974:	4b0e      	ldr	r3, [pc, #56]	@ (80049b0 <HAL_Init+0x40>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a0d      	ldr	r2, [pc, #52]	@ (80049b0 <HAL_Init+0x40>)
 800497a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800497e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004980:	4b0b      	ldr	r3, [pc, #44]	@ (80049b0 <HAL_Init+0x40>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a0a      	ldr	r2, [pc, #40]	@ (80049b0 <HAL_Init+0x40>)
 8004986:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800498a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800498c:	4b08      	ldr	r3, [pc, #32]	@ (80049b0 <HAL_Init+0x40>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a07      	ldr	r2, [pc, #28]	@ (80049b0 <HAL_Init+0x40>)
 8004992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004998:	2003      	movs	r0, #3
 800499a:	f000 fd61 	bl	8005460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800499e:	200f      	movs	r0, #15
 80049a0:	f000 f808 	bl	80049b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049a4:	f7ff fa74 	bl	8003e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40023c00 	.word	0x40023c00

080049b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049bc:	4b12      	ldr	r3, [pc, #72]	@ (8004a08 <HAL_InitTick+0x54>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	4b12      	ldr	r3, [pc, #72]	@ (8004a0c <HAL_InitTick+0x58>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	4619      	mov	r1, r3
 80049c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80049ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 fd79 	bl	80054ca <HAL_SYSTICK_Config>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e00e      	b.n	8004a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b0f      	cmp	r3, #15
 80049e6:	d80a      	bhi.n	80049fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049e8:	2200      	movs	r2, #0
 80049ea:	6879      	ldr	r1, [r7, #4]
 80049ec:	f04f 30ff 	mov.w	r0, #4294967295
 80049f0:	f000 fd41 	bl	8005476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80049f4:	4a06      	ldr	r2, [pc, #24]	@ (8004a10 <HAL_InitTick+0x5c>)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
 80049fc:	e000      	b.n	8004a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3708      	adds	r7, #8
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	20000004 	.word	0x20000004
 8004a0c:	2000000c 	.word	0x2000000c
 8004a10:	20000008 	.word	0x20000008

08004a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a14:	b480      	push	{r7}
 8004a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a18:	4b06      	ldr	r3, [pc, #24]	@ (8004a34 <HAL_IncTick+0x20>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4b06      	ldr	r3, [pc, #24]	@ (8004a38 <HAL_IncTick+0x24>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4413      	add	r3, r2
 8004a24:	4a04      	ldr	r2, [pc, #16]	@ (8004a38 <HAL_IncTick+0x24>)
 8004a26:	6013      	str	r3, [r2, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	2000000c 	.word	0x2000000c
 8004a38:	200006c8 	.word	0x200006c8

08004a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a40:	4b03      	ldr	r3, [pc, #12]	@ (8004a50 <HAL_GetTick+0x14>)
 8004a42:	681b      	ldr	r3, [r3, #0]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	200006c8 	.word	0x200006c8

08004a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a5c:	f7ff ffee 	bl	8004a3c <HAL_GetTick>
 8004a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6c:	d005      	beq.n	8004a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a98 <HAL_Delay+0x44>)
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	4413      	add	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a7a:	bf00      	nop
 8004a7c:	f7ff ffde 	bl	8004a3c <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d8f7      	bhi.n	8004a7c <HAL_Delay+0x28>
  {
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	2000000c 	.word	0x2000000c

08004a9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e033      	b.n	8004b1a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d109      	bne.n	8004ace <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7fe f8d6 	bl	8002c6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	f003 0310 	and.w	r3, r3, #16
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d118      	bne.n	8004b0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004ae2:	f023 0302 	bic.w	r3, r3, #2
 8004ae6:	f043 0202 	orr.w	r2, r3, #2
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 fa68 	bl	8004fc4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	f023 0303 	bic.w	r3, r3, #3
 8004b02:	f043 0201 	orr.w	r2, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b0a:	e001      	b.n	8004b10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d101      	bne.n	8004b42 <HAL_ADC_Start_DMA+0x1e>
 8004b3e:	2302      	movs	r3, #2
 8004b40:	e0e9      	b.n	8004d16 <HAL_ADC_Start_DMA+0x1f2>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d018      	beq.n	8004b8a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b68:	4b6d      	ldr	r3, [pc, #436]	@ (8004d20 <HAL_ADC_Start_DMA+0x1fc>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a6d      	ldr	r2, [pc, #436]	@ (8004d24 <HAL_ADC_Start_DMA+0x200>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	0c9a      	lsrs	r2, r3, #18
 8004b74:	4613      	mov	r3, r2
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	4413      	add	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8004b7c:	e002      	b.n	8004b84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1f9      	bne.n	8004b7e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b98:	d107      	bne.n	8004baa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ba8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	f040 80a1 	bne.w	8004cfc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004bc2:	f023 0301 	bic.w	r3, r3, #1
 8004bc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d007      	beq.n	8004bec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004be4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf8:	d106      	bne.n	8004c08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bfe:	f023 0206 	bic.w	r2, r3, #6
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	645a      	str	r2, [r3, #68]	@ 0x44
 8004c06:	e002      	b.n	8004c0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c16:	4b44      	ldr	r3, [pc, #272]	@ (8004d28 <HAL_ADC_Start_DMA+0x204>)
 8004c18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1e:	4a43      	ldr	r2, [pc, #268]	@ (8004d2c <HAL_ADC_Start_DMA+0x208>)
 8004c20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c26:	4a42      	ldr	r2, [pc, #264]	@ (8004d30 <HAL_ADC_Start_DMA+0x20c>)
 8004c28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2e:	4a41      	ldr	r2, [pc, #260]	@ (8004d34 <HAL_ADC_Start_DMA+0x210>)
 8004c30:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004c3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004c4a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689a      	ldr	r2, [r3, #8]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c5a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	334c      	adds	r3, #76	@ 0x4c
 8004c66:	4619      	mov	r1, r3
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f000 fce8 	bl	8005640 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f003 031f 	and.w	r3, r3, #31
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d12a      	bne.n	8004cd2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a2d      	ldr	r2, [pc, #180]	@ (8004d38 <HAL_ADC_Start_DMA+0x214>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d015      	beq.n	8004cb2 <HAL_ADC_Start_DMA+0x18e>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8004d3c <HAL_ADC_Start_DMA+0x218>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d105      	bne.n	8004c9c <HAL_ADC_Start_DMA+0x178>
 8004c90:	4b25      	ldr	r3, [pc, #148]	@ (8004d28 <HAL_ADC_Start_DMA+0x204>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 031f 	and.w	r3, r3, #31
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00a      	beq.n	8004cb2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a27      	ldr	r2, [pc, #156]	@ (8004d40 <HAL_ADC_Start_DMA+0x21c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d136      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
 8004ca6:	4b20      	ldr	r3, [pc, #128]	@ (8004d28 <HAL_ADC_Start_DMA+0x204>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f003 0310 	and.w	r3, r3, #16
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d130      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d129      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004cce:	609a      	str	r2, [r3, #8]
 8004cd0:	e020      	b.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a18      	ldr	r2, [pc, #96]	@ (8004d38 <HAL_ADC_Start_DMA+0x214>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d11b      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d114      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004cf8:	609a      	str	r2, [r3, #8]
 8004cfa:	e00b      	b.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d00:	f043 0210 	orr.w	r2, r3, #16
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0c:	f043 0201 	orr.w	r2, r3, #1
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3718      	adds	r7, #24
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000004 	.word	0x20000004
 8004d24:	431bde83 	.word	0x431bde83
 8004d28:	40012300 	.word	0x40012300
 8004d2c:	080051bd 	.word	0x080051bd
 8004d30:	08005277 	.word	0x08005277
 8004d34:	08005293 	.word	0x08005293
 8004d38:	40012000 	.word	0x40012000
 8004d3c:	40012100 	.word	0x40012100
 8004d40:	40012200 	.word	0x40012200

08004d44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_ADC_ConfigChannel+0x1c>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e105      	b.n	8004fa8 <HAL_ADC_ConfigChannel+0x228>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b09      	cmp	r3, #9
 8004daa:	d925      	bls.n	8004df8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68d9      	ldr	r1, [r3, #12]
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	461a      	mov	r2, r3
 8004dba:	4613      	mov	r3, r2
 8004dbc:	005b      	lsls	r3, r3, #1
 8004dbe:	4413      	add	r3, r2
 8004dc0:	3b1e      	subs	r3, #30
 8004dc2:	2207      	movs	r2, #7
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43da      	mvns	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	400a      	ands	r2, r1
 8004dd0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68d9      	ldr	r1, [r3, #12]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	4618      	mov	r0, r3
 8004de4:	4603      	mov	r3, r0
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	4403      	add	r3, r0
 8004dea:	3b1e      	subs	r3, #30
 8004dec:	409a      	lsls	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	e022      	b.n	8004e3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6919      	ldr	r1, [r3, #16]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	461a      	mov	r2, r3
 8004e06:	4613      	mov	r3, r2
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	4413      	add	r3, r2
 8004e0c:	2207      	movs	r2, #7
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43da      	mvns	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	400a      	ands	r2, r1
 8004e1a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6919      	ldr	r1, [r3, #16]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	4603      	mov	r3, r0
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	4403      	add	r3, r0
 8004e34:	409a      	lsls	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2b06      	cmp	r3, #6
 8004e44:	d824      	bhi.n	8004e90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	3b05      	subs	r3, #5
 8004e58:	221f      	movs	r2, #31
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	43da      	mvns	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	400a      	ands	r2, r1
 8004e66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	4618      	mov	r0, r3
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	3b05      	subs	r3, #5
 8004e82:	fa00 f203 	lsl.w	r2, r0, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e8e:	e04c      	b.n	8004f2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	2b0c      	cmp	r3, #12
 8004e96:	d824      	bhi.n	8004ee2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685a      	ldr	r2, [r3, #4]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	3b23      	subs	r3, #35	@ 0x23
 8004eaa:	221f      	movs	r2, #31
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	43da      	mvns	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	400a      	ands	r2, r1
 8004eb8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	4413      	add	r3, r2
 8004ed2:	3b23      	subs	r3, #35	@ 0x23
 8004ed4:	fa00 f203 	lsl.w	r2, r0, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ee0:	e023      	b.n	8004f2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	4613      	mov	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4413      	add	r3, r2
 8004ef2:	3b41      	subs	r3, #65	@ 0x41
 8004ef4:	221f      	movs	r2, #31
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	43da      	mvns	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	400a      	ands	r2, r1
 8004f02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	4618      	mov	r0, r3
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	4613      	mov	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4413      	add	r3, r2
 8004f1c:	3b41      	subs	r3, #65	@ 0x41
 8004f1e:	fa00 f203 	lsl.w	r2, r0, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f2a:	4b22      	ldr	r3, [pc, #136]	@ (8004fb4 <HAL_ADC_ConfigChannel+0x234>)
 8004f2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a21      	ldr	r2, [pc, #132]	@ (8004fb8 <HAL_ADC_ConfigChannel+0x238>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d109      	bne.n	8004f4c <HAL_ADC_ConfigChannel+0x1cc>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b12      	cmp	r3, #18
 8004f3e:	d105      	bne.n	8004f4c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a19      	ldr	r2, [pc, #100]	@ (8004fb8 <HAL_ADC_ConfigChannel+0x238>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d123      	bne.n	8004f9e <HAL_ADC_ConfigChannel+0x21e>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b10      	cmp	r3, #16
 8004f5c:	d003      	beq.n	8004f66 <HAL_ADC_ConfigChannel+0x1e6>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b11      	cmp	r3, #17
 8004f64:	d11b      	bne.n	8004f9e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b10      	cmp	r3, #16
 8004f78:	d111      	bne.n	8004f9e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f7a:	4b10      	ldr	r3, [pc, #64]	@ (8004fbc <HAL_ADC_ConfigChannel+0x23c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a10      	ldr	r2, [pc, #64]	@ (8004fc0 <HAL_ADC_ConfigChannel+0x240>)
 8004f80:	fba2 2303 	umull	r2, r3, r2, r3
 8004f84:	0c9a      	lsrs	r2, r3, #18
 8004f86:	4613      	mov	r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4413      	add	r3, r2
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004f90:	e002      	b.n	8004f98 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f9      	bne.n	8004f92 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3714      	adds	r7, #20
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	40012300 	.word	0x40012300
 8004fb8:	40012000 	.word	0x40012000
 8004fbc:	20000004 	.word	0x20000004
 8004fc0:	431bde83 	.word	0x431bde83

08004fc4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004fcc:	4b79      	ldr	r3, [pc, #484]	@ (80051b4 <ADC_Init+0x1f0>)
 8004fce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ff8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6859      	ldr	r1, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	021a      	lsls	r2, r3, #8
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800501c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6859      	ldr	r1, [r3, #4]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689a      	ldr	r2, [r3, #8]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800503e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6899      	ldr	r1, [r3, #8]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005056:	4a58      	ldr	r2, [pc, #352]	@ (80051b8 <ADC_Init+0x1f4>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d022      	beq.n	80050a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800506a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6899      	ldr	r1, [r3, #8]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	689a      	ldr	r2, [r3, #8]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800508c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6899      	ldr	r1, [r3, #8]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	609a      	str	r2, [r3, #8]
 80050a0:	e00f      	b.n	80050c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689a      	ldr	r2, [r3, #8]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80050b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80050c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0202 	bic.w	r2, r2, #2
 80050d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6899      	ldr	r1, [r3, #8]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	7e1b      	ldrb	r3, [r3, #24]
 80050dc:	005a      	lsls	r2, r3, #1
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d01b      	beq.n	8005128 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050fe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800510e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6859      	ldr	r1, [r3, #4]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511a:	3b01      	subs	r3, #1
 800511c:	035a      	lsls	r2, r3, #13
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	430a      	orrs	r2, r1
 8005124:	605a      	str	r2, [r3, #4]
 8005126:	e007      	b.n	8005138 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005136:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005146:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	69db      	ldr	r3, [r3, #28]
 8005152:	3b01      	subs	r3, #1
 8005154:	051a      	lsls	r2, r3, #20
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689a      	ldr	r2, [r3, #8]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800516c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6899      	ldr	r1, [r3, #8]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800517a:	025a      	lsls	r2, r3, #9
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	430a      	orrs	r2, r1
 8005182:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	689a      	ldr	r2, [r3, #8]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005192:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6899      	ldr	r1, [r3, #8]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	029a      	lsls	r2, r3, #10
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	609a      	str	r2, [r3, #8]
}
 80051a8:	bf00      	nop
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	40012300 	.word	0x40012300
 80051b8:	0f000001 	.word	0x0f000001

080051bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d13c      	bne.n	8005250 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d12b      	bne.n	8005248 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d127      	bne.n	8005248 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005202:	2b00      	cmp	r3, #0
 8005204:	d006      	beq.n	8005214 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005210:	2b00      	cmp	r3, #0
 8005212:	d119      	bne.n	8005248 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0220 	bic.w	r2, r2, #32
 8005222:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005228:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005234:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d105      	bne.n	8005248 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005240:	f043 0201 	orr.w	r2, r3, #1
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f7ff fd7b 	bl	8004d44 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800524e:	e00e      	b.n	800526e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005254:	f003 0310 	and.w	r3, r3, #16
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f7ff fd85 	bl	8004d6c <HAL_ADC_ErrorCallback>
}
 8005262:	e004      	b.n	800526e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	4798      	blx	r3
}
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005282:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f7ff fd67 	bl	8004d58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800528a:	bf00      	nop
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b084      	sub	sp, #16
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2240      	movs	r2, #64	@ 0x40
 80052a4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052aa:	f043 0204 	orr.w	r2, r3, #4
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f7ff fd5a 	bl	8004d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80052b8:	bf00      	nop
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80052d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005304 <__NVIC_SetPriorityGrouping+0x44>)
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80052dc:	4013      	ands	r3, r2
 80052de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80052e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80052ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052f2:	4a04      	ldr	r2, [pc, #16]	@ (8005304 <__NVIC_SetPriorityGrouping+0x44>)
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	60d3      	str	r3, [r2, #12]
}
 80052f8:	bf00      	nop
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	e000ed00 	.word	0xe000ed00

08005308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005308:	b480      	push	{r7}
 800530a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800530c:	4b04      	ldr	r3, [pc, #16]	@ (8005320 <__NVIC_GetPriorityGrouping+0x18>)
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	0a1b      	lsrs	r3, r3, #8
 8005312:	f003 0307 	and.w	r3, r3, #7
}
 8005316:	4618      	mov	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr
 8005320:	e000ed00 	.word	0xe000ed00

08005324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	4603      	mov	r3, r0
 800532c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800532e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005332:	2b00      	cmp	r3, #0
 8005334:	db0b      	blt.n	800534e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005336:	79fb      	ldrb	r3, [r7, #7]
 8005338:	f003 021f 	and.w	r2, r3, #31
 800533c:	4907      	ldr	r1, [pc, #28]	@ (800535c <__NVIC_EnableIRQ+0x38>)
 800533e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	2001      	movs	r0, #1
 8005346:	fa00 f202 	lsl.w	r2, r0, r2
 800534a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800534e:	bf00      	nop
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	e000e100 	.word	0xe000e100

08005360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	4603      	mov	r3, r0
 8005368:	6039      	str	r1, [r7, #0]
 800536a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800536c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005370:	2b00      	cmp	r3, #0
 8005372:	db0a      	blt.n	800538a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	b2da      	uxtb	r2, r3
 8005378:	490c      	ldr	r1, [pc, #48]	@ (80053ac <__NVIC_SetPriority+0x4c>)
 800537a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800537e:	0112      	lsls	r2, r2, #4
 8005380:	b2d2      	uxtb	r2, r2
 8005382:	440b      	add	r3, r1
 8005384:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005388:	e00a      	b.n	80053a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	b2da      	uxtb	r2, r3
 800538e:	4908      	ldr	r1, [pc, #32]	@ (80053b0 <__NVIC_SetPriority+0x50>)
 8005390:	79fb      	ldrb	r3, [r7, #7]
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	3b04      	subs	r3, #4
 8005398:	0112      	lsls	r2, r2, #4
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	440b      	add	r3, r1
 800539e:	761a      	strb	r2, [r3, #24]
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr
 80053ac:	e000e100 	.word	0xe000e100
 80053b0:	e000ed00 	.word	0xe000ed00

080053b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b089      	sub	sp, #36	@ 0x24
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f003 0307 	and.w	r3, r3, #7
 80053c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	f1c3 0307 	rsb	r3, r3, #7
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	bf28      	it	cs
 80053d2:	2304      	movcs	r3, #4
 80053d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	3304      	adds	r3, #4
 80053da:	2b06      	cmp	r3, #6
 80053dc:	d902      	bls.n	80053e4 <NVIC_EncodePriority+0x30>
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	3b03      	subs	r3, #3
 80053e2:	e000      	b.n	80053e6 <NVIC_EncodePriority+0x32>
 80053e4:	2300      	movs	r3, #0
 80053e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053e8:	f04f 32ff 	mov.w	r2, #4294967295
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	fa02 f303 	lsl.w	r3, r2, r3
 80053f2:	43da      	mvns	r2, r3
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	401a      	ands	r2, r3
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	fa01 f303 	lsl.w	r3, r1, r3
 8005406:	43d9      	mvns	r1, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800540c:	4313      	orrs	r3, r2
         );
}
 800540e:	4618      	mov	r0, r3
 8005410:	3724      	adds	r7, #36	@ 0x24
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
	...

0800541c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b082      	sub	sp, #8
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	3b01      	subs	r3, #1
 8005428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800542c:	d301      	bcc.n	8005432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800542e:	2301      	movs	r3, #1
 8005430:	e00f      	b.n	8005452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005432:	4a0a      	ldr	r2, [pc, #40]	@ (800545c <SysTick_Config+0x40>)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	3b01      	subs	r3, #1
 8005438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800543a:	210f      	movs	r1, #15
 800543c:	f04f 30ff 	mov.w	r0, #4294967295
 8005440:	f7ff ff8e 	bl	8005360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005444:	4b05      	ldr	r3, [pc, #20]	@ (800545c <SysTick_Config+0x40>)
 8005446:	2200      	movs	r2, #0
 8005448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800544a:	4b04      	ldr	r3, [pc, #16]	@ (800545c <SysTick_Config+0x40>)
 800544c:	2207      	movs	r2, #7
 800544e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3708      	adds	r7, #8
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	e000e010 	.word	0xe000e010

08005460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f7ff ff29 	bl	80052c0 <__NVIC_SetPriorityGrouping>
}
 800546e:	bf00      	nop
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005476:	b580      	push	{r7, lr}
 8005478:	b086      	sub	sp, #24
 800547a:	af00      	add	r7, sp, #0
 800547c:	4603      	mov	r3, r0
 800547e:	60b9      	str	r1, [r7, #8]
 8005480:	607a      	str	r2, [r7, #4]
 8005482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005484:	2300      	movs	r3, #0
 8005486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005488:	f7ff ff3e 	bl	8005308 <__NVIC_GetPriorityGrouping>
 800548c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	68b9      	ldr	r1, [r7, #8]
 8005492:	6978      	ldr	r0, [r7, #20]
 8005494:	f7ff ff8e 	bl	80053b4 <NVIC_EncodePriority>
 8005498:	4602      	mov	r2, r0
 800549a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800549e:	4611      	mov	r1, r2
 80054a0:	4618      	mov	r0, r3
 80054a2:	f7ff ff5d 	bl	8005360 <__NVIC_SetPriority>
}
 80054a6:	bf00      	nop
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b082      	sub	sp, #8
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	4603      	mov	r3, r0
 80054b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80054b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054bc:	4618      	mov	r0, r3
 80054be:	f7ff ff31 	bl	8005324 <__NVIC_EnableIRQ>
}
 80054c2:	bf00      	nop
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b082      	sub	sp, #8
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7ff ffa2 	bl	800541c <SysTick_Config>
 80054d8:	4603      	mov	r3, r0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3708      	adds	r7, #8
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
	...

080054e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80054f0:	f7ff faa4 	bl	8004a3c <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e099      	b.n	8005634 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 0201 	bic.w	r2, r2, #1
 800551e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005520:	e00f      	b.n	8005542 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005522:	f7ff fa8b 	bl	8004a3c <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	2b05      	cmp	r3, #5
 800552e:	d908      	bls.n	8005542 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2203      	movs	r2, #3
 800553a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e078      	b.n	8005634 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e8      	bne.n	8005522 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	4b38      	ldr	r3, [pc, #224]	@ (800563c <HAL_DMA_Init+0x158>)
 800555c:	4013      	ands	r3, r2
 800555e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800556e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800557a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	4313      	orrs	r3, r2
 8005592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005598:	2b04      	cmp	r3, #4
 800559a:	d107      	bne.n	80055ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a4:	4313      	orrs	r3, r2
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f023 0307 	bic.w	r3, r3, #7
 80055c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d117      	bne.n	8005606 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	4313      	orrs	r3, r2
 80055de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00e      	beq.n	8005606 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fb01 	bl	8005bf0 <DMA_CheckFifoParam>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d008      	beq.n	8005606 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2240      	movs	r2, #64	@ 0x40
 80055f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005602:	2301      	movs	r3, #1
 8005604:	e016      	b.n	8005634 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fab8 	bl	8005b84 <DMA_CalcBaseAndBitshift>
 8005614:	4603      	mov	r3, r0
 8005616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800561c:	223f      	movs	r2, #63	@ 0x3f
 800561e:	409a      	lsls	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}
 800563c:	f010803f 	.word	0xf010803f

08005640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800564e:	2300      	movs	r3, #0
 8005650:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005656:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_DMA_Start_IT+0x26>
 8005662:	2302      	movs	r3, #2
 8005664:	e040      	b.n	80056e8 <HAL_DMA_Start_IT+0xa8>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b01      	cmp	r3, #1
 8005678:	d12f      	bne.n	80056da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2202      	movs	r2, #2
 800567e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fa4a 	bl	8005b28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005698:	223f      	movs	r2, #63	@ 0x3f
 800569a:	409a      	lsls	r2, r3
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0216 	orr.w	r2, r2, #22
 80056ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d007      	beq.n	80056c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f042 0208 	orr.w	r2, r2, #8
 80056c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]
 80056d8:	e005      	b.n	80056e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80056e2:	2302      	movs	r3, #2
 80056e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80056e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80056fe:	f7ff f99d 	bl	8004a3c <HAL_GetTick>
 8005702:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b02      	cmp	r3, #2
 800570e:	d008      	beq.n	8005722 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2280      	movs	r2, #128	@ 0x80
 8005714:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e052      	b.n	80057c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f022 0216 	bic.w	r2, r2, #22
 8005730:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695a      	ldr	r2, [r3, #20]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005740:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	d103      	bne.n	8005752 <HAL_DMA_Abort+0x62>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0208 	bic.w	r2, r2, #8
 8005760:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 0201 	bic.w	r2, r2, #1
 8005770:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005772:	e013      	b.n	800579c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005774:	f7ff f962 	bl	8004a3c <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b05      	cmp	r3, #5
 8005780:	d90c      	bls.n	800579c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2203      	movs	r2, #3
 800578c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e015      	b.n	80057c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1e4      	bne.n	8005774 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ae:	223f      	movs	r2, #63	@ 0x3f
 80057b0:	409a      	lsls	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d004      	beq.n	80057ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2280      	movs	r2, #128	@ 0x80
 80057e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e00c      	b.n	8005808 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2205      	movs	r2, #5
 80057f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0201 	bic.w	r2, r2, #1
 8005804:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005820:	4b8e      	ldr	r3, [pc, #568]	@ (8005a5c <HAL_DMA_IRQHandler+0x248>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a8e      	ldr	r2, [pc, #568]	@ (8005a60 <HAL_DMA_IRQHandler+0x24c>)
 8005826:	fba2 2303 	umull	r2, r3, r2, r3
 800582a:	0a9b      	lsrs	r3, r3, #10
 800582c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005832:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800583e:	2208      	movs	r2, #8
 8005840:	409a      	lsls	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	4013      	ands	r3, r2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d01a      	beq.n	8005880 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b00      	cmp	r3, #0
 8005856:	d013      	beq.n	8005880 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0204 	bic.w	r2, r2, #4
 8005866:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800586c:	2208      	movs	r2, #8
 800586e:	409a      	lsls	r2, r3
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005878:	f043 0201 	orr.w	r2, r3, #1
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005884:	2201      	movs	r2, #1
 8005886:	409a      	lsls	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d012      	beq.n	80058b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00b      	beq.n	80058b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a2:	2201      	movs	r2, #1
 80058a4:	409a      	lsls	r2, r3
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ae:	f043 0202 	orr.w	r2, r3, #2
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ba:	2204      	movs	r2, #4
 80058bc:	409a      	lsls	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	4013      	ands	r3, r2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d012      	beq.n	80058ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d8:	2204      	movs	r2, #4
 80058da:	409a      	lsls	r2, r3
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e4:	f043 0204 	orr.w	r2, r3, #4
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058f0:	2210      	movs	r2, #16
 80058f2:	409a      	lsls	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d043      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b00      	cmp	r3, #0
 8005908:	d03c      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800590e:	2210      	movs	r2, #16
 8005910:	409a      	lsls	r2, r3
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d018      	beq.n	8005956 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d108      	bne.n	8005944 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d024      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	4798      	blx	r3
 8005942:	e01f      	b.n	8005984 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005948:	2b00      	cmp	r3, #0
 800594a:	d01b      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	4798      	blx	r3
 8005954:	e016      	b.n	8005984 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005960:	2b00      	cmp	r3, #0
 8005962:	d107      	bne.n	8005974 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0208 	bic.w	r2, r2, #8
 8005972:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005988:	2220      	movs	r2, #32
 800598a:	409a      	lsls	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	4013      	ands	r3, r2
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 808f 	beq.w	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 8087 	beq.w	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059aa:	2220      	movs	r2, #32
 80059ac:	409a      	lsls	r2, r3
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b05      	cmp	r3, #5
 80059bc:	d136      	bne.n	8005a2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0216 	bic.w	r2, r2, #22
 80059cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	695a      	ldr	r2, [r3, #20]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d103      	bne.n	80059ee <HAL_DMA_IRQHandler+0x1da>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d007      	beq.n	80059fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0208 	bic.w	r2, r2, #8
 80059fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a02:	223f      	movs	r2, #63	@ 0x3f
 8005a04:	409a      	lsls	r2, r3
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d07e      	beq.n	8005b20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	4798      	blx	r3
        }
        return;
 8005a2a:	e079      	b.n	8005b20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d01d      	beq.n	8005a76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10d      	bne.n	8005a64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d031      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	4798      	blx	r3
 8005a58:	e02c      	b.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
 8005a5a:	bf00      	nop
 8005a5c:	20000004 	.word	0x20000004
 8005a60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d023      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	4798      	blx	r3
 8005a74:	e01e      	b.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10f      	bne.n	8005aa4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0210 	bic.w	r2, r2, #16
 8005a92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d032      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d022      	beq.n	8005b0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2205      	movs	r2, #5
 8005acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0201 	bic.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	60bb      	str	r3, [r7, #8]
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d307      	bcc.n	8005afc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1f2      	bne.n	8005ae0 <HAL_DMA_IRQHandler+0x2cc>
 8005afa:	e000      	b.n	8005afe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005afc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	4798      	blx	r3
 8005b1e:	e000      	b.n	8005b22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005b20:	bf00      	nop
    }
  }
}
 8005b22:	3718      	adds	r7, #24
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2b40      	cmp	r3, #64	@ 0x40
 8005b54:	d108      	bne.n	8005b68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005b66:	e007      	b.n	8005b78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	60da      	str	r2, [r3, #12]
}
 8005b78:	bf00      	nop
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	3b10      	subs	r3, #16
 8005b94:	4a14      	ldr	r2, [pc, #80]	@ (8005be8 <DMA_CalcBaseAndBitshift+0x64>)
 8005b96:	fba2 2303 	umull	r2, r3, r2, r3
 8005b9a:	091b      	lsrs	r3, r3, #4
 8005b9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b9e:	4a13      	ldr	r2, [pc, #76]	@ (8005bec <DMA_CalcBaseAndBitshift+0x68>)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d909      	bls.n	8005bc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005bba:	f023 0303 	bic.w	r3, r3, #3
 8005bbe:	1d1a      	adds	r2, r3, #4
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	659a      	str	r2, [r3, #88]	@ 0x58
 8005bc4:	e007      	b.n	8005bd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005bce:	f023 0303 	bic.w	r3, r3, #3
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	aaaaaaab 	.word	0xaaaaaaab
 8005bec:	0800ccf4 	.word	0x0800ccf4

08005bf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d11f      	bne.n	8005c4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d856      	bhi.n	8005cbe <DMA_CheckFifoParam+0xce>
 8005c10:	a201      	add	r2, pc, #4	@ (adr r2, 8005c18 <DMA_CheckFifoParam+0x28>)
 8005c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c16:	bf00      	nop
 8005c18:	08005c29 	.word	0x08005c29
 8005c1c:	08005c3b 	.word	0x08005c3b
 8005c20:	08005c29 	.word	0x08005c29
 8005c24:	08005cbf 	.word	0x08005cbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d046      	beq.n	8005cc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c38:	e043      	b.n	8005cc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c42:	d140      	bne.n	8005cc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c48:	e03d      	b.n	8005cc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c52:	d121      	bne.n	8005c98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d837      	bhi.n	8005cca <DMA_CheckFifoParam+0xda>
 8005c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c60 <DMA_CheckFifoParam+0x70>)
 8005c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c77 	.word	0x08005c77
 8005c68:	08005c71 	.word	0x08005c71
 8005c6c:	08005c89 	.word	0x08005c89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
      break;
 8005c74:	e030      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d025      	beq.n	8005cce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c86:	e022      	b.n	8005cce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c90:	d11f      	bne.n	8005cd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c96:	e01c      	b.n	8005cd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d903      	bls.n	8005ca6 <DMA_CheckFifoParam+0xb6>
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	2b03      	cmp	r3, #3
 8005ca2:	d003      	beq.n	8005cac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005ca4:	e018      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8005caa:	e015      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00e      	beq.n	8005cd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
      break;
 8005cbc:	e00b      	b.n	8005cd6 <DMA_CheckFifoParam+0xe6>
      break;
 8005cbe:	bf00      	nop
 8005cc0:	e00a      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cc2:	bf00      	nop
 8005cc4:	e008      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cc6:	bf00      	nop
 8005cc8:	e006      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cca:	bf00      	nop
 8005ccc:	e004      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cce:	bf00      	nop
 8005cd0:	e002      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005cd2:	bf00      	nop
 8005cd4:	e000      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cd6:	bf00      	nop
    }
  } 
  
  return status; 
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop

08005ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b089      	sub	sp, #36	@ 0x24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cfe:	2300      	movs	r3, #0
 8005d00:	61fb      	str	r3, [r7, #28]
 8005d02:	e16b      	b.n	8005fdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d04:	2201      	movs	r2, #1
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4013      	ands	r3, r2
 8005d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	f040 815a 	bne.w	8005fd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f003 0303 	and.w	r3, r3, #3
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d005      	beq.n	8005d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d130      	bne.n	8005d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	2203      	movs	r2, #3
 8005d46:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4a:	43db      	mvns	r3, r3
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	4013      	ands	r3, r2
 8005d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68da      	ldr	r2, [r3, #12]
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5e:	69ba      	ldr	r2, [r7, #24]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	69ba      	ldr	r2, [r7, #24]
 8005d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d70:	2201      	movs	r2, #1
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	69ba      	ldr	r2, [r7, #24]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	091b      	lsrs	r3, r3, #4
 8005d86:	f003 0201 	and.w	r2, r3, #1
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d90:	69ba      	ldr	r2, [r7, #24]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f003 0303 	and.w	r3, r3, #3
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	d017      	beq.n	8005dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	2203      	movs	r2, #3
 8005db4:	fa02 f303 	lsl.w	r3, r2, r3
 8005db8:	43db      	mvns	r3, r3
 8005dba:	69ba      	ldr	r2, [r7, #24]
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dcc:	69ba      	ldr	r2, [r7, #24]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 0303 	and.w	r3, r3, #3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d123      	bne.n	8005e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	08da      	lsrs	r2, r3, #3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3208      	adds	r2, #8
 8005dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	220f      	movs	r2, #15
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	43db      	mvns	r3, r3
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	4013      	ands	r3, r2
 8005e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	f003 0307 	and.w	r3, r3, #7
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	08da      	lsrs	r2, r3, #3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	3208      	adds	r2, #8
 8005e26:	69b9      	ldr	r1, [r7, #24]
 8005e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	005b      	lsls	r3, r3, #1
 8005e36:	2203      	movs	r2, #3
 8005e38:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3c:	43db      	mvns	r3, r3
 8005e3e:	69ba      	ldr	r2, [r7, #24]
 8005e40:	4013      	ands	r3, r2
 8005e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f003 0203 	and.w	r2, r3, #3
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	69ba      	ldr	r2, [r7, #24]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 80b4 	beq.w	8005fd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60fb      	str	r3, [r7, #12]
 8005e72:	4b60      	ldr	r3, [pc, #384]	@ (8005ff4 <HAL_GPIO_Init+0x30c>)
 8005e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e76:	4a5f      	ldr	r2, [pc, #380]	@ (8005ff4 <HAL_GPIO_Init+0x30c>)
 8005e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ff4 <HAL_GPIO_Init+0x30c>)
 8005e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e8a:	4a5b      	ldr	r2, [pc, #364]	@ (8005ff8 <HAL_GPIO_Init+0x310>)
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	089b      	lsrs	r3, r3, #2
 8005e90:	3302      	adds	r3, #2
 8005e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	f003 0303 	and.w	r3, r3, #3
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	220f      	movs	r2, #15
 8005ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea6:	43db      	mvns	r3, r3
 8005ea8:	69ba      	ldr	r2, [r7, #24]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a52      	ldr	r2, [pc, #328]	@ (8005ffc <HAL_GPIO_Init+0x314>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d02b      	beq.n	8005f0e <HAL_GPIO_Init+0x226>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a51      	ldr	r2, [pc, #324]	@ (8006000 <HAL_GPIO_Init+0x318>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d025      	beq.n	8005f0a <HAL_GPIO_Init+0x222>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a50      	ldr	r2, [pc, #320]	@ (8006004 <HAL_GPIO_Init+0x31c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d01f      	beq.n	8005f06 <HAL_GPIO_Init+0x21e>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a4f      	ldr	r2, [pc, #316]	@ (8006008 <HAL_GPIO_Init+0x320>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d019      	beq.n	8005f02 <HAL_GPIO_Init+0x21a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a4e      	ldr	r2, [pc, #312]	@ (800600c <HAL_GPIO_Init+0x324>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d013      	beq.n	8005efe <HAL_GPIO_Init+0x216>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a4d      	ldr	r2, [pc, #308]	@ (8006010 <HAL_GPIO_Init+0x328>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00d      	beq.n	8005efa <HAL_GPIO_Init+0x212>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a4c      	ldr	r2, [pc, #304]	@ (8006014 <HAL_GPIO_Init+0x32c>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d007      	beq.n	8005ef6 <HAL_GPIO_Init+0x20e>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a4b      	ldr	r2, [pc, #300]	@ (8006018 <HAL_GPIO_Init+0x330>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d101      	bne.n	8005ef2 <HAL_GPIO_Init+0x20a>
 8005eee:	2307      	movs	r3, #7
 8005ef0:	e00e      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005ef2:	2308      	movs	r3, #8
 8005ef4:	e00c      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005ef6:	2306      	movs	r3, #6
 8005ef8:	e00a      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005efa:	2305      	movs	r3, #5
 8005efc:	e008      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005efe:	2304      	movs	r3, #4
 8005f00:	e006      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f02:	2303      	movs	r3, #3
 8005f04:	e004      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f06:	2302      	movs	r3, #2
 8005f08:	e002      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	f002 0203 	and.w	r2, r2, #3
 8005f16:	0092      	lsls	r2, r2, #2
 8005f18:	4093      	lsls	r3, r2
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f20:	4935      	ldr	r1, [pc, #212]	@ (8005ff8 <HAL_GPIO_Init+0x310>)
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	089b      	lsrs	r3, r3, #2
 8005f26:	3302      	adds	r3, #2
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f2e:	4b3b      	ldr	r3, [pc, #236]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	43db      	mvns	r3, r3
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f52:	4a32      	ldr	r2, [pc, #200]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f58:	4b30      	ldr	r3, [pc, #192]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	43db      	mvns	r3, r3
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	4013      	ands	r3, r2
 8005f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d003      	beq.n	8005f7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f7c:	4a27      	ldr	r2, [pc, #156]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f82:	4b26      	ldr	r3, [pc, #152]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	43db      	mvns	r3, r3
 8005f8c:	69ba      	ldr	r2, [r7, #24]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d003      	beq.n	8005fa6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005fac:	4b1b      	ldr	r3, [pc, #108]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fd0:	4a12      	ldr	r2, [pc, #72]	@ (800601c <HAL_GPIO_Init+0x334>)
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	61fb      	str	r3, [r7, #28]
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b0f      	cmp	r3, #15
 8005fe0:	f67f ae90 	bls.w	8005d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	3724      	adds	r7, #36	@ 0x24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40023800 	.word	0x40023800
 8005ff8:	40013800 	.word	0x40013800
 8005ffc:	40020000 	.word	0x40020000
 8006000:	40020400 	.word	0x40020400
 8006004:	40020800 	.word	0x40020800
 8006008:	40020c00 	.word	0x40020c00
 800600c:	40021000 	.word	0x40021000
 8006010:	40021400 	.word	0x40021400
 8006014:	40021800 	.word	0x40021800
 8006018:	40021c00 	.word	0x40021c00
 800601c:	40013c00 	.word	0x40013c00

08006020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	460b      	mov	r3, r1
 800602a:	807b      	strh	r3, [r7, #2]
 800602c:	4613      	mov	r3, r2
 800602e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006030:	787b      	ldrb	r3, [r7, #1]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006036:	887a      	ldrh	r2, [r7, #2]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800603c:	e003      	b.n	8006046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800603e:	887b      	ldrh	r3, [r7, #2]
 8006040:	041a      	lsls	r2, r3, #16
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	619a      	str	r2, [r3, #24]
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr

08006052 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006052:	b480      	push	{r7}
 8006054:	b085      	sub	sp, #20
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	460b      	mov	r3, r1
 800605c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006064:	887a      	ldrh	r2, [r7, #2]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	4013      	ands	r3, r2
 800606a:	041a      	lsls	r2, r3, #16
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	43d9      	mvns	r1, r3
 8006070:	887b      	ldrh	r3, [r7, #2]
 8006072:	400b      	ands	r3, r1
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	619a      	str	r2, [r3, #24]
}
 800607a:	bf00      	nop
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
	...

08006088 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e12b      	b.n	80062f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d106      	bne.n	80060b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7fc ff5c 	bl	8002f6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2224      	movs	r2, #36	@ 0x24
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0201 	bic.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060ec:	f000 fd80 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 80060f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	4a81      	ldr	r2, [pc, #516]	@ (80062fc <HAL_I2C_Init+0x274>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d807      	bhi.n	800610c <HAL_I2C_Init+0x84>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	4a80      	ldr	r2, [pc, #512]	@ (8006300 <HAL_I2C_Init+0x278>)
 8006100:	4293      	cmp	r3, r2
 8006102:	bf94      	ite	ls
 8006104:	2301      	movls	r3, #1
 8006106:	2300      	movhi	r3, #0
 8006108:	b2db      	uxtb	r3, r3
 800610a:	e006      	b.n	800611a <HAL_I2C_Init+0x92>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	4a7d      	ldr	r2, [pc, #500]	@ (8006304 <HAL_I2C_Init+0x27c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	bf94      	ite	ls
 8006114:	2301      	movls	r3, #1
 8006116:	2300      	movhi	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d001      	beq.n	8006122 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e0e7      	b.n	80062f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	4a78      	ldr	r2, [pc, #480]	@ (8006308 <HAL_I2C_Init+0x280>)
 8006126:	fba2 2303 	umull	r2, r3, r2, r3
 800612a:	0c9b      	lsrs	r3, r3, #18
 800612c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	430a      	orrs	r2, r1
 8006140:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	4a6a      	ldr	r2, [pc, #424]	@ (80062fc <HAL_I2C_Init+0x274>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d802      	bhi.n	800615c <HAL_I2C_Init+0xd4>
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	3301      	adds	r3, #1
 800615a:	e009      	b.n	8006170 <HAL_I2C_Init+0xe8>
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006162:	fb02 f303 	mul.w	r3, r2, r3
 8006166:	4a69      	ldr	r2, [pc, #420]	@ (800630c <HAL_I2C_Init+0x284>)
 8006168:	fba2 2303 	umull	r2, r3, r2, r3
 800616c:	099b      	lsrs	r3, r3, #6
 800616e:	3301      	adds	r3, #1
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6812      	ldr	r2, [r2, #0]
 8006174:	430b      	orrs	r3, r1
 8006176:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006182:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	495c      	ldr	r1, [pc, #368]	@ (80062fc <HAL_I2C_Init+0x274>)
 800618c:	428b      	cmp	r3, r1
 800618e:	d819      	bhi.n	80061c4 <HAL_I2C_Init+0x13c>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	1e59      	subs	r1, r3, #1
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	005b      	lsls	r3, r3, #1
 800619a:	fbb1 f3f3 	udiv	r3, r1, r3
 800619e:	1c59      	adds	r1, r3, #1
 80061a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80061a4:	400b      	ands	r3, r1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <HAL_I2C_Init+0x138>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	1e59      	subs	r1, r3, #1
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	005b      	lsls	r3, r3, #1
 80061b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80061b8:	3301      	adds	r3, #1
 80061ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061be:	e051      	b.n	8006264 <HAL_I2C_Init+0x1dc>
 80061c0:	2304      	movs	r3, #4
 80061c2:	e04f      	b.n	8006264 <HAL_I2C_Init+0x1dc>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d111      	bne.n	80061f0 <HAL_I2C_Init+0x168>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	1e58      	subs	r0, r3, #1
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6859      	ldr	r1, [r3, #4]
 80061d4:	460b      	mov	r3, r1
 80061d6:	005b      	lsls	r3, r3, #1
 80061d8:	440b      	add	r3, r1
 80061da:	fbb0 f3f3 	udiv	r3, r0, r3
 80061de:	3301      	adds	r3, #1
 80061e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	bf0c      	ite	eq
 80061e8:	2301      	moveq	r3, #1
 80061ea:	2300      	movne	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	e012      	b.n	8006216 <HAL_I2C_Init+0x18e>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	1e58      	subs	r0, r3, #1
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6859      	ldr	r1, [r3, #4]
 80061f8:	460b      	mov	r3, r1
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	440b      	add	r3, r1
 80061fe:	0099      	lsls	r1, r3, #2
 8006200:	440b      	add	r3, r1
 8006202:	fbb0 f3f3 	udiv	r3, r0, r3
 8006206:	3301      	adds	r3, #1
 8006208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800620c:	2b00      	cmp	r3, #0
 800620e:	bf0c      	ite	eq
 8006210:	2301      	moveq	r3, #1
 8006212:	2300      	movne	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <HAL_I2C_Init+0x196>
 800621a:	2301      	movs	r3, #1
 800621c:	e022      	b.n	8006264 <HAL_I2C_Init+0x1dc>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d10e      	bne.n	8006244 <HAL_I2C_Init+0x1bc>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	1e58      	subs	r0, r3, #1
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6859      	ldr	r1, [r3, #4]
 800622e:	460b      	mov	r3, r1
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	440b      	add	r3, r1
 8006234:	fbb0 f3f3 	udiv	r3, r0, r3
 8006238:	3301      	adds	r3, #1
 800623a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800623e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006242:	e00f      	b.n	8006264 <HAL_I2C_Init+0x1dc>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	1e58      	subs	r0, r3, #1
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6859      	ldr	r1, [r3, #4]
 800624c:	460b      	mov	r3, r1
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	440b      	add	r3, r1
 8006252:	0099      	lsls	r1, r3, #2
 8006254:	440b      	add	r3, r1
 8006256:	fbb0 f3f3 	udiv	r3, r0, r3
 800625a:	3301      	adds	r3, #1
 800625c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006260:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006264:	6879      	ldr	r1, [r7, #4]
 8006266:	6809      	ldr	r1, [r1, #0]
 8006268:	4313      	orrs	r3, r2
 800626a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	69da      	ldr	r2, [r3, #28]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	431a      	orrs	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	430a      	orrs	r2, r1
 8006286:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006292:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	6911      	ldr	r1, [r2, #16]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	68d2      	ldr	r2, [r2, #12]
 800629e:	4311      	orrs	r1, r2
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	6812      	ldr	r2, [r2, #0]
 80062a4:	430b      	orrs	r3, r1
 80062a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	695a      	ldr	r2, [r3, #20]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	431a      	orrs	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2220      	movs	r2, #32
 80062de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	000186a0 	.word	0x000186a0
 8006300:	001e847f 	.word	0x001e847f
 8006304:	003d08ff 	.word	0x003d08ff
 8006308:	431bde83 	.word	0x431bde83
 800630c:	10624dd3 	.word	0x10624dd3

08006310 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e267      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0301 	and.w	r3, r3, #1
 800632a:	2b00      	cmp	r3, #0
 800632c:	d075      	beq.n	800641a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800632e:	4b88      	ldr	r3, [pc, #544]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f003 030c 	and.w	r3, r3, #12
 8006336:	2b04      	cmp	r3, #4
 8006338:	d00c      	beq.n	8006354 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800633a:	4b85      	ldr	r3, [pc, #532]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006342:	2b08      	cmp	r3, #8
 8006344:	d112      	bne.n	800636c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006346:	4b82      	ldr	r3, [pc, #520]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800634e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006352:	d10b      	bne.n	800636c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006354:	4b7e      	ldr	r3, [pc, #504]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d05b      	beq.n	8006418 <HAL_RCC_OscConfig+0x108>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d157      	bne.n	8006418 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e242      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006374:	d106      	bne.n	8006384 <HAL_RCC_OscConfig+0x74>
 8006376:	4b76      	ldr	r3, [pc, #472]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a75      	ldr	r2, [pc, #468]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 800637c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006380:	6013      	str	r3, [r2, #0]
 8006382:	e01d      	b.n	80063c0 <HAL_RCC_OscConfig+0xb0>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800638c:	d10c      	bne.n	80063a8 <HAL_RCC_OscConfig+0x98>
 800638e:	4b70      	ldr	r3, [pc, #448]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a6f      	ldr	r2, [pc, #444]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006394:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006398:	6013      	str	r3, [r2, #0]
 800639a:	4b6d      	ldr	r3, [pc, #436]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a6c      	ldr	r2, [pc, #432]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80063a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063a4:	6013      	str	r3, [r2, #0]
 80063a6:	e00b      	b.n	80063c0 <HAL_RCC_OscConfig+0xb0>
 80063a8:	4b69      	ldr	r3, [pc, #420]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a68      	ldr	r2, [pc, #416]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80063ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063b2:	6013      	str	r3, [r2, #0]
 80063b4:	4b66      	ldr	r3, [pc, #408]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a65      	ldr	r2, [pc, #404]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80063ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d013      	beq.n	80063f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063c8:	f7fe fb38 	bl	8004a3c <HAL_GetTick>
 80063cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ce:	e008      	b.n	80063e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063d0:	f7fe fb34 	bl	8004a3c <HAL_GetTick>
 80063d4:	4602      	mov	r2, r0
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	2b64      	cmp	r3, #100	@ 0x64
 80063dc:	d901      	bls.n	80063e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e207      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063e2:	4b5b      	ldr	r3, [pc, #364]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0f0      	beq.n	80063d0 <HAL_RCC_OscConfig+0xc0>
 80063ee:	e014      	b.n	800641a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063f0:	f7fe fb24 	bl	8004a3c <HAL_GetTick>
 80063f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063f6:	e008      	b.n	800640a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063f8:	f7fe fb20 	bl	8004a3c <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	2b64      	cmp	r3, #100	@ 0x64
 8006404:	d901      	bls.n	800640a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e1f3      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800640a:	4b51      	ldr	r3, [pc, #324]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1f0      	bne.n	80063f8 <HAL_RCC_OscConfig+0xe8>
 8006416:	e000      	b.n	800641a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006418:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0302 	and.w	r3, r3, #2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d063      	beq.n	80064ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006426:	4b4a      	ldr	r3, [pc, #296]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	f003 030c 	and.w	r3, r3, #12
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00b      	beq.n	800644a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006432:	4b47      	ldr	r3, [pc, #284]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800643a:	2b08      	cmp	r3, #8
 800643c:	d11c      	bne.n	8006478 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800643e:	4b44      	ldr	r3, [pc, #272]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d116      	bne.n	8006478 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800644a:	4b41      	ldr	r3, [pc, #260]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0302 	and.w	r3, r3, #2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <HAL_RCC_OscConfig+0x152>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	2b01      	cmp	r3, #1
 800645c:	d001      	beq.n	8006462 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e1c7      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006462:	4b3b      	ldr	r3, [pc, #236]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	00db      	lsls	r3, r3, #3
 8006470:	4937      	ldr	r1, [pc, #220]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006472:	4313      	orrs	r3, r2
 8006474:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006476:	e03a      	b.n	80064ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d020      	beq.n	80064c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006480:	4b34      	ldr	r3, [pc, #208]	@ (8006554 <HAL_RCC_OscConfig+0x244>)
 8006482:	2201      	movs	r2, #1
 8006484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006486:	f7fe fad9 	bl	8004a3c <HAL_GetTick>
 800648a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800648c:	e008      	b.n	80064a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800648e:	f7fe fad5 	bl	8004a3c <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b02      	cmp	r3, #2
 800649a:	d901      	bls.n	80064a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e1a8      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0302 	and.w	r3, r3, #2
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d0f0      	beq.n	800648e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064ac:	4b28      	ldr	r3, [pc, #160]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	691b      	ldr	r3, [r3, #16]
 80064b8:	00db      	lsls	r3, r3, #3
 80064ba:	4925      	ldr	r1, [pc, #148]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80064bc:	4313      	orrs	r3, r2
 80064be:	600b      	str	r3, [r1, #0]
 80064c0:	e015      	b.n	80064ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064c2:	4b24      	ldr	r3, [pc, #144]	@ (8006554 <HAL_RCC_OscConfig+0x244>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c8:	f7fe fab8 	bl	8004a3c <HAL_GetTick>
 80064cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ce:	e008      	b.n	80064e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064d0:	f7fe fab4 	bl	8004a3c <HAL_GetTick>
 80064d4:	4602      	mov	r2, r0
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d901      	bls.n	80064e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e187      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1f0      	bne.n	80064d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 0308 	and.w	r3, r3, #8
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d036      	beq.n	8006568 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d016      	beq.n	8006530 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006502:	4b15      	ldr	r3, [pc, #84]	@ (8006558 <HAL_RCC_OscConfig+0x248>)
 8006504:	2201      	movs	r2, #1
 8006506:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006508:	f7fe fa98 	bl	8004a3c <HAL_GetTick>
 800650c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006510:	f7fe fa94 	bl	8004a3c <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e167      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006522:	4b0b      	ldr	r3, [pc, #44]	@ (8006550 <HAL_RCC_OscConfig+0x240>)
 8006524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f0      	beq.n	8006510 <HAL_RCC_OscConfig+0x200>
 800652e:	e01b      	b.n	8006568 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006530:	4b09      	ldr	r3, [pc, #36]	@ (8006558 <HAL_RCC_OscConfig+0x248>)
 8006532:	2200      	movs	r2, #0
 8006534:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006536:	f7fe fa81 	bl	8004a3c <HAL_GetTick>
 800653a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800653c:	e00e      	b.n	800655c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800653e:	f7fe fa7d 	bl	8004a3c <HAL_GetTick>
 8006542:	4602      	mov	r2, r0
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	2b02      	cmp	r3, #2
 800654a:	d907      	bls.n	800655c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e150      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
 8006550:	40023800 	.word	0x40023800
 8006554:	42470000 	.word	0x42470000
 8006558:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800655c:	4b88      	ldr	r3, [pc, #544]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800655e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006560:	f003 0302 	and.w	r3, r3, #2
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1ea      	bne.n	800653e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 8097 	beq.w	80066a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006576:	2300      	movs	r3, #0
 8006578:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800657a:	4b81      	ldr	r3, [pc, #516]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800657c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10f      	bne.n	80065a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006586:	2300      	movs	r3, #0
 8006588:	60bb      	str	r3, [r7, #8]
 800658a:	4b7d      	ldr	r3, [pc, #500]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800658c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658e:	4a7c      	ldr	r2, [pc, #496]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006590:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006594:	6413      	str	r3, [r2, #64]	@ 0x40
 8006596:	4b7a      	ldr	r3, [pc, #488]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800659e:	60bb      	str	r3, [r7, #8]
 80065a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065a2:	2301      	movs	r3, #1
 80065a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065a6:	4b77      	ldr	r3, [pc, #476]	@ (8006784 <HAL_RCC_OscConfig+0x474>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d118      	bne.n	80065e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065b2:	4b74      	ldr	r3, [pc, #464]	@ (8006784 <HAL_RCC_OscConfig+0x474>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a73      	ldr	r2, [pc, #460]	@ (8006784 <HAL_RCC_OscConfig+0x474>)
 80065b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065be:	f7fe fa3d 	bl	8004a3c <HAL_GetTick>
 80065c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065c4:	e008      	b.n	80065d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065c6:	f7fe fa39 	bl	8004a3c <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d901      	bls.n	80065d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e10c      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065d8:	4b6a      	ldr	r3, [pc, #424]	@ (8006784 <HAL_RCC_OscConfig+0x474>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d0f0      	beq.n	80065c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d106      	bne.n	80065fa <HAL_RCC_OscConfig+0x2ea>
 80065ec:	4b64      	ldr	r3, [pc, #400]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 80065ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f0:	4a63      	ldr	r2, [pc, #396]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 80065f2:	f043 0301 	orr.w	r3, r3, #1
 80065f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80065f8:	e01c      	b.n	8006634 <HAL_RCC_OscConfig+0x324>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	2b05      	cmp	r3, #5
 8006600:	d10c      	bne.n	800661c <HAL_RCC_OscConfig+0x30c>
 8006602:	4b5f      	ldr	r3, [pc, #380]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006606:	4a5e      	ldr	r2, [pc, #376]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006608:	f043 0304 	orr.w	r3, r3, #4
 800660c:	6713      	str	r3, [r2, #112]	@ 0x70
 800660e:	4b5c      	ldr	r3, [pc, #368]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006612:	4a5b      	ldr	r2, [pc, #364]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006614:	f043 0301 	orr.w	r3, r3, #1
 8006618:	6713      	str	r3, [r2, #112]	@ 0x70
 800661a:	e00b      	b.n	8006634 <HAL_RCC_OscConfig+0x324>
 800661c:	4b58      	ldr	r3, [pc, #352]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800661e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006620:	4a57      	ldr	r2, [pc, #348]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006622:	f023 0301 	bic.w	r3, r3, #1
 8006626:	6713      	str	r3, [r2, #112]	@ 0x70
 8006628:	4b55      	ldr	r3, [pc, #340]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800662a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800662c:	4a54      	ldr	r2, [pc, #336]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800662e:	f023 0304 	bic.w	r3, r3, #4
 8006632:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d015      	beq.n	8006668 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800663c:	f7fe f9fe 	bl	8004a3c <HAL_GetTick>
 8006640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006642:	e00a      	b.n	800665a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006644:	f7fe f9fa 	bl	8004a3c <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006652:	4293      	cmp	r3, r2
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e0cb      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800665a:	4b49      	ldr	r3, [pc, #292]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800665c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800665e:	f003 0302 	and.w	r3, r3, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d0ee      	beq.n	8006644 <HAL_RCC_OscConfig+0x334>
 8006666:	e014      	b.n	8006692 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006668:	f7fe f9e8 	bl	8004a3c <HAL_GetTick>
 800666c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800666e:	e00a      	b.n	8006686 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006670:	f7fe f9e4 	bl	8004a3c <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800667e:	4293      	cmp	r3, r2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e0b5      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006686:	4b3e      	ldr	r3, [pc, #248]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1ee      	bne.n	8006670 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006692:	7dfb      	ldrb	r3, [r7, #23]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d105      	bne.n	80066a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006698:	4b39      	ldr	r3, [pc, #228]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	4a38      	ldr	r2, [pc, #224]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800669e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	f000 80a1 	beq.w	80067f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066ae:	4b34      	ldr	r3, [pc, #208]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f003 030c 	and.w	r3, r3, #12
 80066b6:	2b08      	cmp	r3, #8
 80066b8:	d05c      	beq.n	8006774 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d141      	bne.n	8006746 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066c2:	4b31      	ldr	r3, [pc, #196]	@ (8006788 <HAL_RCC_OscConfig+0x478>)
 80066c4:	2200      	movs	r2, #0
 80066c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c8:	f7fe f9b8 	bl	8004a3c <HAL_GetTick>
 80066cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066d0:	f7fe f9b4 	bl	8004a3c <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e087      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066e2:	4b27      	ldr	r3, [pc, #156]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1f0      	bne.n	80066d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	69da      	ldr	r2, [r3, #28]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fc:	019b      	lsls	r3, r3, #6
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006704:	085b      	lsrs	r3, r3, #1
 8006706:	3b01      	subs	r3, #1
 8006708:	041b      	lsls	r3, r3, #16
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006710:	061b      	lsls	r3, r3, #24
 8006712:	491b      	ldr	r1, [pc, #108]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006714:	4313      	orrs	r3, r2
 8006716:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006718:	4b1b      	ldr	r3, [pc, #108]	@ (8006788 <HAL_RCC_OscConfig+0x478>)
 800671a:	2201      	movs	r2, #1
 800671c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800671e:	f7fe f98d 	bl	8004a3c <HAL_GetTick>
 8006722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006724:	e008      	b.n	8006738 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006726:	f7fe f989 	bl	8004a3c <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d901      	bls.n	8006738 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e05c      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006738:	4b11      	ldr	r3, [pc, #68]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d0f0      	beq.n	8006726 <HAL_RCC_OscConfig+0x416>
 8006744:	e054      	b.n	80067f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006746:	4b10      	ldr	r3, [pc, #64]	@ (8006788 <HAL_RCC_OscConfig+0x478>)
 8006748:	2200      	movs	r2, #0
 800674a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800674c:	f7fe f976 	bl	8004a3c <HAL_GetTick>
 8006750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006752:	e008      	b.n	8006766 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006754:	f7fe f972 	bl	8004a3c <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	2b02      	cmp	r3, #2
 8006760:	d901      	bls.n	8006766 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e045      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006766:	4b06      	ldr	r3, [pc, #24]	@ (8006780 <HAL_RCC_OscConfig+0x470>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1f0      	bne.n	8006754 <HAL_RCC_OscConfig+0x444>
 8006772:	e03d      	b.n	80067f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	2b01      	cmp	r3, #1
 800677a:	d107      	bne.n	800678c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e038      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
 8006780:	40023800 	.word	0x40023800
 8006784:	40007000 	.word	0x40007000
 8006788:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800678c:	4b1b      	ldr	r3, [pc, #108]	@ (80067fc <HAL_RCC_OscConfig+0x4ec>)
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d028      	beq.n	80067ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d121      	bne.n	80067ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d11a      	bne.n	80067ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067bc:	4013      	ands	r3, r2
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d111      	bne.n	80067ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d2:	085b      	lsrs	r3, r3, #1
 80067d4:	3b01      	subs	r3, #1
 80067d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067d8:	429a      	cmp	r2, r3
 80067da:	d107      	bne.n	80067ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d001      	beq.n	80067f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e000      	b.n	80067f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3718      	adds	r7, #24
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	40023800 	.word	0x40023800

08006800 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e0cc      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006814:	4b68      	ldr	r3, [pc, #416]	@ (80069b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0307 	and.w	r3, r3, #7
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	429a      	cmp	r2, r3
 8006820:	d90c      	bls.n	800683c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006822:	4b65      	ldr	r3, [pc, #404]	@ (80069b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	b2d2      	uxtb	r2, r2
 8006828:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800682a:	4b63      	ldr	r3, [pc, #396]	@ (80069b8 <HAL_RCC_ClockConfig+0x1b8>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0307 	and.w	r3, r3, #7
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	429a      	cmp	r2, r3
 8006836:	d001      	beq.n	800683c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e0b8      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d020      	beq.n	800688a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0304 	and.w	r3, r3, #4
 8006850:	2b00      	cmp	r3, #0
 8006852:	d005      	beq.n	8006860 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006854:	4b59      	ldr	r3, [pc, #356]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	4a58      	ldr	r2, [pc, #352]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 800685a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800685e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	2b00      	cmp	r3, #0
 800686a:	d005      	beq.n	8006878 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800686c:	4b53      	ldr	r3, [pc, #332]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	4a52      	ldr	r2, [pc, #328]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006872:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006876:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006878:	4b50      	ldr	r3, [pc, #320]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	494d      	ldr	r1, [pc, #308]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006886:	4313      	orrs	r3, r2
 8006888:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b00      	cmp	r3, #0
 8006894:	d044      	beq.n	8006920 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d107      	bne.n	80068ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800689e:	4b47      	ldr	r3, [pc, #284]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d119      	bne.n	80068de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e07f      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d003      	beq.n	80068be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068ba:	2b03      	cmp	r3, #3
 80068bc:	d107      	bne.n	80068ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068be:	4b3f      	ldr	r3, [pc, #252]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d109      	bne.n	80068de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e06f      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ce:	4b3b      	ldr	r3, [pc, #236]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d101      	bne.n	80068de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e067      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068de:	4b37      	ldr	r3, [pc, #220]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f023 0203 	bic.w	r2, r3, #3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	4934      	ldr	r1, [pc, #208]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068f0:	f7fe f8a4 	bl	8004a3c <HAL_GetTick>
 80068f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068f6:	e00a      	b.n	800690e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068f8:	f7fe f8a0 	bl	8004a3c <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006906:	4293      	cmp	r3, r2
 8006908:	d901      	bls.n	800690e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e04f      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800690e:	4b2b      	ldr	r3, [pc, #172]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f003 020c 	and.w	r2, r3, #12
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	429a      	cmp	r2, r3
 800691e:	d1eb      	bne.n	80068f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006920:	4b25      	ldr	r3, [pc, #148]	@ (80069b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	429a      	cmp	r2, r3
 800692c:	d20c      	bcs.n	8006948 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800692e:	4b22      	ldr	r3, [pc, #136]	@ (80069b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006930:	683a      	ldr	r2, [r7, #0]
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006936:	4b20      	ldr	r3, [pc, #128]	@ (80069b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0307 	and.w	r3, r3, #7
 800693e:	683a      	ldr	r2, [r7, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d001      	beq.n	8006948 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e032      	b.n	80069ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006954:	4b19      	ldr	r3, [pc, #100]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	4916      	ldr	r1, [pc, #88]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006962:	4313      	orrs	r3, r2
 8006964:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0308 	and.w	r3, r3, #8
 800696e:	2b00      	cmp	r3, #0
 8006970:	d009      	beq.n	8006986 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006972:	4b12      	ldr	r3, [pc, #72]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	00db      	lsls	r3, r3, #3
 8006980:	490e      	ldr	r1, [pc, #56]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 8006982:	4313      	orrs	r3, r2
 8006984:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006986:	f000 f821 	bl	80069cc <HAL_RCC_GetSysClockFreq>
 800698a:	4602      	mov	r2, r0
 800698c:	4b0b      	ldr	r3, [pc, #44]	@ (80069bc <HAL_RCC_ClockConfig+0x1bc>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	091b      	lsrs	r3, r3, #4
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	490a      	ldr	r1, [pc, #40]	@ (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006998:	5ccb      	ldrb	r3, [r1, r3]
 800699a:	fa22 f303 	lsr.w	r3, r2, r3
 800699e:	4a09      	ldr	r2, [pc, #36]	@ (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 80069a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069a2:	4b09      	ldr	r3, [pc, #36]	@ (80069c8 <HAL_RCC_ClockConfig+0x1c8>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7fe f804 	bl	80049b4 <HAL_InitTick>

  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	40023c00 	.word	0x40023c00
 80069bc:	40023800 	.word	0x40023800
 80069c0:	0800ccdc 	.word	0x0800ccdc
 80069c4:	20000004 	.word	0x20000004
 80069c8:	20000008 	.word	0x20000008

080069cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069d0:	b094      	sub	sp, #80	@ 0x50
 80069d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80069d8:	2300      	movs	r3, #0
 80069da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069dc:	2300      	movs	r3, #0
 80069de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80069e0:	2300      	movs	r3, #0
 80069e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069e4:	4b79      	ldr	r3, [pc, #484]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x200>)
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f003 030c 	and.w	r3, r3, #12
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d00d      	beq.n	8006a0c <HAL_RCC_GetSysClockFreq+0x40>
 80069f0:	2b08      	cmp	r3, #8
 80069f2:	f200 80e1 	bhi.w	8006bb8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_RCC_GetSysClockFreq+0x34>
 80069fa:	2b04      	cmp	r3, #4
 80069fc:	d003      	beq.n	8006a06 <HAL_RCC_GetSysClockFreq+0x3a>
 80069fe:	e0db      	b.n	8006bb8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a00:	4b73      	ldr	r3, [pc, #460]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a02:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006a04:	e0db      	b.n	8006bbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a06:	4b73      	ldr	r3, [pc, #460]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006a08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a0a:	e0d8      	b.n	8006bbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a0c:	4b6f      	ldr	r3, [pc, #444]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x200>)
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a14:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a16:	4b6d      	ldr	r3, [pc, #436]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x200>)
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d063      	beq.n	8006aea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a22:	4b6a      	ldr	r3, [pc, #424]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x200>)
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	099b      	lsrs	r3, r3, #6
 8006a28:	2200      	movs	r2, #0
 8006a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a34:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a36:	2300      	movs	r3, #0
 8006a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006a3e:	4622      	mov	r2, r4
 8006a40:	462b      	mov	r3, r5
 8006a42:	f04f 0000 	mov.w	r0, #0
 8006a46:	f04f 0100 	mov.w	r1, #0
 8006a4a:	0159      	lsls	r1, r3, #5
 8006a4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a50:	0150      	lsls	r0, r2, #5
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	4621      	mov	r1, r4
 8006a58:	1a51      	subs	r1, r2, r1
 8006a5a:	6139      	str	r1, [r7, #16]
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	eb63 0301 	sbc.w	r3, r3, r1
 8006a62:	617b      	str	r3, [r7, #20]
 8006a64:	f04f 0200 	mov.w	r2, #0
 8006a68:	f04f 0300 	mov.w	r3, #0
 8006a6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a70:	4659      	mov	r1, fp
 8006a72:	018b      	lsls	r3, r1, #6
 8006a74:	4651      	mov	r1, sl
 8006a76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a7a:	4651      	mov	r1, sl
 8006a7c:	018a      	lsls	r2, r1, #6
 8006a7e:	4651      	mov	r1, sl
 8006a80:	ebb2 0801 	subs.w	r8, r2, r1
 8006a84:	4659      	mov	r1, fp
 8006a86:	eb63 0901 	sbc.w	r9, r3, r1
 8006a8a:	f04f 0200 	mov.w	r2, #0
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a9e:	4690      	mov	r8, r2
 8006aa0:	4699      	mov	r9, r3
 8006aa2:	4623      	mov	r3, r4
 8006aa4:	eb18 0303 	adds.w	r3, r8, r3
 8006aa8:	60bb      	str	r3, [r7, #8]
 8006aaa:	462b      	mov	r3, r5
 8006aac:	eb49 0303 	adc.w	r3, r9, r3
 8006ab0:	60fb      	str	r3, [r7, #12]
 8006ab2:	f04f 0200 	mov.w	r2, #0
 8006ab6:	f04f 0300 	mov.w	r3, #0
 8006aba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006abe:	4629      	mov	r1, r5
 8006ac0:	024b      	lsls	r3, r1, #9
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ac8:	4621      	mov	r1, r4
 8006aca:	024a      	lsls	r2, r1, #9
 8006acc:	4610      	mov	r0, r2
 8006ace:	4619      	mov	r1, r3
 8006ad0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ad6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ad8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006adc:	f7fa f864 	bl	8000ba8 <__aeabi_uldivmod>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ae8:	e058      	b.n	8006b9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aea:	4b38      	ldr	r3, [pc, #224]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x200>)
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	099b      	lsrs	r3, r3, #6
 8006af0:	2200      	movs	r2, #0
 8006af2:	4618      	mov	r0, r3
 8006af4:	4611      	mov	r1, r2
 8006af6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006afa:	623b      	str	r3, [r7, #32]
 8006afc:	2300      	movs	r3, #0
 8006afe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b04:	4642      	mov	r2, r8
 8006b06:	464b      	mov	r3, r9
 8006b08:	f04f 0000 	mov.w	r0, #0
 8006b0c:	f04f 0100 	mov.w	r1, #0
 8006b10:	0159      	lsls	r1, r3, #5
 8006b12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b16:	0150      	lsls	r0, r2, #5
 8006b18:	4602      	mov	r2, r0
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	4641      	mov	r1, r8
 8006b1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b22:	4649      	mov	r1, r9
 8006b24:	eb63 0b01 	sbc.w	fp, r3, r1
 8006b28:	f04f 0200 	mov.w	r2, #0
 8006b2c:	f04f 0300 	mov.w	r3, #0
 8006b30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006b34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b3c:	ebb2 040a 	subs.w	r4, r2, sl
 8006b40:	eb63 050b 	sbc.w	r5, r3, fp
 8006b44:	f04f 0200 	mov.w	r2, #0
 8006b48:	f04f 0300 	mov.w	r3, #0
 8006b4c:	00eb      	lsls	r3, r5, #3
 8006b4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b52:	00e2      	lsls	r2, r4, #3
 8006b54:	4614      	mov	r4, r2
 8006b56:	461d      	mov	r5, r3
 8006b58:	4643      	mov	r3, r8
 8006b5a:	18e3      	adds	r3, r4, r3
 8006b5c:	603b      	str	r3, [r7, #0]
 8006b5e:	464b      	mov	r3, r9
 8006b60:	eb45 0303 	adc.w	r3, r5, r3
 8006b64:	607b      	str	r3, [r7, #4]
 8006b66:	f04f 0200 	mov.w	r2, #0
 8006b6a:	f04f 0300 	mov.w	r3, #0
 8006b6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b72:	4629      	mov	r1, r5
 8006b74:	028b      	lsls	r3, r1, #10
 8006b76:	4621      	mov	r1, r4
 8006b78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	028a      	lsls	r2, r1, #10
 8006b80:	4610      	mov	r0, r2
 8006b82:	4619      	mov	r1, r3
 8006b84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b86:	2200      	movs	r2, #0
 8006b88:	61bb      	str	r3, [r7, #24]
 8006b8a:	61fa      	str	r2, [r7, #28]
 8006b8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b90:	f7fa f80a 	bl	8000ba8 <__aeabi_uldivmod>
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	4613      	mov	r3, r2
 8006b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x200>)
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	0c1b      	lsrs	r3, r3, #16
 8006ba2:	f003 0303 	and.w	r3, r3, #3
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	005b      	lsls	r3, r3, #1
 8006baa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006bac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bb6:	e002      	b.n	8006bbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bb8:	4b05      	ldr	r3, [pc, #20]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3750      	adds	r7, #80	@ 0x50
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bca:	bf00      	nop
 8006bcc:	40023800 	.word	0x40023800
 8006bd0:	00f42400 	.word	0x00f42400
 8006bd4:	007a1200 	.word	0x007a1200

08006bd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bdc:	4b03      	ldr	r3, [pc, #12]	@ (8006bec <HAL_RCC_GetHCLKFreq+0x14>)
 8006bde:	681b      	ldr	r3, [r3, #0]
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	20000004 	.word	0x20000004

08006bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bf4:	f7ff fff0 	bl	8006bd8 <HAL_RCC_GetHCLKFreq>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	4b05      	ldr	r3, [pc, #20]	@ (8006c10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	0a9b      	lsrs	r3, r3, #10
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	4903      	ldr	r1, [pc, #12]	@ (8006c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c06:	5ccb      	ldrb	r3, [r1, r3]
 8006c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	40023800 	.word	0x40023800
 8006c14:	0800ccec 	.word	0x0800ccec

08006c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c1c:	f7ff ffdc 	bl	8006bd8 <HAL_RCC_GetHCLKFreq>
 8006c20:	4602      	mov	r2, r0
 8006c22:	4b05      	ldr	r3, [pc, #20]	@ (8006c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	0b5b      	lsrs	r3, r3, #13
 8006c28:	f003 0307 	and.w	r3, r3, #7
 8006c2c:	4903      	ldr	r1, [pc, #12]	@ (8006c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c2e:	5ccb      	ldrb	r3, [r1, r3]
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	0800ccec 	.word	0x0800ccec

08006c40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e041      	b.n	8006cd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d106      	bne.n	8006c6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f7fd fbd2 	bl	8004410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	4610      	mov	r0, r2
 8006c80:	f000 fcdc 	bl	800763c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
	...

08006ce0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d001      	beq.n	8006cf8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e04e      	b.n	8006d96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68da      	ldr	r2, [r3, #12]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f042 0201 	orr.w	r2, r2, #1
 8006d0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a23      	ldr	r2, [pc, #140]	@ (8006da4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d022      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d22:	d01d      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a1f      	ldr	r2, [pc, #124]	@ (8006da8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d018      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a1e      	ldr	r2, [pc, #120]	@ (8006dac <HAL_TIM_Base_Start_IT+0xcc>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d013      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006db0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00e      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a1b      	ldr	r2, [pc, #108]	@ (8006db4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d009      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a19      	ldr	r2, [pc, #100]	@ (8006db8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d004      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0x80>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a18      	ldr	r2, [pc, #96]	@ (8006dbc <HAL_TIM_Base_Start_IT+0xdc>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d111      	bne.n	8006d84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f003 0307 	and.w	r3, r3, #7
 8006d6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2b06      	cmp	r3, #6
 8006d70:	d010      	beq.n	8006d94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f042 0201 	orr.w	r2, r2, #1
 8006d80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d82:	e007      	b.n	8006d94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f042 0201 	orr.w	r2, r2, #1
 8006d92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3714      	adds	r7, #20
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	40010000 	.word	0x40010000
 8006da8:	40000400 	.word	0x40000400
 8006dac:	40000800 	.word	0x40000800
 8006db0:	40000c00 	.word	0x40000c00
 8006db4:	40010400 	.word	0x40010400
 8006db8:	40014000 	.word	0x40014000
 8006dbc:	40001800 	.word	0x40001800

08006dc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e041      	b.n	8006e56 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d106      	bne.n	8006dec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f839 	bl	8006e5e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4610      	mov	r0, r2
 8006e00:	f000 fc1c 	bl	800763c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3708      	adds	r7, #8
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b083      	sub	sp, #12
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e66:	bf00      	nop
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
	...

08006e74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d109      	bne.n	8006e98 <HAL_TIM_PWM_Start+0x24>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	bf14      	ite	ne
 8006e90:	2301      	movne	r3, #1
 8006e92:	2300      	moveq	r3, #0
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	e022      	b.n	8006ede <HAL_TIM_PWM_Start+0x6a>
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	2b04      	cmp	r3, #4
 8006e9c:	d109      	bne.n	8006eb2 <HAL_TIM_PWM_Start+0x3e>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	bf14      	ite	ne
 8006eaa:	2301      	movne	r3, #1
 8006eac:	2300      	moveq	r3, #0
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	e015      	b.n	8006ede <HAL_TIM_PWM_Start+0x6a>
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	2b08      	cmp	r3, #8
 8006eb6:	d109      	bne.n	8006ecc <HAL_TIM_PWM_Start+0x58>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	bf14      	ite	ne
 8006ec4:	2301      	movne	r3, #1
 8006ec6:	2300      	moveq	r3, #0
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	e008      	b.n	8006ede <HAL_TIM_PWM_Start+0x6a>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	bf14      	ite	ne
 8006ed8:	2301      	movne	r3, #1
 8006eda:	2300      	moveq	r3, #0
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e07c      	b.n	8006fe0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d104      	bne.n	8006ef6 <HAL_TIM_PWM_Start+0x82>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ef4:	e013      	b.n	8006f1e <HAL_TIM_PWM_Start+0xaa>
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d104      	bne.n	8006f06 <HAL_TIM_PWM_Start+0x92>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2202      	movs	r2, #2
 8006f00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f04:	e00b      	b.n	8006f1e <HAL_TIM_PWM_Start+0xaa>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b08      	cmp	r3, #8
 8006f0a:	d104      	bne.n	8006f16 <HAL_TIM_PWM_Start+0xa2>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f14:	e003      	b.n	8006f1e <HAL_TIM_PWM_Start+0xaa>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2202      	movs	r2, #2
 8006f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2201      	movs	r2, #1
 8006f24:	6839      	ldr	r1, [r7, #0]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 fe7e 	bl	8007c28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a2d      	ldr	r2, [pc, #180]	@ (8006fe8 <HAL_TIM_PWM_Start+0x174>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d004      	beq.n	8006f40 <HAL_TIM_PWM_Start+0xcc>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8006fec <HAL_TIM_PWM_Start+0x178>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d101      	bne.n	8006f44 <HAL_TIM_PWM_Start+0xd0>
 8006f40:	2301      	movs	r3, #1
 8006f42:	e000      	b.n	8006f46 <HAL_TIM_PWM_Start+0xd2>
 8006f44:	2300      	movs	r3, #0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d007      	beq.n	8006f5a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a22      	ldr	r2, [pc, #136]	@ (8006fe8 <HAL_TIM_PWM_Start+0x174>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d022      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f6c:	d01d      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1f      	ldr	r2, [pc, #124]	@ (8006ff0 <HAL_TIM_PWM_Start+0x17c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d018      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ff4 <HAL_TIM_PWM_Start+0x180>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d013      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1c      	ldr	r2, [pc, #112]	@ (8006ff8 <HAL_TIM_PWM_Start+0x184>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d00e      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a16      	ldr	r2, [pc, #88]	@ (8006fec <HAL_TIM_PWM_Start+0x178>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d009      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a18      	ldr	r2, [pc, #96]	@ (8006ffc <HAL_TIM_PWM_Start+0x188>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d004      	beq.n	8006faa <HAL_TIM_PWM_Start+0x136>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a16      	ldr	r2, [pc, #88]	@ (8007000 <HAL_TIM_PWM_Start+0x18c>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d111      	bne.n	8006fce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f003 0307 	and.w	r3, r3, #7
 8006fb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2b06      	cmp	r3, #6
 8006fba:	d010      	beq.n	8006fde <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f042 0201 	orr.w	r2, r2, #1
 8006fca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fcc:	e007      	b.n	8006fde <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f042 0201 	orr.w	r2, r2, #1
 8006fdc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	40010000 	.word	0x40010000
 8006fec:	40010400 	.word	0x40010400
 8006ff0:	40000400 	.word	0x40000400
 8006ff4:	40000800 	.word	0x40000800
 8006ff8:	40000c00 	.word	0x40000c00
 8006ffc:	40014000 	.word	0x40014000
 8007000:	40001800 	.word	0x40001800

08007004 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b082      	sub	sp, #8
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2200      	movs	r2, #0
 8007014:	6839      	ldr	r1, [r7, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f000 fe06 	bl	8007c28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a2e      	ldr	r2, [pc, #184]	@ (80070dc <HAL_TIM_PWM_Stop+0xd8>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d004      	beq.n	8007030 <HAL_TIM_PWM_Stop+0x2c>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a2d      	ldr	r2, [pc, #180]	@ (80070e0 <HAL_TIM_PWM_Stop+0xdc>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d101      	bne.n	8007034 <HAL_TIM_PWM_Stop+0x30>
 8007030:	2301      	movs	r3, #1
 8007032:	e000      	b.n	8007036 <HAL_TIM_PWM_Stop+0x32>
 8007034:	2300      	movs	r3, #0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d017      	beq.n	800706a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	6a1a      	ldr	r2, [r3, #32]
 8007040:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007044:	4013      	ands	r3, r2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d10f      	bne.n	800706a <HAL_TIM_PWM_Stop+0x66>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	6a1a      	ldr	r2, [r3, #32]
 8007050:	f240 4344 	movw	r3, #1092	@ 0x444
 8007054:	4013      	ands	r3, r2
 8007056:	2b00      	cmp	r3, #0
 8007058:	d107      	bne.n	800706a <HAL_TIM_PWM_Stop+0x66>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007068:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6a1a      	ldr	r2, [r3, #32]
 8007070:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007074:	4013      	ands	r3, r2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10f      	bne.n	800709a <HAL_TIM_PWM_Stop+0x96>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6a1a      	ldr	r2, [r3, #32]
 8007080:	f240 4344 	movw	r3, #1092	@ 0x444
 8007084:	4013      	ands	r3, r2
 8007086:	2b00      	cmp	r3, #0
 8007088:	d107      	bne.n	800709a <HAL_TIM_PWM_Stop+0x96>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f022 0201 	bic.w	r2, r2, #1
 8007098:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d104      	bne.n	80070aa <HAL_TIM_PWM_Stop+0xa6>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070a8:	e013      	b.n	80070d2 <HAL_TIM_PWM_Stop+0xce>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b04      	cmp	r3, #4
 80070ae:	d104      	bne.n	80070ba <HAL_TIM_PWM_Stop+0xb6>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070b8:	e00b      	b.n	80070d2 <HAL_TIM_PWM_Stop+0xce>
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d104      	bne.n	80070ca <HAL_TIM_PWM_Stop+0xc6>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070c8:	e003      	b.n	80070d2 <HAL_TIM_PWM_Stop+0xce>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3708      	adds	r7, #8
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	40010000 	.word	0x40010000
 80070e0:	40010400 	.word	0x40010400

080070e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f003 0302 	and.w	r3, r3, #2
 8007102:	2b00      	cmp	r3, #0
 8007104:	d020      	beq.n	8007148 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f003 0302 	and.w	r3, r3, #2
 800710c:	2b00      	cmp	r3, #0
 800710e:	d01b      	beq.n	8007148 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0202 	mvn.w	r2, #2
 8007118:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2201      	movs	r2, #1
 800711e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	f003 0303 	and.w	r3, r3, #3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fa65 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 8007134:	e005      	b.n	8007142 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 fa57 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fa68 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	f003 0304 	and.w	r3, r3, #4
 800714e:	2b00      	cmp	r3, #0
 8007150:	d020      	beq.n	8007194 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f003 0304 	and.w	r3, r3, #4
 8007158:	2b00      	cmp	r3, #0
 800715a:	d01b      	beq.n	8007194 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f06f 0204 	mvn.w	r2, #4
 8007164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2202      	movs	r2, #2
 800716a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 fa3f 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 8007180:	e005      	b.n	800718e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 fa31 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 fa42 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f003 0308 	and.w	r3, r3, #8
 800719a:	2b00      	cmp	r3, #0
 800719c:	d020      	beq.n	80071e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f003 0308 	and.w	r3, r3, #8
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d01b      	beq.n	80071e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f06f 0208 	mvn.w	r2, #8
 80071b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2204      	movs	r2, #4
 80071b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	f003 0303 	and.w	r3, r3, #3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d003      	beq.n	80071ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fa19 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 80071cc:	e005      	b.n	80071da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa0b 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 fa1c 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f003 0310 	and.w	r3, r3, #16
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d020      	beq.n	800722c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 0310 	and.w	r3, r3, #16
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d01b      	beq.n	800722c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0210 	mvn.w	r2, #16
 80071fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2208      	movs	r2, #8
 8007202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f9f3 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 8007218:	e005      	b.n	8007226 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f9e5 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f9f6 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00c      	beq.n	8007250 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f003 0301 	and.w	r3, r3, #1
 800723c:	2b00      	cmp	r3, #0
 800723e:	d007      	beq.n	8007250 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f06f 0201 	mvn.w	r2, #1
 8007248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f9c3 	bl	80075d6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00c      	beq.n	8007274 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007260:	2b00      	cmp	r3, #0
 8007262:	d007      	beq.n	8007274 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800726c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 fd86 	bl	8007d80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00c      	beq.n	8007298 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007284:	2b00      	cmp	r3, #0
 8007286:	d007      	beq.n	8007298 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f9c7 	bl	8007626 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	f003 0320 	and.w	r3, r3, #32
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00c      	beq.n	80072bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f003 0320 	and.w	r3, r3, #32
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d007      	beq.n	80072bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f06f 0220 	mvn.w	r2, #32
 80072b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fd58 	bl	8007d6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072bc:	bf00      	nop
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b086      	sub	sp, #24
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072d0:	2300      	movs	r3, #0
 80072d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d101      	bne.n	80072e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072de:	2302      	movs	r3, #2
 80072e0:	e0ae      	b.n	8007440 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b0c      	cmp	r3, #12
 80072ee:	f200 809f 	bhi.w	8007430 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80072f2:	a201      	add	r2, pc, #4	@ (adr r2, 80072f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80072f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f8:	0800732d 	.word	0x0800732d
 80072fc:	08007431 	.word	0x08007431
 8007300:	08007431 	.word	0x08007431
 8007304:	08007431 	.word	0x08007431
 8007308:	0800736d 	.word	0x0800736d
 800730c:	08007431 	.word	0x08007431
 8007310:	08007431 	.word	0x08007431
 8007314:	08007431 	.word	0x08007431
 8007318:	080073af 	.word	0x080073af
 800731c:	08007431 	.word	0x08007431
 8007320:	08007431 	.word	0x08007431
 8007324:	08007431 	.word	0x08007431
 8007328:	080073ef 	.word	0x080073ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68b9      	ldr	r1, [r7, #8]
 8007332:	4618      	mov	r0, r3
 8007334:	f000 fa2e 	bl	8007794 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699a      	ldr	r2, [r3, #24]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0208 	orr.w	r2, r2, #8
 8007346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	699a      	ldr	r2, [r3, #24]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 0204 	bic.w	r2, r2, #4
 8007356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	6999      	ldr	r1, [r3, #24]
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	691a      	ldr	r2, [r3, #16]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	619a      	str	r2, [r3, #24]
      break;
 800736a:	e064      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68b9      	ldr	r1, [r7, #8]
 8007372:	4618      	mov	r0, r3
 8007374:	f000 fa7e 	bl	8007874 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	699a      	ldr	r2, [r3, #24]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	699a      	ldr	r2, [r3, #24]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6999      	ldr	r1, [r3, #24]
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	021a      	lsls	r2, r3, #8
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	430a      	orrs	r2, r1
 80073aa:	619a      	str	r2, [r3, #24]
      break;
 80073ac:	e043      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68b9      	ldr	r1, [r7, #8]
 80073b4:	4618      	mov	r0, r3
 80073b6:	f000 fad3 	bl	8007960 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	69da      	ldr	r2, [r3, #28]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f042 0208 	orr.w	r2, r2, #8
 80073c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	69da      	ldr	r2, [r3, #28]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0204 	bic.w	r2, r2, #4
 80073d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	69d9      	ldr	r1, [r3, #28]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	691a      	ldr	r2, [r3, #16]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	430a      	orrs	r2, r1
 80073ea:	61da      	str	r2, [r3, #28]
      break;
 80073ec:	e023      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68b9      	ldr	r1, [r7, #8]
 80073f4:	4618      	mov	r0, r3
 80073f6:	f000 fb27 	bl	8007a48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69da      	ldr	r2, [r3, #28]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69da      	ldr	r2, [r3, #28]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	69d9      	ldr	r1, [r3, #28]
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	021a      	lsls	r2, r3, #8
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	430a      	orrs	r2, r1
 800742c:	61da      	str	r2, [r3, #28]
      break;
 800742e:	e002      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	75fb      	strb	r3, [r7, #23]
      break;
 8007434:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800743e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3718      	adds	r7, #24
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800745c:	2b01      	cmp	r3, #1
 800745e:	d101      	bne.n	8007464 <HAL_TIM_ConfigClockSource+0x1c>
 8007460:	2302      	movs	r3, #2
 8007462:	e0b4      	b.n	80075ce <HAL_TIM_ConfigClockSource+0x186>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2202      	movs	r2, #2
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800748a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800749c:	d03e      	beq.n	800751c <HAL_TIM_ConfigClockSource+0xd4>
 800749e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074a2:	f200 8087 	bhi.w	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074aa:	f000 8086 	beq.w	80075ba <HAL_TIM_ConfigClockSource+0x172>
 80074ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074b2:	d87f      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074b4:	2b70      	cmp	r3, #112	@ 0x70
 80074b6:	d01a      	beq.n	80074ee <HAL_TIM_ConfigClockSource+0xa6>
 80074b8:	2b70      	cmp	r3, #112	@ 0x70
 80074ba:	d87b      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074bc:	2b60      	cmp	r3, #96	@ 0x60
 80074be:	d050      	beq.n	8007562 <HAL_TIM_ConfigClockSource+0x11a>
 80074c0:	2b60      	cmp	r3, #96	@ 0x60
 80074c2:	d877      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074c4:	2b50      	cmp	r3, #80	@ 0x50
 80074c6:	d03c      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0xfa>
 80074c8:	2b50      	cmp	r3, #80	@ 0x50
 80074ca:	d873      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074cc:	2b40      	cmp	r3, #64	@ 0x40
 80074ce:	d058      	beq.n	8007582 <HAL_TIM_ConfigClockSource+0x13a>
 80074d0:	2b40      	cmp	r3, #64	@ 0x40
 80074d2:	d86f      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074d4:	2b30      	cmp	r3, #48	@ 0x30
 80074d6:	d064      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074d8:	2b30      	cmp	r3, #48	@ 0x30
 80074da:	d86b      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074dc:	2b20      	cmp	r3, #32
 80074de:	d060      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074e0:	2b20      	cmp	r3, #32
 80074e2:	d867      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d05c      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074e8:	2b10      	cmp	r3, #16
 80074ea:	d05a      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074ec:	e062      	b.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074fe:	f000 fb73 	bl	8007be8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	609a      	str	r2, [r3, #8]
      break;
 800751a:	e04f      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800752c:	f000 fb5c 	bl	8007be8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689a      	ldr	r2, [r3, #8]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800753e:	609a      	str	r2, [r3, #8]
      break;
 8007540:	e03c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800754e:	461a      	mov	r2, r3
 8007550:	f000 fad0 	bl	8007af4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2150      	movs	r1, #80	@ 0x50
 800755a:	4618      	mov	r0, r3
 800755c:	f000 fb29 	bl	8007bb2 <TIM_ITRx_SetConfig>
      break;
 8007560:	e02c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800756e:	461a      	mov	r2, r3
 8007570:	f000 faef 	bl	8007b52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2160      	movs	r1, #96	@ 0x60
 800757a:	4618      	mov	r0, r3
 800757c:	f000 fb19 	bl	8007bb2 <TIM_ITRx_SetConfig>
      break;
 8007580:	e01c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800758e:	461a      	mov	r2, r3
 8007590:	f000 fab0 	bl	8007af4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2140      	movs	r1, #64	@ 0x40
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fb09 	bl	8007bb2 <TIM_ITRx_SetConfig>
      break;
 80075a0:	e00c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4619      	mov	r1, r3
 80075ac:	4610      	mov	r0, r2
 80075ae:	f000 fb00 	bl	8007bb2 <TIM_ITRx_SetConfig>
      break;
 80075b2:	e003      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	73fb      	strb	r3, [r7, #15]
      break;
 80075b8:	e000      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80075ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80075de:	bf00      	nop
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075ea:	b480      	push	{r7}
 80075ec:	b083      	sub	sp, #12
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075f2:	bf00      	nop
 80075f4:	370c      	adds	r7, #12
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr

080075fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80075fe:	b480      	push	{r7}
 8007600:	b083      	sub	sp, #12
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800761a:	bf00      	nop
 800761c:	370c      	adds	r7, #12
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007626:	b480      	push	{r7}
 8007628:	b083      	sub	sp, #12
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800762e:	bf00      	nop
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
	...

0800763c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800763c:	b480      	push	{r7}
 800763e:	b085      	sub	sp, #20
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a46      	ldr	r2, [pc, #280]	@ (8007768 <TIM_Base_SetConfig+0x12c>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d013      	beq.n	800767c <TIM_Base_SetConfig+0x40>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800765a:	d00f      	beq.n	800767c <TIM_Base_SetConfig+0x40>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a43      	ldr	r2, [pc, #268]	@ (800776c <TIM_Base_SetConfig+0x130>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d00b      	beq.n	800767c <TIM_Base_SetConfig+0x40>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a42      	ldr	r2, [pc, #264]	@ (8007770 <TIM_Base_SetConfig+0x134>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d007      	beq.n	800767c <TIM_Base_SetConfig+0x40>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a41      	ldr	r2, [pc, #260]	@ (8007774 <TIM_Base_SetConfig+0x138>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d003      	beq.n	800767c <TIM_Base_SetConfig+0x40>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	4a40      	ldr	r2, [pc, #256]	@ (8007778 <TIM_Base_SetConfig+0x13c>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d108      	bne.n	800768e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007682:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	4313      	orrs	r3, r2
 800768c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a35      	ldr	r2, [pc, #212]	@ (8007768 <TIM_Base_SetConfig+0x12c>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d02b      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769c:	d027      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a32      	ldr	r2, [pc, #200]	@ (800776c <TIM_Base_SetConfig+0x130>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d023      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a31      	ldr	r2, [pc, #196]	@ (8007770 <TIM_Base_SetConfig+0x134>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d01f      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a30      	ldr	r2, [pc, #192]	@ (8007774 <TIM_Base_SetConfig+0x138>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d01b      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007778 <TIM_Base_SetConfig+0x13c>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d017      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a2e      	ldr	r2, [pc, #184]	@ (800777c <TIM_Base_SetConfig+0x140>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d013      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007780 <TIM_Base_SetConfig+0x144>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d00f      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007784 <TIM_Base_SetConfig+0x148>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d00b      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007788 <TIM_Base_SetConfig+0x14c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d007      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a2a      	ldr	r2, [pc, #168]	@ (800778c <TIM_Base_SetConfig+0x150>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d003      	beq.n	80076ee <TIM_Base_SetConfig+0xb2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a29      	ldr	r2, [pc, #164]	@ (8007790 <TIM_Base_SetConfig+0x154>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d108      	bne.n	8007700 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	4313      	orrs	r3, r2
 800770c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68fa      	ldr	r2, [r7, #12]
 8007712:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a10      	ldr	r2, [pc, #64]	@ (8007768 <TIM_Base_SetConfig+0x12c>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d003      	beq.n	8007734 <TIM_Base_SetConfig+0xf8>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a12      	ldr	r2, [pc, #72]	@ (8007778 <TIM_Base_SetConfig+0x13c>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d103      	bne.n	800773c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	691a      	ldr	r2, [r3, #16]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	2b01      	cmp	r3, #1
 800774c:	d105      	bne.n	800775a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f023 0201 	bic.w	r2, r3, #1
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	611a      	str	r2, [r3, #16]
  }
}
 800775a:	bf00      	nop
 800775c:	3714      	adds	r7, #20
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	40010000 	.word	0x40010000
 800776c:	40000400 	.word	0x40000400
 8007770:	40000800 	.word	0x40000800
 8007774:	40000c00 	.word	0x40000c00
 8007778:	40010400 	.word	0x40010400
 800777c:	40014000 	.word	0x40014000
 8007780:	40014400 	.word	0x40014400
 8007784:	40014800 	.word	0x40014800
 8007788:	40001800 	.word	0x40001800
 800778c:	40001c00 	.word	0x40001c00
 8007790:	40002000 	.word	0x40002000

08007794 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
 80077a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a1b      	ldr	r3, [r3, #32]
 80077a8:	f023 0201 	bic.w	r2, r3, #1
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f023 0303 	bic.w	r3, r3, #3
 80077ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f023 0302 	bic.w	r3, r3, #2
 80077dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a20      	ldr	r2, [pc, #128]	@ (800786c <TIM_OC1_SetConfig+0xd8>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d003      	beq.n	80077f8 <TIM_OC1_SetConfig+0x64>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a1f      	ldr	r2, [pc, #124]	@ (8007870 <TIM_OC1_SetConfig+0xdc>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d10c      	bne.n	8007812 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	f023 0308 	bic.w	r3, r3, #8
 80077fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	697a      	ldr	r2, [r7, #20]
 8007806:	4313      	orrs	r3, r2
 8007808:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f023 0304 	bic.w	r3, r3, #4
 8007810:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a15      	ldr	r2, [pc, #84]	@ (800786c <TIM_OC1_SetConfig+0xd8>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d003      	beq.n	8007822 <TIM_OC1_SetConfig+0x8e>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a14      	ldr	r2, [pc, #80]	@ (8007870 <TIM_OC1_SetConfig+0xdc>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d111      	bne.n	8007846 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	693a      	ldr	r2, [r7, #16]
 8007838:	4313      	orrs	r3, r2
 800783a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	699b      	ldr	r3, [r3, #24]
 8007840:	693a      	ldr	r2, [r7, #16]
 8007842:	4313      	orrs	r3, r2
 8007844:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	685a      	ldr	r2, [r3, #4]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	621a      	str	r2, [r3, #32]
}
 8007860:	bf00      	nop
 8007862:	371c      	adds	r7, #28
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	40010000 	.word	0x40010000
 8007870:	40010400 	.word	0x40010400

08007874 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a1b      	ldr	r3, [r3, #32]
 8007888:	f023 0210 	bic.w	r2, r3, #16
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	021b      	lsls	r3, r3, #8
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f023 0320 	bic.w	r3, r3, #32
 80078be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	011b      	lsls	r3, r3, #4
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a22      	ldr	r2, [pc, #136]	@ (8007958 <TIM_OC2_SetConfig+0xe4>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d003      	beq.n	80078dc <TIM_OC2_SetConfig+0x68>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a21      	ldr	r2, [pc, #132]	@ (800795c <TIM_OC2_SetConfig+0xe8>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d10d      	bne.n	80078f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	011b      	lsls	r3, r3, #4
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a17      	ldr	r2, [pc, #92]	@ (8007958 <TIM_OC2_SetConfig+0xe4>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d003      	beq.n	8007908 <TIM_OC2_SetConfig+0x94>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a16      	ldr	r2, [pc, #88]	@ (800795c <TIM_OC2_SetConfig+0xe8>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d113      	bne.n	8007930 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800790e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007916:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	4313      	orrs	r3, r2
 8007922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	699b      	ldr	r3, [r3, #24]
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	685a      	ldr	r2, [r3, #4]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	621a      	str	r2, [r3, #32]
}
 800794a:	bf00      	nop
 800794c:	371c      	adds	r7, #28
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	40010000 	.word	0x40010000
 800795c:	40010400 	.word	0x40010400

08007960 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	69db      	ldr	r3, [r3, #28]
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f023 0303 	bic.w	r3, r3, #3
 8007996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	4313      	orrs	r3, r2
 80079a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	021b      	lsls	r3, r3, #8
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a21      	ldr	r2, [pc, #132]	@ (8007a40 <TIM_OC3_SetConfig+0xe0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d003      	beq.n	80079c6 <TIM_OC3_SetConfig+0x66>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a20      	ldr	r2, [pc, #128]	@ (8007a44 <TIM_OC3_SetConfig+0xe4>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d10d      	bne.n	80079e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	68db      	ldr	r3, [r3, #12]
 80079d2:	021b      	lsls	r3, r3, #8
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a16      	ldr	r2, [pc, #88]	@ (8007a40 <TIM_OC3_SetConfig+0xe0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d003      	beq.n	80079f2 <TIM_OC3_SetConfig+0x92>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a15      	ldr	r2, [pc, #84]	@ (8007a44 <TIM_OC3_SetConfig+0xe4>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d113      	bne.n	8007a1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	68fa      	ldr	r2, [r7, #12]
 8007a24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	685a      	ldr	r2, [r3, #4]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	621a      	str	r2, [r3, #32]
}
 8007a34:	bf00      	nop
 8007a36:	371c      	adds	r7, #28
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr
 8007a40:	40010000 	.word	0x40010000
 8007a44:	40010400 	.word	0x40010400

08007a48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b087      	sub	sp, #28
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a1b      	ldr	r3, [r3, #32]
 8007a5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	69db      	ldr	r3, [r3, #28]
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	021b      	lsls	r3, r3, #8
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	031b      	lsls	r3, r3, #12
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a12      	ldr	r2, [pc, #72]	@ (8007aec <TIM_OC4_SetConfig+0xa4>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d003      	beq.n	8007ab0 <TIM_OC4_SetConfig+0x68>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a11      	ldr	r2, [pc, #68]	@ (8007af0 <TIM_OC4_SetConfig+0xa8>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d109      	bne.n	8007ac4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	695b      	ldr	r3, [r3, #20]
 8007abc:	019b      	lsls	r3, r3, #6
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	685a      	ldr	r2, [r3, #4]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	693a      	ldr	r2, [r7, #16]
 8007adc:	621a      	str	r2, [r3, #32]
}
 8007ade:	bf00      	nop
 8007ae0:	371c      	adds	r7, #28
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	40010000 	.word	0x40010000
 8007af0:	40010400 	.word	0x40010400

08007af4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6a1b      	ldr	r3, [r3, #32]
 8007b0a:	f023 0201 	bic.w	r2, r3, #1
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	011b      	lsls	r3, r3, #4
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 030a 	bic.w	r3, r3, #10
 8007b30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b32:	697a      	ldr	r2, [r7, #20]
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	621a      	str	r2, [r3, #32]
}
 8007b46:	bf00      	nop
 8007b48:	371c      	adds	r7, #28
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b52:	b480      	push	{r7}
 8007b54:	b087      	sub	sp, #28
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	60f8      	str	r0, [r7, #12]
 8007b5a:	60b9      	str	r1, [r7, #8]
 8007b5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6a1b      	ldr	r3, [r3, #32]
 8007b68:	f023 0210 	bic.w	r2, r3, #16
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	031b      	lsls	r3, r3, #12
 8007b82:	693a      	ldr	r2, [r7, #16]
 8007b84:	4313      	orrs	r3, r2
 8007b86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	011b      	lsls	r3, r3, #4
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	693a      	ldr	r2, [r7, #16]
 8007b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	621a      	str	r2, [r3, #32]
}
 8007ba6:	bf00      	nop
 8007ba8:	371c      	adds	r7, #28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bb2:	b480      	push	{r7}
 8007bb4:	b085      	sub	sp, #20
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
 8007bba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007bca:	683a      	ldr	r2, [r7, #0]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	f043 0307 	orr.w	r3, r3, #7
 8007bd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	609a      	str	r2, [r3, #8]
}
 8007bdc:	bf00      	nop
 8007bde:	3714      	adds	r7, #20
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b087      	sub	sp, #28
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	021a      	lsls	r2, r3, #8
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	431a      	orrs	r2, r3
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	697a      	ldr	r2, [r7, #20]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	697a      	ldr	r2, [r7, #20]
 8007c1a:	609a      	str	r2, [r3, #8]
}
 8007c1c:	bf00      	nop
 8007c1e:	371c      	adds	r7, #28
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b087      	sub	sp, #28
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	60b9      	str	r1, [r7, #8]
 8007c32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f003 031f 	and.w	r3, r3, #31
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	6a1a      	ldr	r2, [r3, #32]
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	43db      	mvns	r3, r3
 8007c4a:	401a      	ands	r2, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6a1a      	ldr	r2, [r3, #32]
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f003 031f 	and.w	r3, r3, #31
 8007c5a:	6879      	ldr	r1, [r7, #4]
 8007c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c60:	431a      	orrs	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	621a      	str	r2, [r3, #32]
}
 8007c66:	bf00      	nop
 8007c68:	371c      	adds	r7, #28
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
	...

08007c74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d101      	bne.n	8007c8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c88:	2302      	movs	r3, #2
 8007c8a:	e05a      	b.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2202      	movs	r2, #2
 8007c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a21      	ldr	r2, [pc, #132]	@ (8007d50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d022      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd8:	d01d      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a1d      	ldr	r2, [pc, #116]	@ (8007d54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d018      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8007d58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d013      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8007d5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d00e      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a18      	ldr	r2, [pc, #96]	@ (8007d60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d009      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a17      	ldr	r2, [pc, #92]	@ (8007d64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d004      	beq.n	8007d16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a15      	ldr	r2, [pc, #84]	@ (8007d68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d10c      	bne.n	8007d30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	68ba      	ldr	r2, [r7, #8]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3714      	adds	r7, #20
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	40010000 	.word	0x40010000
 8007d54:	40000400 	.word	0x40000400
 8007d58:	40000800 	.word	0x40000800
 8007d5c:	40000c00 	.word	0x40000c00
 8007d60:	40010400 	.word	0x40010400
 8007d64:	40014000 	.word	0x40014000
 8007d68:	40001800 	.word	0x40001800

08007d6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d74:	bf00      	nop
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b082      	sub	sp, #8
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d101      	bne.n	8007da6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e042      	b.n	8007e2c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d106      	bne.n	8007dc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f7fc fc86 	bl	80046cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2224      	movs	r2, #36	@ 0x24
 8007dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007dd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 fdf3 	bl	80089c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	691a      	ldr	r2, [r3, #16]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007dec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	695a      	ldr	r2, [r3, #20]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007dfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68da      	ldr	r2, [r3, #12]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2220      	movs	r2, #32
 8007e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b08a      	sub	sp, #40	@ 0x28
 8007e38:	af02      	add	r7, sp, #8
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	603b      	str	r3, [r7, #0]
 8007e40:	4613      	mov	r3, r2
 8007e42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	2b20      	cmp	r3, #32
 8007e52:	d175      	bne.n	8007f40 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d002      	beq.n	8007e60 <HAL_UART_Transmit+0x2c>
 8007e5a:	88fb      	ldrh	r3, [r7, #6]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d101      	bne.n	8007e64 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e06e      	b.n	8007f42 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2221      	movs	r2, #33	@ 0x21
 8007e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e72:	f7fc fde3 	bl	8004a3c <HAL_GetTick>
 8007e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	88fa      	ldrh	r2, [r7, #6]
 8007e7c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	88fa      	ldrh	r2, [r7, #6]
 8007e82:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e8c:	d108      	bne.n	8007ea0 <HAL_UART_Transmit+0x6c>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	691b      	ldr	r3, [r3, #16]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d104      	bne.n	8007ea0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007e96:	2300      	movs	r3, #0
 8007e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	61bb      	str	r3, [r7, #24]
 8007e9e:	e003      	b.n	8007ea8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ea8:	e02e      	b.n	8007f08 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	9300      	str	r3, [sp, #0]
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	2180      	movs	r1, #128	@ 0x80
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 fb55 	bl	8008564 <UART_WaitOnFlagUntilTimeout>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d005      	beq.n	8007ecc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e03a      	b.n	8007f42 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10b      	bne.n	8007eea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	881b      	ldrh	r3, [r3, #0]
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ee0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	3302      	adds	r3, #2
 8007ee6:	61bb      	str	r3, [r7, #24]
 8007ee8:	e007      	b.n	8007efa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	781a      	ldrb	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	3b01      	subs	r3, #1
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1cb      	bne.n	8007eaa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	9300      	str	r3, [sp, #0]
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	2140      	movs	r1, #64	@ 0x40
 8007f1c:	68f8      	ldr	r0, [r7, #12]
 8007f1e:	f000 fb21 	bl	8008564 <UART_WaitOnFlagUntilTimeout>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d005      	beq.n	8007f34 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2220      	movs	r2, #32
 8007f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007f30:	2303      	movs	r3, #3
 8007f32:	e006      	b.n	8007f42 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2220      	movs	r2, #32
 8007f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	e000      	b.n	8007f42 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007f40:	2302      	movs	r3, #2
  }
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3720      	adds	r7, #32
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b085      	sub	sp, #20
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	60f8      	str	r0, [r7, #12]
 8007f52:	60b9      	str	r1, [r7, #8]
 8007f54:	4613      	mov	r3, r2
 8007f56:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	2b20      	cmp	r3, #32
 8007f62:	d121      	bne.n	8007fa8 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <HAL_UART_Transmit_IT+0x26>
 8007f6a:	88fb      	ldrh	r3, [r7, #6]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d101      	bne.n	8007f74 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e01a      	b.n	8007faa <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	88fa      	ldrh	r2, [r7, #6]
 8007f7e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	88fa      	ldrh	r2, [r7, #6]
 8007f84:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2221      	movs	r2, #33	@ 0x21
 8007f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	68da      	ldr	r2, [r3, #12]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007fa2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	e000      	b.n	8007faa <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8007fa8:	2302      	movs	r3, #2
  }
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3714      	adds	r7, #20
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b084      	sub	sp, #16
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b20      	cmp	r3, #32
 8007fce:	d112      	bne.n	8007ff6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <HAL_UART_Receive_IT+0x26>
 8007fd6:	88fb      	ldrh	r3, [r7, #6]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e00b      	b.n	8007ff8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007fe6:	88fb      	ldrh	r3, [r7, #6]
 8007fe8:	461a      	mov	r2, r3
 8007fea:	68b9      	ldr	r1, [r7, #8]
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 fb12 	bl	8008616 <UART_Start_Receive_IT>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	e000      	b.n	8007ff8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007ff6:	2302      	movs	r3, #2
  }
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b0ba      	sub	sp, #232	@ 0xe8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008026:	2300      	movs	r3, #0
 8008028:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800802c:	2300      	movs	r3, #0
 800802e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008036:	f003 030f 	and.w	r3, r3, #15
 800803a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800803e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10f      	bne.n	8008066 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800804a:	f003 0320 	and.w	r3, r3, #32
 800804e:	2b00      	cmp	r3, #0
 8008050:	d009      	beq.n	8008066 <HAL_UART_IRQHandler+0x66>
 8008052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008056:	f003 0320 	and.w	r3, r3, #32
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 fbf2 	bl	8008848 <UART_Receive_IT>
      return;
 8008064:	e25b      	b.n	800851e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008066:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800806a:	2b00      	cmp	r3, #0
 800806c:	f000 80de 	beq.w	800822c <HAL_UART_IRQHandler+0x22c>
 8008070:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008074:	f003 0301 	and.w	r3, r3, #1
 8008078:	2b00      	cmp	r3, #0
 800807a:	d106      	bne.n	800808a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800807c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008080:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 80d1 	beq.w	800822c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800808a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808e:	f003 0301 	and.w	r3, r3, #1
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <HAL_UART_IRQHandler+0xae>
 8008096:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800809a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a6:	f043 0201 	orr.w	r2, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b2:	f003 0304 	and.w	r3, r3, #4
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00b      	beq.n	80080d2 <HAL_UART_IRQHandler+0xd2>
 80080ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d005      	beq.n	80080d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ca:	f043 0202 	orr.w	r2, r3, #2
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00b      	beq.n	80080f6 <HAL_UART_IRQHandler+0xf6>
 80080de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d005      	beq.n	80080f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ee:	f043 0204 	orr.w	r2, r3, #4
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80080f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080fa:	f003 0308 	and.w	r3, r3, #8
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d011      	beq.n	8008126 <HAL_UART_IRQHandler+0x126>
 8008102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008106:	f003 0320 	and.w	r3, r3, #32
 800810a:	2b00      	cmp	r3, #0
 800810c:	d105      	bne.n	800811a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800810e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008112:	f003 0301 	and.w	r3, r3, #1
 8008116:	2b00      	cmp	r3, #0
 8008118:	d005      	beq.n	8008126 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800811e:	f043 0208 	orr.w	r2, r3, #8
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812a:	2b00      	cmp	r3, #0
 800812c:	f000 81f2 	beq.w	8008514 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008134:	f003 0320 	and.w	r3, r3, #32
 8008138:	2b00      	cmp	r3, #0
 800813a:	d008      	beq.n	800814e <HAL_UART_IRQHandler+0x14e>
 800813c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008140:	f003 0320 	and.w	r3, r3, #32
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 fb7d 	bl	8008848 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	695b      	ldr	r3, [r3, #20]
 8008154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008158:	2b40      	cmp	r3, #64	@ 0x40
 800815a:	bf0c      	ite	eq
 800815c:	2301      	moveq	r3, #1
 800815e:	2300      	movne	r3, #0
 8008160:	b2db      	uxtb	r3, r3
 8008162:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800816a:	f003 0308 	and.w	r3, r3, #8
 800816e:	2b00      	cmp	r3, #0
 8008170:	d103      	bne.n	800817a <HAL_UART_IRQHandler+0x17a>
 8008172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008176:	2b00      	cmp	r3, #0
 8008178:	d04f      	beq.n	800821a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 fa85 	bl	800868a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800818a:	2b40      	cmp	r3, #64	@ 0x40
 800818c:	d141      	bne.n	8008212 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3314      	adds	r3, #20
 8008194:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008198:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800819c:	e853 3f00 	ldrex	r3, [r3]
 80081a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80081a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	3314      	adds	r3, #20
 80081b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80081ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80081be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80081c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80081ca:	e841 2300 	strex	r3, r2, [r1]
 80081ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80081d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1d9      	bne.n	800818e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d013      	beq.n	800820a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e6:	4a7e      	ldr	r2, [pc, #504]	@ (80083e0 <HAL_UART_IRQHandler+0x3e0>)
 80081e8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7fd faee 	bl	80057d0 <HAL_DMA_Abort_IT>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d016      	beq.n	8008228 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008204:	4610      	mov	r0, r2
 8008206:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008208:	e00e      	b.n	8008228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 f994 	bl	8008538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008210:	e00a      	b.n	8008228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 f990 	bl	8008538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008218:	e006      	b.n	8008228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f98c 	bl	8008538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008226:	e175      	b.n	8008514 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008228:	bf00      	nop
    return;
 800822a:	e173      	b.n	8008514 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008230:	2b01      	cmp	r3, #1
 8008232:	f040 814f 	bne.w	80084d4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	2b00      	cmp	r3, #0
 8008240:	f000 8148 	beq.w	80084d4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008248:	f003 0310 	and.w	r3, r3, #16
 800824c:	2b00      	cmp	r3, #0
 800824e:	f000 8141 	beq.w	80084d4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008252:	2300      	movs	r3, #0
 8008254:	60bb      	str	r3, [r7, #8]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	60bb      	str	r3, [r7, #8]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	60bb      	str	r3, [r7, #8]
 8008266:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	695b      	ldr	r3, [r3, #20]
 800826e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008272:	2b40      	cmp	r3, #64	@ 0x40
 8008274:	f040 80b6 	bne.w	80083e4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008284:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 8145 	beq.w	8008518 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008292:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008296:	429a      	cmp	r2, r3
 8008298:	f080 813e 	bcs.w	8008518 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082a8:	69db      	ldr	r3, [r3, #28]
 80082aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082ae:	f000 8088 	beq.w	80083c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	330c      	adds	r3, #12
 80082b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80082c0:	e853 3f00 	ldrex	r3, [r3]
 80082c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80082c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80082cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	330c      	adds	r3, #12
 80082da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80082de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80082e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80082ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80082ee:	e841 2300 	strex	r3, r2, [r1]
 80082f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80082f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1d9      	bne.n	80082b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	3314      	adds	r3, #20
 8008304:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008308:	e853 3f00 	ldrex	r3, [r3]
 800830c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800830e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008310:	f023 0301 	bic.w	r3, r3, #1
 8008314:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	3314      	adds	r3, #20
 800831e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008322:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008326:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008328:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800832a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800832e:	e841 2300 	strex	r3, r2, [r1]
 8008332:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1e1      	bne.n	80082fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3314      	adds	r3, #20
 8008340:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008342:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008344:	e853 3f00 	ldrex	r3, [r3]
 8008348:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800834a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800834c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008350:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	3314      	adds	r3, #20
 800835a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800835e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008360:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008362:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008364:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008366:	e841 2300 	strex	r3, r2, [r1]
 800836a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800836c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1e3      	bne.n	800833a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2220      	movs	r2, #32
 8008376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	330c      	adds	r3, #12
 8008386:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800838a:	e853 3f00 	ldrex	r3, [r3]
 800838e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008392:	f023 0310 	bic.w	r3, r3, #16
 8008396:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	330c      	adds	r3, #12
 80083a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80083a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80083a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083ac:	e841 2300 	strex	r3, r2, [r1]
 80083b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e3      	bne.n	8008380 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083bc:	4618      	mov	r0, r3
 80083be:	f7fd f997 	bl	80056f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2202      	movs	r2, #2
 80083c6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	1ad3      	subs	r3, r2, r3
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	4619      	mov	r1, r3
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 f8b7 	bl	800854c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80083de:	e09b      	b.n	8008518 <HAL_UART_IRQHandler+0x518>
 80083e0:	08008751 	.word	0x08008751
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 808e 	beq.w	800851c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008400:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 8089 	beq.w	800851c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	330c      	adds	r3, #12
 8008410:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008414:	e853 3f00 	ldrex	r3, [r3]
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800841a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800841c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008420:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	330c      	adds	r3, #12
 800842a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800842e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008430:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008432:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008434:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008436:	e841 2300 	strex	r3, r2, [r1]
 800843a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800843c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1e3      	bne.n	800840a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3314      	adds	r3, #20
 8008448:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	623b      	str	r3, [r7, #32]
   return(result);
 8008452:	6a3b      	ldr	r3, [r7, #32]
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3314      	adds	r3, #20
 8008462:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008466:	633a      	str	r2, [r7, #48]	@ 0x30
 8008468:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800846c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800846e:	e841 2300 	strex	r3, r2, [r1]
 8008472:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1e3      	bne.n	8008442 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2220      	movs	r2, #32
 800847e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	330c      	adds	r3, #12
 800848e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	60fb      	str	r3, [r7, #12]
   return(result);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 0310 	bic.w	r3, r3, #16
 800849e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	330c      	adds	r3, #12
 80084a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80084ac:	61fa      	str	r2, [r7, #28]
 80084ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b0:	69b9      	ldr	r1, [r7, #24]
 80084b2:	69fa      	ldr	r2, [r7, #28]
 80084b4:	e841 2300 	strex	r3, r2, [r1]
 80084b8:	617b      	str	r3, [r7, #20]
   return(result);
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1e3      	bne.n	8008488 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2202      	movs	r2, #2
 80084c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80084c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084ca:	4619      	mov	r1, r3
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 f83d 	bl	800854c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084d2:	e023      	b.n	800851c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80084d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d009      	beq.n	80084f4 <HAL_UART_IRQHandler+0x4f4>
 80084e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d003      	beq.n	80084f4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 f943 	bl	8008778 <UART_Transmit_IT>
    return;
 80084f2:	e014      	b.n	800851e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00e      	beq.n	800851e <HAL_UART_IRQHandler+0x51e>
 8008500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008508:	2b00      	cmp	r3, #0
 800850a:	d008      	beq.n	800851e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 f983 	bl	8008818 <UART_EndTransmit_IT>
    return;
 8008512:	e004      	b.n	800851e <HAL_UART_IRQHandler+0x51e>
    return;
 8008514:	bf00      	nop
 8008516:	e002      	b.n	800851e <HAL_UART_IRQHandler+0x51e>
      return;
 8008518:	bf00      	nop
 800851a:	e000      	b.n	800851e <HAL_UART_IRQHandler+0x51e>
      return;
 800851c:	bf00      	nop
  }
}
 800851e:	37e8      	adds	r7, #232	@ 0xe8
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800852c:	bf00      	nop
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008540:	bf00      	nop
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	460b      	mov	r3, r1
 8008556:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	603b      	str	r3, [r7, #0]
 8008570:	4613      	mov	r3, r2
 8008572:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008574:	e03b      	b.n	80085ee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008576:	6a3b      	ldr	r3, [r7, #32]
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857c:	d037      	beq.n	80085ee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800857e:	f7fc fa5d 	bl	8004a3c <HAL_GetTick>
 8008582:	4602      	mov	r2, r0
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	1ad3      	subs	r3, r2, r3
 8008588:	6a3a      	ldr	r2, [r7, #32]
 800858a:	429a      	cmp	r2, r3
 800858c:	d302      	bcc.n	8008594 <UART_WaitOnFlagUntilTimeout+0x30>
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d101      	bne.n	8008598 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008594:	2303      	movs	r3, #3
 8008596:	e03a      	b.n	800860e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	f003 0304 	and.w	r3, r3, #4
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d023      	beq.n	80085ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	2b80      	cmp	r3, #128	@ 0x80
 80085aa:	d020      	beq.n	80085ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	2b40      	cmp	r3, #64	@ 0x40
 80085b0:	d01d      	beq.n	80085ee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 0308 	and.w	r3, r3, #8
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d116      	bne.n	80085ee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80085c0:	2300      	movs	r3, #0
 80085c2:	617b      	str	r3, [r7, #20]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	617b      	str	r3, [r7, #20]
 80085d4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 f857 	bl	800868a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2208      	movs	r2, #8
 80085e0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e00f      	b.n	800860e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	4013      	ands	r3, r2
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	bf0c      	ite	eq
 80085fe:	2301      	moveq	r3, #1
 8008600:	2300      	movne	r3, #0
 8008602:	b2db      	uxtb	r3, r3
 8008604:	461a      	mov	r2, r3
 8008606:	79fb      	ldrb	r3, [r7, #7]
 8008608:	429a      	cmp	r2, r3
 800860a:	d0b4      	beq.n	8008576 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008616:	b480      	push	{r7}
 8008618:	b085      	sub	sp, #20
 800861a:	af00      	add	r7, sp, #0
 800861c:	60f8      	str	r0, [r7, #12]
 800861e:	60b9      	str	r1, [r7, #8]
 8008620:	4613      	mov	r3, r2
 8008622:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	88fa      	ldrh	r2, [r7, #6]
 800862e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	88fa      	ldrh	r2, [r7, #6]
 8008634:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2222      	movs	r2, #34	@ 0x22
 8008640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d007      	beq.n	800865c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68da      	ldr	r2, [r3, #12]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800865a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	695a      	ldr	r2, [r3, #20]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0201 	orr.w	r2, r2, #1
 800866a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	68da      	ldr	r2, [r3, #12]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f042 0220 	orr.w	r2, r2, #32
 800867a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3714      	adds	r7, #20
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr

0800868a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800868a:	b480      	push	{r7}
 800868c:	b095      	sub	sp, #84	@ 0x54
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	330c      	adds	r3, #12
 8008698:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800869c:	e853 3f00 	ldrex	r3, [r3]
 80086a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	330c      	adds	r3, #12
 80086b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80086b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80086b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086ba:	e841 2300 	strex	r3, r2, [r1]
 80086be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1e5      	bne.n	8008692 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3314      	adds	r3, #20
 80086cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ce:	6a3b      	ldr	r3, [r7, #32]
 80086d0:	e853 3f00 	ldrex	r3, [r3]
 80086d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	f023 0301 	bic.w	r3, r3, #1
 80086dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	3314      	adds	r3, #20
 80086e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086ee:	e841 2300 	strex	r3, r2, [r1]
 80086f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1e5      	bne.n	80086c6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d119      	bne.n	8008736 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	330c      	adds	r3, #12
 8008708:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	60bb      	str	r3, [r7, #8]
   return(result);
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	f023 0310 	bic.w	r3, r3, #16
 8008718:	647b      	str	r3, [r7, #68]	@ 0x44
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	330c      	adds	r3, #12
 8008720:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008722:	61ba      	str	r2, [r7, #24]
 8008724:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008726:	6979      	ldr	r1, [r7, #20]
 8008728:	69ba      	ldr	r2, [r7, #24]
 800872a:	e841 2300 	strex	r3, r2, [r1]
 800872e:	613b      	str	r3, [r7, #16]
   return(result);
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1e5      	bne.n	8008702 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2220      	movs	r2, #32
 800873a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008744:	bf00      	nop
 8008746:	3754      	adds	r7, #84	@ 0x54
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2200      	movs	r2, #0
 8008762:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2200      	movs	r2, #0
 8008768:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f7ff fee4 	bl	8008538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008770:	bf00      	nop
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008778:	b480      	push	{r7}
 800877a:	b085      	sub	sp, #20
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008786:	b2db      	uxtb	r3, r3
 8008788:	2b21      	cmp	r3, #33	@ 0x21
 800878a:	d13e      	bne.n	800880a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008794:	d114      	bne.n	80087c0 <UART_Transmit_IT+0x48>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d110      	bne.n	80087c0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	461a      	mov	r2, r3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a1b      	ldr	r3, [r3, #32]
 80087b8:	1c9a      	adds	r2, r3, #2
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	621a      	str	r2, [r3, #32]
 80087be:	e008      	b.n	80087d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a1b      	ldr	r3, [r3, #32]
 80087c4:	1c59      	adds	r1, r3, #1
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	6211      	str	r1, [r2, #32]
 80087ca:	781a      	ldrb	r2, [r3, #0]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	3b01      	subs	r3, #1
 80087da:	b29b      	uxth	r3, r3
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	4619      	mov	r1, r3
 80087e0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10f      	bne.n	8008806 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	68da      	ldr	r2, [r3, #12]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	68da      	ldr	r2, [r3, #12]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008804:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008806:	2300      	movs	r3, #0
 8008808:	e000      	b.n	800880c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800880a:	2302      	movs	r3, #2
  }
}
 800880c:	4618      	mov	r0, r3
 800880e:	3714      	adds	r7, #20
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68da      	ldr	r2, [r3, #12]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800882e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2220      	movs	r2, #32
 8008834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f7ff fe73 	bl	8008524 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3708      	adds	r7, #8
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b08c      	sub	sp, #48	@ 0x30
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008856:	b2db      	uxtb	r3, r3
 8008858:	2b22      	cmp	r3, #34	@ 0x22
 800885a:	f040 80ae 	bne.w	80089ba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008866:	d117      	bne.n	8008898 <UART_Receive_IT+0x50>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	691b      	ldr	r3, [r3, #16]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d113      	bne.n	8008898 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008870:	2300      	movs	r3, #0
 8008872:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008878:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	b29b      	uxth	r3, r3
 8008882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008886:	b29a      	uxth	r2, r3
 8008888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008890:	1c9a      	adds	r2, r3, #2
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	629a      	str	r2, [r3, #40]	@ 0x28
 8008896:	e026      	b.n	80088e6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800889e:	2300      	movs	r3, #0
 80088a0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088aa:	d007      	beq.n	80088bc <UART_Receive_IT+0x74>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10a      	bne.n	80088ca <UART_Receive_IT+0x82>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d106      	bne.n	80088ca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	b2da      	uxtb	r2, r3
 80088c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c6:	701a      	strb	r2, [r3, #0]
 80088c8:	e008      	b.n	80088dc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088da:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e0:	1c5a      	adds	r2, r3, #1
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	3b01      	subs	r3, #1
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	4619      	mov	r1, r3
 80088f4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d15d      	bne.n	80089b6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68da      	ldr	r2, [r3, #12]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f022 0220 	bic.w	r2, r2, #32
 8008908:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68da      	ldr	r2, [r3, #12]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008918:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	695a      	ldr	r2, [r3, #20]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f022 0201 	bic.w	r2, r2, #1
 8008928:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2220      	movs	r2, #32
 800892e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800893c:	2b01      	cmp	r3, #1
 800893e:	d135      	bne.n	80089ac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	330c      	adds	r3, #12
 800894c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	613b      	str	r3, [r7, #16]
   return(result);
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	f023 0310 	bic.w	r3, r3, #16
 800895c:	627b      	str	r3, [r7, #36]	@ 0x24
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	330c      	adds	r3, #12
 8008964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008966:	623a      	str	r2, [r7, #32]
 8008968:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896a:	69f9      	ldr	r1, [r7, #28]
 800896c:	6a3a      	ldr	r2, [r7, #32]
 800896e:	e841 2300 	strex	r3, r2, [r1]
 8008972:	61bb      	str	r3, [r7, #24]
   return(result);
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1e5      	bne.n	8008946 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 0310 	and.w	r3, r3, #16
 8008984:	2b10      	cmp	r3, #16
 8008986:	d10a      	bne.n	800899e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008988:	2300      	movs	r3, #0
 800898a:	60fb      	str	r3, [r7, #12]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	60fb      	str	r3, [r7, #12]
 800899c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f7ff fdd1 	bl	800854c <HAL_UARTEx_RxEventCallback>
 80089aa:	e002      	b.n	80089b2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f7fa fdef 	bl	8003590 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80089b2:	2300      	movs	r3, #0
 80089b4:	e002      	b.n	80089bc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80089b6:	2300      	movs	r3, #0
 80089b8:	e000      	b.n	80089bc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80089ba:	2302      	movs	r3, #2
  }
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3730      	adds	r7, #48	@ 0x30
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089c8:	b0c0      	sub	sp, #256	@ 0x100
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80089dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089e0:	68d9      	ldr	r1, [r3, #12]
 80089e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	ea40 0301 	orr.w	r3, r0, r1
 80089ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f2:	689a      	ldr	r2, [r3, #8]
 80089f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f8:	691b      	ldr	r3, [r3, #16]
 80089fa:	431a      	orrs	r2, r3
 80089fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a00:	695b      	ldr	r3, [r3, #20]
 8008a02:	431a      	orrs	r2, r3
 8008a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a08:	69db      	ldr	r3, [r3, #28]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a1c:	f021 010c 	bic.w	r1, r1, #12
 8008a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	695b      	ldr	r3, [r3, #20]
 8008a36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a3e:	6999      	ldr	r1, [r3, #24]
 8008a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	ea40 0301 	orr.w	r3, r0, r1
 8008a4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	4b8f      	ldr	r3, [pc, #572]	@ (8008c90 <UART_SetConfig+0x2cc>)
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d005      	beq.n	8008a64 <UART_SetConfig+0xa0>
 8008a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	4b8d      	ldr	r3, [pc, #564]	@ (8008c94 <UART_SetConfig+0x2d0>)
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d104      	bne.n	8008a6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a64:	f7fe f8d8 	bl	8006c18 <HAL_RCC_GetPCLK2Freq>
 8008a68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008a6c:	e003      	b.n	8008a76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a6e:	f7fe f8bf 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 8008a72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a7a:	69db      	ldr	r3, [r3, #28]
 8008a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a80:	f040 810c 	bne.w	8008c9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008a92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008a96:	4622      	mov	r2, r4
 8008a98:	462b      	mov	r3, r5
 8008a9a:	1891      	adds	r1, r2, r2
 8008a9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008a9e:	415b      	adcs	r3, r3
 8008aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008aa2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008aa6:	4621      	mov	r1, r4
 8008aa8:	eb12 0801 	adds.w	r8, r2, r1
 8008aac:	4629      	mov	r1, r5
 8008aae:	eb43 0901 	adc.w	r9, r3, r1
 8008ab2:	f04f 0200 	mov.w	r2, #0
 8008ab6:	f04f 0300 	mov.w	r3, #0
 8008aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ac6:	4690      	mov	r8, r2
 8008ac8:	4699      	mov	r9, r3
 8008aca:	4623      	mov	r3, r4
 8008acc:	eb18 0303 	adds.w	r3, r8, r3
 8008ad0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ad4:	462b      	mov	r3, r5
 8008ad6:	eb49 0303 	adc.w	r3, r9, r3
 8008ada:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008aea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008aee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008af2:	460b      	mov	r3, r1
 8008af4:	18db      	adds	r3, r3, r3
 8008af6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008af8:	4613      	mov	r3, r2
 8008afa:	eb42 0303 	adc.w	r3, r2, r3
 8008afe:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008b04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b08:	f7f8 f84e 	bl	8000ba8 <__aeabi_uldivmod>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	460b      	mov	r3, r1
 8008b10:	4b61      	ldr	r3, [pc, #388]	@ (8008c98 <UART_SetConfig+0x2d4>)
 8008b12:	fba3 2302 	umull	r2, r3, r3, r2
 8008b16:	095b      	lsrs	r3, r3, #5
 8008b18:	011c      	lsls	r4, r3, #4
 8008b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b24:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008b28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008b2c:	4642      	mov	r2, r8
 8008b2e:	464b      	mov	r3, r9
 8008b30:	1891      	adds	r1, r2, r2
 8008b32:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008b34:	415b      	adcs	r3, r3
 8008b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008b3c:	4641      	mov	r1, r8
 8008b3e:	eb12 0a01 	adds.w	sl, r2, r1
 8008b42:	4649      	mov	r1, r9
 8008b44:	eb43 0b01 	adc.w	fp, r3, r1
 8008b48:	f04f 0200 	mov.w	r2, #0
 8008b4c:	f04f 0300 	mov.w	r3, #0
 8008b50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b5c:	4692      	mov	sl, r2
 8008b5e:	469b      	mov	fp, r3
 8008b60:	4643      	mov	r3, r8
 8008b62:	eb1a 0303 	adds.w	r3, sl, r3
 8008b66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b6a:	464b      	mov	r3, r9
 8008b6c:	eb4b 0303 	adc.w	r3, fp, r3
 8008b70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b80:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008b84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008b88:	460b      	mov	r3, r1
 8008b8a:	18db      	adds	r3, r3, r3
 8008b8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b8e:	4613      	mov	r3, r2
 8008b90:	eb42 0303 	adc.w	r3, r2, r3
 8008b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008b9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008b9e:	f7f8 f803 	bl	8000ba8 <__aeabi_uldivmod>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	4611      	mov	r1, r2
 8008ba8:	4b3b      	ldr	r3, [pc, #236]	@ (8008c98 <UART_SetConfig+0x2d4>)
 8008baa:	fba3 2301 	umull	r2, r3, r3, r1
 8008bae:	095b      	lsrs	r3, r3, #5
 8008bb0:	2264      	movs	r2, #100	@ 0x64
 8008bb2:	fb02 f303 	mul.w	r3, r2, r3
 8008bb6:	1acb      	subs	r3, r1, r3
 8008bb8:	00db      	lsls	r3, r3, #3
 8008bba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008bbe:	4b36      	ldr	r3, [pc, #216]	@ (8008c98 <UART_SetConfig+0x2d4>)
 8008bc0:	fba3 2302 	umull	r2, r3, r3, r2
 8008bc4:	095b      	lsrs	r3, r3, #5
 8008bc6:	005b      	lsls	r3, r3, #1
 8008bc8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008bcc:	441c      	add	r4, r3
 8008bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bd8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008bdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008be0:	4642      	mov	r2, r8
 8008be2:	464b      	mov	r3, r9
 8008be4:	1891      	adds	r1, r2, r2
 8008be6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008be8:	415b      	adcs	r3, r3
 8008bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008bf0:	4641      	mov	r1, r8
 8008bf2:	1851      	adds	r1, r2, r1
 8008bf4:	6339      	str	r1, [r7, #48]	@ 0x30
 8008bf6:	4649      	mov	r1, r9
 8008bf8:	414b      	adcs	r3, r1
 8008bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bfc:	f04f 0200 	mov.w	r2, #0
 8008c00:	f04f 0300 	mov.w	r3, #0
 8008c04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c08:	4659      	mov	r1, fp
 8008c0a:	00cb      	lsls	r3, r1, #3
 8008c0c:	4651      	mov	r1, sl
 8008c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c12:	4651      	mov	r1, sl
 8008c14:	00ca      	lsls	r2, r1, #3
 8008c16:	4610      	mov	r0, r2
 8008c18:	4619      	mov	r1, r3
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	4642      	mov	r2, r8
 8008c1e:	189b      	adds	r3, r3, r2
 8008c20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c24:	464b      	mov	r3, r9
 8008c26:	460a      	mov	r2, r1
 8008c28:	eb42 0303 	adc.w	r3, r2, r3
 8008c2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008c3c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008c40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008c44:	460b      	mov	r3, r1
 8008c46:	18db      	adds	r3, r3, r3
 8008c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	eb42 0303 	adc.w	r3, r2, r3
 8008c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008c56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008c5a:	f7f7 ffa5 	bl	8000ba8 <__aeabi_uldivmod>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	460b      	mov	r3, r1
 8008c62:	4b0d      	ldr	r3, [pc, #52]	@ (8008c98 <UART_SetConfig+0x2d4>)
 8008c64:	fba3 1302 	umull	r1, r3, r3, r2
 8008c68:	095b      	lsrs	r3, r3, #5
 8008c6a:	2164      	movs	r1, #100	@ 0x64
 8008c6c:	fb01 f303 	mul.w	r3, r1, r3
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	00db      	lsls	r3, r3, #3
 8008c74:	3332      	adds	r3, #50	@ 0x32
 8008c76:	4a08      	ldr	r2, [pc, #32]	@ (8008c98 <UART_SetConfig+0x2d4>)
 8008c78:	fba2 2303 	umull	r2, r3, r2, r3
 8008c7c:	095b      	lsrs	r3, r3, #5
 8008c7e:	f003 0207 	and.w	r2, r3, #7
 8008c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4422      	add	r2, r4
 8008c8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008c8c:	e106      	b.n	8008e9c <UART_SetConfig+0x4d8>
 8008c8e:	bf00      	nop
 8008c90:	40011000 	.word	0x40011000
 8008c94:	40011400 	.word	0x40011400
 8008c98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ca6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008caa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008cae:	4642      	mov	r2, r8
 8008cb0:	464b      	mov	r3, r9
 8008cb2:	1891      	adds	r1, r2, r2
 8008cb4:	6239      	str	r1, [r7, #32]
 8008cb6:	415b      	adcs	r3, r3
 8008cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008cbe:	4641      	mov	r1, r8
 8008cc0:	1854      	adds	r4, r2, r1
 8008cc2:	4649      	mov	r1, r9
 8008cc4:	eb43 0501 	adc.w	r5, r3, r1
 8008cc8:	f04f 0200 	mov.w	r2, #0
 8008ccc:	f04f 0300 	mov.w	r3, #0
 8008cd0:	00eb      	lsls	r3, r5, #3
 8008cd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008cd6:	00e2      	lsls	r2, r4, #3
 8008cd8:	4614      	mov	r4, r2
 8008cda:	461d      	mov	r5, r3
 8008cdc:	4643      	mov	r3, r8
 8008cde:	18e3      	adds	r3, r4, r3
 8008ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ce4:	464b      	mov	r3, r9
 8008ce6:	eb45 0303 	adc.w	r3, r5, r3
 8008cea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008cfa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008cfe:	f04f 0200 	mov.w	r2, #0
 8008d02:	f04f 0300 	mov.w	r3, #0
 8008d06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d0a:	4629      	mov	r1, r5
 8008d0c:	008b      	lsls	r3, r1, #2
 8008d0e:	4621      	mov	r1, r4
 8008d10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d14:	4621      	mov	r1, r4
 8008d16:	008a      	lsls	r2, r1, #2
 8008d18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d1c:	f7f7 ff44 	bl	8000ba8 <__aeabi_uldivmod>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4b60      	ldr	r3, [pc, #384]	@ (8008ea8 <UART_SetConfig+0x4e4>)
 8008d26:	fba3 2302 	umull	r2, r3, r3, r2
 8008d2a:	095b      	lsrs	r3, r3, #5
 8008d2c:	011c      	lsls	r4, r3, #4
 8008d2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d32:	2200      	movs	r2, #0
 8008d34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008d3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008d40:	4642      	mov	r2, r8
 8008d42:	464b      	mov	r3, r9
 8008d44:	1891      	adds	r1, r2, r2
 8008d46:	61b9      	str	r1, [r7, #24]
 8008d48:	415b      	adcs	r3, r3
 8008d4a:	61fb      	str	r3, [r7, #28]
 8008d4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d50:	4641      	mov	r1, r8
 8008d52:	1851      	adds	r1, r2, r1
 8008d54:	6139      	str	r1, [r7, #16]
 8008d56:	4649      	mov	r1, r9
 8008d58:	414b      	adcs	r3, r1
 8008d5a:	617b      	str	r3, [r7, #20]
 8008d5c:	f04f 0200 	mov.w	r2, #0
 8008d60:	f04f 0300 	mov.w	r3, #0
 8008d64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008d68:	4659      	mov	r1, fp
 8008d6a:	00cb      	lsls	r3, r1, #3
 8008d6c:	4651      	mov	r1, sl
 8008d6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d72:	4651      	mov	r1, sl
 8008d74:	00ca      	lsls	r2, r1, #3
 8008d76:	4610      	mov	r0, r2
 8008d78:	4619      	mov	r1, r3
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	4642      	mov	r2, r8
 8008d7e:	189b      	adds	r3, r3, r2
 8008d80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d84:	464b      	mov	r3, r9
 8008d86:	460a      	mov	r2, r1
 8008d88:	eb42 0303 	adc.w	r3, r2, r3
 8008d8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	2200      	movs	r2, #0
 8008d98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008d9c:	f04f 0200 	mov.w	r2, #0
 8008da0:	f04f 0300 	mov.w	r3, #0
 8008da4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008da8:	4649      	mov	r1, r9
 8008daa:	008b      	lsls	r3, r1, #2
 8008dac:	4641      	mov	r1, r8
 8008dae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008db2:	4641      	mov	r1, r8
 8008db4:	008a      	lsls	r2, r1, #2
 8008db6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008dba:	f7f7 fef5 	bl	8000ba8 <__aeabi_uldivmod>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	4b38      	ldr	r3, [pc, #224]	@ (8008ea8 <UART_SetConfig+0x4e4>)
 8008dc6:	fba3 2301 	umull	r2, r3, r3, r1
 8008dca:	095b      	lsrs	r3, r3, #5
 8008dcc:	2264      	movs	r2, #100	@ 0x64
 8008dce:	fb02 f303 	mul.w	r3, r2, r3
 8008dd2:	1acb      	subs	r3, r1, r3
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	3332      	adds	r3, #50	@ 0x32
 8008dd8:	4a33      	ldr	r2, [pc, #204]	@ (8008ea8 <UART_SetConfig+0x4e4>)
 8008dda:	fba2 2303 	umull	r2, r3, r2, r3
 8008dde:	095b      	lsrs	r3, r3, #5
 8008de0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008de4:	441c      	add	r4, r3
 8008de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dea:	2200      	movs	r2, #0
 8008dec:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dee:	677a      	str	r2, [r7, #116]	@ 0x74
 8008df0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008df4:	4642      	mov	r2, r8
 8008df6:	464b      	mov	r3, r9
 8008df8:	1891      	adds	r1, r2, r2
 8008dfa:	60b9      	str	r1, [r7, #8]
 8008dfc:	415b      	adcs	r3, r3
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e04:	4641      	mov	r1, r8
 8008e06:	1851      	adds	r1, r2, r1
 8008e08:	6039      	str	r1, [r7, #0]
 8008e0a:	4649      	mov	r1, r9
 8008e0c:	414b      	adcs	r3, r1
 8008e0e:	607b      	str	r3, [r7, #4]
 8008e10:	f04f 0200 	mov.w	r2, #0
 8008e14:	f04f 0300 	mov.w	r3, #0
 8008e18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e1c:	4659      	mov	r1, fp
 8008e1e:	00cb      	lsls	r3, r1, #3
 8008e20:	4651      	mov	r1, sl
 8008e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e26:	4651      	mov	r1, sl
 8008e28:	00ca      	lsls	r2, r1, #3
 8008e2a:	4610      	mov	r0, r2
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	4603      	mov	r3, r0
 8008e30:	4642      	mov	r2, r8
 8008e32:	189b      	adds	r3, r3, r2
 8008e34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e36:	464b      	mov	r3, r9
 8008e38:	460a      	mov	r2, r1
 8008e3a:	eb42 0303 	adc.w	r3, r2, r3
 8008e3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8008e4c:	f04f 0200 	mov.w	r2, #0
 8008e50:	f04f 0300 	mov.w	r3, #0
 8008e54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008e58:	4649      	mov	r1, r9
 8008e5a:	008b      	lsls	r3, r1, #2
 8008e5c:	4641      	mov	r1, r8
 8008e5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e62:	4641      	mov	r1, r8
 8008e64:	008a      	lsls	r2, r1, #2
 8008e66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008e6a:	f7f7 fe9d 	bl	8000ba8 <__aeabi_uldivmod>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4b0d      	ldr	r3, [pc, #52]	@ (8008ea8 <UART_SetConfig+0x4e4>)
 8008e74:	fba3 1302 	umull	r1, r3, r3, r2
 8008e78:	095b      	lsrs	r3, r3, #5
 8008e7a:	2164      	movs	r1, #100	@ 0x64
 8008e7c:	fb01 f303 	mul.w	r3, r1, r3
 8008e80:	1ad3      	subs	r3, r2, r3
 8008e82:	011b      	lsls	r3, r3, #4
 8008e84:	3332      	adds	r3, #50	@ 0x32
 8008e86:	4a08      	ldr	r2, [pc, #32]	@ (8008ea8 <UART_SetConfig+0x4e4>)
 8008e88:	fba2 2303 	umull	r2, r3, r2, r3
 8008e8c:	095b      	lsrs	r3, r3, #5
 8008e8e:	f003 020f 	and.w	r2, r3, #15
 8008e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4422      	add	r2, r4
 8008e9a:	609a      	str	r2, [r3, #8]
}
 8008e9c:	bf00      	nop
 8008e9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ea8:	51eb851f 	.word	0x51eb851f

08008eac <LL_GPIO_SetPinMode>:
{
 8008eac:	b480      	push	{r7}
 8008eae:	b08b      	sub	sp, #44	@ 0x2c
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	fa93 f3a3 	rbit	r3, r3
 8008ec6:	613b      	str	r3, [r7, #16]
  return result;
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d101      	bne.n	8008ed6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8008ed2:	2320      	movs	r3, #32
 8008ed4:	e003      	b.n	8008ede <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	fab3 f383 	clz	r3, r3
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	005b      	lsls	r3, r3, #1
 8008ee0:	2103      	movs	r1, #3
 8008ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8008ee6:	43db      	mvns	r3, r3
 8008ee8:	401a      	ands	r2, r3
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008eee:	6a3b      	ldr	r3, [r7, #32]
 8008ef0:	fa93 f3a3 	rbit	r3, r3
 8008ef4:	61fb      	str	r3, [r7, #28]
  return result;
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d101      	bne.n	8008f04 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8008f00:	2320      	movs	r3, #32
 8008f02:	e003      	b.n	8008f0c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8008f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f06:	fab3 f383 	clz	r3, r3
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	005b      	lsls	r3, r3, #1
 8008f0e:	6879      	ldr	r1, [r7, #4]
 8008f10:	fa01 f303 	lsl.w	r3, r1, r3
 8008f14:	431a      	orrs	r2, r3
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	601a      	str	r2, [r3, #0]
}
 8008f1a:	bf00      	nop
 8008f1c:	372c      	adds	r7, #44	@ 0x2c
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr

08008f26 <LL_GPIO_SetPinOutputType>:
{
 8008f26:	b480      	push	{r7}
 8008f28:	b085      	sub	sp, #20
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	60f8      	str	r0, [r7, #12]
 8008f2e:	60b9      	str	r1, [r7, #8]
 8008f30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	43db      	mvns	r3, r3
 8008f3a:	401a      	ands	r2, r3
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	6879      	ldr	r1, [r7, #4]
 8008f40:	fb01 f303 	mul.w	r3, r1, r3
 8008f44:	431a      	orrs	r2, r3
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	605a      	str	r2, [r3, #4]
}
 8008f4a:	bf00      	nop
 8008f4c:	3714      	adds	r7, #20
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr

08008f56 <LL_GPIO_SetPinSpeed>:
{
 8008f56:	b480      	push	{r7}
 8008f58:	b08b      	sub	sp, #44	@ 0x2c
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	60f8      	str	r0, [r7, #12]
 8008f5e:	60b9      	str	r1, [r7, #8]
 8008f60:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	689a      	ldr	r2, [r3, #8]
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	fa93 f3a3 	rbit	r3, r3
 8008f70:	613b      	str	r3, [r7, #16]
  return result;
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d101      	bne.n	8008f80 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8008f7c:	2320      	movs	r3, #32
 8008f7e:	e003      	b.n	8008f88 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	fab3 f383 	clz	r3, r3
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	005b      	lsls	r3, r3, #1
 8008f8a:	2103      	movs	r1, #3
 8008f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008f90:	43db      	mvns	r3, r3
 8008f92:	401a      	ands	r2, r3
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	fa93 f3a3 	rbit	r3, r3
 8008f9e:	61fb      	str	r3, [r7, #28]
  return result;
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d101      	bne.n	8008fae <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8008faa:	2320      	movs	r3, #32
 8008fac:	e003      	b.n	8008fb6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8008fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb0:	fab3 f383 	clz	r3, r3
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	005b      	lsls	r3, r3, #1
 8008fb8:	6879      	ldr	r1, [r7, #4]
 8008fba:	fa01 f303 	lsl.w	r3, r1, r3
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	609a      	str	r2, [r3, #8]
}
 8008fc4:	bf00      	nop
 8008fc6:	372c      	adds	r7, #44	@ 0x2c
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <LL_GPIO_SetPinPull>:
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b08b      	sub	sp, #44	@ 0x2c
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	68da      	ldr	r2, [r3, #12]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	fa93 f3a3 	rbit	r3, r3
 8008fea:	613b      	str	r3, [r7, #16]
  return result;
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d101      	bne.n	8008ffa <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8008ff6:	2320      	movs	r3, #32
 8008ff8:	e003      	b.n	8009002 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	fab3 f383 	clz	r3, r3
 8009000:	b2db      	uxtb	r3, r3
 8009002:	005b      	lsls	r3, r3, #1
 8009004:	2103      	movs	r1, #3
 8009006:	fa01 f303 	lsl.w	r3, r1, r3
 800900a:	43db      	mvns	r3, r3
 800900c:	401a      	ands	r2, r3
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009012:	6a3b      	ldr	r3, [r7, #32]
 8009014:	fa93 f3a3 	rbit	r3, r3
 8009018:	61fb      	str	r3, [r7, #28]
  return result;
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800901e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009020:	2b00      	cmp	r3, #0
 8009022:	d101      	bne.n	8009028 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8009024:	2320      	movs	r3, #32
 8009026:	e003      	b.n	8009030 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8009028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800902a:	fab3 f383 	clz	r3, r3
 800902e:	b2db      	uxtb	r3, r3
 8009030:	005b      	lsls	r3, r3, #1
 8009032:	6879      	ldr	r1, [r7, #4]
 8009034:	fa01 f303 	lsl.w	r3, r1, r3
 8009038:	431a      	orrs	r2, r3
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	60da      	str	r2, [r3, #12]
}
 800903e:	bf00      	nop
 8009040:	372c      	adds	r7, #44	@ 0x2c
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr

0800904a <LL_GPIO_SetAFPin_0_7>:
{
 800904a:	b480      	push	{r7}
 800904c:	b08b      	sub	sp, #44	@ 0x2c
 800904e:	af00      	add	r7, sp, #0
 8009050:	60f8      	str	r0, [r7, #12]
 8009052:	60b9      	str	r1, [r7, #8]
 8009054:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6a1a      	ldr	r2, [r3, #32]
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	fa93 f3a3 	rbit	r3, r3
 8009064:	613b      	str	r3, [r7, #16]
  return result;
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d101      	bne.n	8009074 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8009070:	2320      	movs	r3, #32
 8009072:	e003      	b.n	800907c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8009074:	69bb      	ldr	r3, [r7, #24]
 8009076:	fab3 f383 	clz	r3, r3
 800907a:	b2db      	uxtb	r3, r3
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	210f      	movs	r1, #15
 8009080:	fa01 f303 	lsl.w	r3, r1, r3
 8009084:	43db      	mvns	r3, r3
 8009086:	401a      	ands	r2, r3
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800908c:	6a3b      	ldr	r3, [r7, #32]
 800908e:	fa93 f3a3 	rbit	r3, r3
 8009092:	61fb      	str	r3, [r7, #28]
  return result;
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800909e:	2320      	movs	r3, #32
 80090a0:	e003      	b.n	80090aa <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	fab3 f383 	clz	r3, r3
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	6879      	ldr	r1, [r7, #4]
 80090ae:	fa01 f303 	lsl.w	r3, r1, r3
 80090b2:	431a      	orrs	r2, r3
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	621a      	str	r2, [r3, #32]
}
 80090b8:	bf00      	nop
 80090ba:	372c      	adds	r7, #44	@ 0x2c
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr

080090c4 <LL_GPIO_SetAFPin_8_15>:
{
 80090c4:	b480      	push	{r7}
 80090c6:	b08b      	sub	sp, #44	@ 0x2c
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	0a1b      	lsrs	r3, r3, #8
 80090d8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	fa93 f3a3 	rbit	r3, r3
 80090e0:	613b      	str	r3, [r7, #16]
  return result;
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d101      	bne.n	80090f0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80090ec:	2320      	movs	r3, #32
 80090ee:	e003      	b.n	80090f8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	fab3 f383 	clz	r3, r3
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	210f      	movs	r1, #15
 80090fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009100:	43db      	mvns	r3, r3
 8009102:	401a      	ands	r2, r3
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	0a1b      	lsrs	r3, r3, #8
 8009108:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800910a:	6a3b      	ldr	r3, [r7, #32]
 800910c:	fa93 f3a3 	rbit	r3, r3
 8009110:	61fb      	str	r3, [r7, #28]
  return result;
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009118:	2b00      	cmp	r3, #0
 800911a:	d101      	bne.n	8009120 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800911c:	2320      	movs	r3, #32
 800911e:	e003      	b.n	8009128 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8009120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009122:	fab3 f383 	clz	r3, r3
 8009126:	b2db      	uxtb	r3, r3
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	6879      	ldr	r1, [r7, #4]
 800912c:	fa01 f303 	lsl.w	r3, r1, r3
 8009130:	431a      	orrs	r2, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8009136:	bf00      	nop
 8009138:	372c      	adds	r7, #44	@ 0x2c
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr

08009142 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b08a      	sub	sp, #40	@ 0x28
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
 800914a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800914c:	2300      	movs	r3, #0
 800914e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8009150:	2300      	movs	r3, #0
 8009152:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800915a:	69bb      	ldr	r3, [r7, #24]
 800915c:	fa93 f3a3 	rbit	r3, r3
 8009160:	617b      	str	r3, [r7, #20]
  return result;
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <LL_GPIO_Init+0x2e>
    return 32U;
 800916c:	2320      	movs	r3, #32
 800916e:	e003      	b.n	8009178 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	fab3 f383 	clz	r3, r3
 8009176:	b2db      	uxtb	r3, r3
 8009178:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800917a:	e057      	b.n	800922c <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	681a      	ldr	r2, [r3, #0]
 8009180:	2101      	movs	r1, #1
 8009182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009184:	fa01 f303 	lsl.w	r3, r1, r3
 8009188:	4013      	ands	r3, r2
 800918a:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 800918c:	6a3b      	ldr	r3, [r7, #32]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d049      	beq.n	8009226 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d003      	beq.n	80091a2 <LL_GPIO_Init+0x60>
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	2b02      	cmp	r3, #2
 80091a0:	d10d      	bne.n	80091be <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	689b      	ldr	r3, [r3, #8]
 80091a6:	461a      	mov	r2, r3
 80091a8:	6a39      	ldr	r1, [r7, #32]
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f7ff fed3 	bl	8008f56 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	461a      	mov	r2, r3
 80091b6:	6a39      	ldr	r1, [r7, #32]
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f7ff feb4 	bl	8008f26 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	461a      	mov	r2, r3
 80091c4:	6a39      	ldr	r1, [r7, #32]
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7ff ff02 	bl	8008fd0 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	2b02      	cmp	r3, #2
 80091d2:	d121      	bne.n	8009218 <LL_GPIO_Init+0xd6>
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	fa93 f3a3 	rbit	r3, r3
 80091de:	60bb      	str	r3, [r7, #8]
  return result;
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d101      	bne.n	80091ee <LL_GPIO_Init+0xac>
    return 32U;
 80091ea:	2320      	movs	r3, #32
 80091ec:	e003      	b.n	80091f6 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	fab3 f383 	clz	r3, r3
 80091f4:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80091f6:	2b07      	cmp	r3, #7
 80091f8:	d807      	bhi.n	800920a <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	695b      	ldr	r3, [r3, #20]
 80091fe:	461a      	mov	r2, r3
 8009200:	6a39      	ldr	r1, [r7, #32]
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff ff21 	bl	800904a <LL_GPIO_SetAFPin_0_7>
 8009208:	e006      	b.n	8009218 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	695b      	ldr	r3, [r3, #20]
 800920e:	461a      	mov	r2, r3
 8009210:	6a39      	ldr	r1, [r7, #32]
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f7ff ff56 	bl	80090c4 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	461a      	mov	r2, r3
 800921e:	6a39      	ldr	r1, [r7, #32]
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f7ff fe43 	bl	8008eac <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009228:	3301      	adds	r3, #1
 800922a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009232:	fa22 f303 	lsr.w	r3, r2, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	d1a0      	bne.n	800917c <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3728      	adds	r7, #40	@ 0x28
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <LL_SPI_IsEnabled>:
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009254:	2b40      	cmp	r3, #64	@ 0x40
 8009256:	d101      	bne.n	800925c <LL_SPI_IsEnabled+0x18>
 8009258:	2301      	movs	r3, #1
 800925a:	e000      	b.n	800925e <LL_SPI_IsEnabled+0x1a>
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	370c      	adds	r7, #12
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr

0800926a <LL_SPI_SetCRCPolynomial>:
{
 800926a:	b480      	push	{r7}
 800926c:	b083      	sub	sp, #12
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
 8009272:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	b29b      	uxth	r3, r3
 8009278:	461a      	mov	r2, r3
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	611a      	str	r2, [r3, #16]
}
 800927e:	bf00      	nop
 8009280:	370c      	adds	r7, #12
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr

0800928a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b084      	sub	sp, #16
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
 8009292:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f7ff ffd3 	bl	8009244 <LL_SPI_IsEnabled>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d139      	bne.n	8009318 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80092ac:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 80092b0:	683a      	ldr	r2, [r7, #0]
 80092b2:	6811      	ldr	r1, [r2, #0]
 80092b4:	683a      	ldr	r2, [r7, #0]
 80092b6:	6852      	ldr	r2, [r2, #4]
 80092b8:	4311      	orrs	r1, r2
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	6892      	ldr	r2, [r2, #8]
 80092be:	4311      	orrs	r1, r2
 80092c0:	683a      	ldr	r2, [r7, #0]
 80092c2:	68d2      	ldr	r2, [r2, #12]
 80092c4:	4311      	orrs	r1, r2
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	6912      	ldr	r2, [r2, #16]
 80092ca:	4311      	orrs	r1, r2
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	6952      	ldr	r2, [r2, #20]
 80092d0:	4311      	orrs	r1, r2
 80092d2:	683a      	ldr	r2, [r7, #0]
 80092d4:	6992      	ldr	r2, [r2, #24]
 80092d6:	4311      	orrs	r1, r2
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	69d2      	ldr	r2, [r2, #28]
 80092dc:	4311      	orrs	r1, r2
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	6a12      	ldr	r2, [r2, #32]
 80092e2:	430a      	orrs	r2, r1
 80092e4:	431a      	orrs	r2, r3
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	f023 0204 	bic.w	r2, r3, #4
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	695b      	ldr	r3, [r3, #20]
 80092f6:	0c1b      	lsrs	r3, r3, #16
 80092f8:	431a      	orrs	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	6a1b      	ldr	r3, [r3, #32]
 8009302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009306:	d105      	bne.n	8009314 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f7ff ffab 	bl	800926a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8009314:	2300      	movs	r3, #0
 8009316:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	61da      	str	r2, [r3, #28]
  return status;
 8009324:	7bfb      	ldrb	r3, [r7, #15]
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <__cvt>:
 800932e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009332:	ec57 6b10 	vmov	r6, r7, d0
 8009336:	2f00      	cmp	r7, #0
 8009338:	460c      	mov	r4, r1
 800933a:	4619      	mov	r1, r3
 800933c:	463b      	mov	r3, r7
 800933e:	bfbb      	ittet	lt
 8009340:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009344:	461f      	movlt	r7, r3
 8009346:	2300      	movge	r3, #0
 8009348:	232d      	movlt	r3, #45	@ 0x2d
 800934a:	700b      	strb	r3, [r1, #0]
 800934c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800934e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009352:	4691      	mov	r9, r2
 8009354:	f023 0820 	bic.w	r8, r3, #32
 8009358:	bfbc      	itt	lt
 800935a:	4632      	movlt	r2, r6
 800935c:	4616      	movlt	r6, r2
 800935e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009362:	d005      	beq.n	8009370 <__cvt+0x42>
 8009364:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009368:	d100      	bne.n	800936c <__cvt+0x3e>
 800936a:	3401      	adds	r4, #1
 800936c:	2102      	movs	r1, #2
 800936e:	e000      	b.n	8009372 <__cvt+0x44>
 8009370:	2103      	movs	r1, #3
 8009372:	ab03      	add	r3, sp, #12
 8009374:	9301      	str	r3, [sp, #4]
 8009376:	ab02      	add	r3, sp, #8
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	ec47 6b10 	vmov	d0, r6, r7
 800937e:	4653      	mov	r3, sl
 8009380:	4622      	mov	r2, r4
 8009382:	f000 ff3d 	bl	800a200 <_dtoa_r>
 8009386:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800938a:	4605      	mov	r5, r0
 800938c:	d119      	bne.n	80093c2 <__cvt+0x94>
 800938e:	f019 0f01 	tst.w	r9, #1
 8009392:	d00e      	beq.n	80093b2 <__cvt+0x84>
 8009394:	eb00 0904 	add.w	r9, r0, r4
 8009398:	2200      	movs	r2, #0
 800939a:	2300      	movs	r3, #0
 800939c:	4630      	mov	r0, r6
 800939e:	4639      	mov	r1, r7
 80093a0:	f7f7 fb92 	bl	8000ac8 <__aeabi_dcmpeq>
 80093a4:	b108      	cbz	r0, 80093aa <__cvt+0x7c>
 80093a6:	f8cd 900c 	str.w	r9, [sp, #12]
 80093aa:	2230      	movs	r2, #48	@ 0x30
 80093ac:	9b03      	ldr	r3, [sp, #12]
 80093ae:	454b      	cmp	r3, r9
 80093b0:	d31e      	bcc.n	80093f0 <__cvt+0xc2>
 80093b2:	9b03      	ldr	r3, [sp, #12]
 80093b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093b6:	1b5b      	subs	r3, r3, r5
 80093b8:	4628      	mov	r0, r5
 80093ba:	6013      	str	r3, [r2, #0]
 80093bc:	b004      	add	sp, #16
 80093be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80093c6:	eb00 0904 	add.w	r9, r0, r4
 80093ca:	d1e5      	bne.n	8009398 <__cvt+0x6a>
 80093cc:	7803      	ldrb	r3, [r0, #0]
 80093ce:	2b30      	cmp	r3, #48	@ 0x30
 80093d0:	d10a      	bne.n	80093e8 <__cvt+0xba>
 80093d2:	2200      	movs	r2, #0
 80093d4:	2300      	movs	r3, #0
 80093d6:	4630      	mov	r0, r6
 80093d8:	4639      	mov	r1, r7
 80093da:	f7f7 fb75 	bl	8000ac8 <__aeabi_dcmpeq>
 80093de:	b918      	cbnz	r0, 80093e8 <__cvt+0xba>
 80093e0:	f1c4 0401 	rsb	r4, r4, #1
 80093e4:	f8ca 4000 	str.w	r4, [sl]
 80093e8:	f8da 3000 	ldr.w	r3, [sl]
 80093ec:	4499      	add	r9, r3
 80093ee:	e7d3      	b.n	8009398 <__cvt+0x6a>
 80093f0:	1c59      	adds	r1, r3, #1
 80093f2:	9103      	str	r1, [sp, #12]
 80093f4:	701a      	strb	r2, [r3, #0]
 80093f6:	e7d9      	b.n	80093ac <__cvt+0x7e>

080093f8 <__exponent>:
 80093f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093fa:	2900      	cmp	r1, #0
 80093fc:	bfba      	itte	lt
 80093fe:	4249      	neglt	r1, r1
 8009400:	232d      	movlt	r3, #45	@ 0x2d
 8009402:	232b      	movge	r3, #43	@ 0x2b
 8009404:	2909      	cmp	r1, #9
 8009406:	7002      	strb	r2, [r0, #0]
 8009408:	7043      	strb	r3, [r0, #1]
 800940a:	dd29      	ble.n	8009460 <__exponent+0x68>
 800940c:	f10d 0307 	add.w	r3, sp, #7
 8009410:	461d      	mov	r5, r3
 8009412:	270a      	movs	r7, #10
 8009414:	461a      	mov	r2, r3
 8009416:	fbb1 f6f7 	udiv	r6, r1, r7
 800941a:	fb07 1416 	mls	r4, r7, r6, r1
 800941e:	3430      	adds	r4, #48	@ 0x30
 8009420:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009424:	460c      	mov	r4, r1
 8009426:	2c63      	cmp	r4, #99	@ 0x63
 8009428:	f103 33ff 	add.w	r3, r3, #4294967295
 800942c:	4631      	mov	r1, r6
 800942e:	dcf1      	bgt.n	8009414 <__exponent+0x1c>
 8009430:	3130      	adds	r1, #48	@ 0x30
 8009432:	1e94      	subs	r4, r2, #2
 8009434:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009438:	1c41      	adds	r1, r0, #1
 800943a:	4623      	mov	r3, r4
 800943c:	42ab      	cmp	r3, r5
 800943e:	d30a      	bcc.n	8009456 <__exponent+0x5e>
 8009440:	f10d 0309 	add.w	r3, sp, #9
 8009444:	1a9b      	subs	r3, r3, r2
 8009446:	42ac      	cmp	r4, r5
 8009448:	bf88      	it	hi
 800944a:	2300      	movhi	r3, #0
 800944c:	3302      	adds	r3, #2
 800944e:	4403      	add	r3, r0
 8009450:	1a18      	subs	r0, r3, r0
 8009452:	b003      	add	sp, #12
 8009454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009456:	f813 6b01 	ldrb.w	r6, [r3], #1
 800945a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800945e:	e7ed      	b.n	800943c <__exponent+0x44>
 8009460:	2330      	movs	r3, #48	@ 0x30
 8009462:	3130      	adds	r1, #48	@ 0x30
 8009464:	7083      	strb	r3, [r0, #2]
 8009466:	70c1      	strb	r1, [r0, #3]
 8009468:	1d03      	adds	r3, r0, #4
 800946a:	e7f1      	b.n	8009450 <__exponent+0x58>

0800946c <_printf_float>:
 800946c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009470:	b08d      	sub	sp, #52	@ 0x34
 8009472:	460c      	mov	r4, r1
 8009474:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009478:	4616      	mov	r6, r2
 800947a:	461f      	mov	r7, r3
 800947c:	4605      	mov	r5, r0
 800947e:	f000 fdbf 	bl	800a000 <_localeconv_r>
 8009482:	6803      	ldr	r3, [r0, #0]
 8009484:	9304      	str	r3, [sp, #16]
 8009486:	4618      	mov	r0, r3
 8009488:	f7f6 fef2 	bl	8000270 <strlen>
 800948c:	2300      	movs	r3, #0
 800948e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009490:	f8d8 3000 	ldr.w	r3, [r8]
 8009494:	9005      	str	r0, [sp, #20]
 8009496:	3307      	adds	r3, #7
 8009498:	f023 0307 	bic.w	r3, r3, #7
 800949c:	f103 0208 	add.w	r2, r3, #8
 80094a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80094a4:	f8d4 b000 	ldr.w	fp, [r4]
 80094a8:	f8c8 2000 	str.w	r2, [r8]
 80094ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80094b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80094b4:	9307      	str	r3, [sp, #28]
 80094b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80094ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80094be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094c2:	4b9c      	ldr	r3, [pc, #624]	@ (8009734 <_printf_float+0x2c8>)
 80094c4:	f04f 32ff 	mov.w	r2, #4294967295
 80094c8:	f7f7 fb30 	bl	8000b2c <__aeabi_dcmpun>
 80094cc:	bb70      	cbnz	r0, 800952c <_printf_float+0xc0>
 80094ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094d2:	4b98      	ldr	r3, [pc, #608]	@ (8009734 <_printf_float+0x2c8>)
 80094d4:	f04f 32ff 	mov.w	r2, #4294967295
 80094d8:	f7f7 fb0a 	bl	8000af0 <__aeabi_dcmple>
 80094dc:	bb30      	cbnz	r0, 800952c <_printf_float+0xc0>
 80094de:	2200      	movs	r2, #0
 80094e0:	2300      	movs	r3, #0
 80094e2:	4640      	mov	r0, r8
 80094e4:	4649      	mov	r1, r9
 80094e6:	f7f7 faf9 	bl	8000adc <__aeabi_dcmplt>
 80094ea:	b110      	cbz	r0, 80094f2 <_printf_float+0x86>
 80094ec:	232d      	movs	r3, #45	@ 0x2d
 80094ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80094f2:	4a91      	ldr	r2, [pc, #580]	@ (8009738 <_printf_float+0x2cc>)
 80094f4:	4b91      	ldr	r3, [pc, #580]	@ (800973c <_printf_float+0x2d0>)
 80094f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80094fa:	bf94      	ite	ls
 80094fc:	4690      	movls	r8, r2
 80094fe:	4698      	movhi	r8, r3
 8009500:	2303      	movs	r3, #3
 8009502:	6123      	str	r3, [r4, #16]
 8009504:	f02b 0304 	bic.w	r3, fp, #4
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	f04f 0900 	mov.w	r9, #0
 800950e:	9700      	str	r7, [sp, #0]
 8009510:	4633      	mov	r3, r6
 8009512:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009514:	4621      	mov	r1, r4
 8009516:	4628      	mov	r0, r5
 8009518:	f000 f9d2 	bl	80098c0 <_printf_common>
 800951c:	3001      	adds	r0, #1
 800951e:	f040 808d 	bne.w	800963c <_printf_float+0x1d0>
 8009522:	f04f 30ff 	mov.w	r0, #4294967295
 8009526:	b00d      	add	sp, #52	@ 0x34
 8009528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800952c:	4642      	mov	r2, r8
 800952e:	464b      	mov	r3, r9
 8009530:	4640      	mov	r0, r8
 8009532:	4649      	mov	r1, r9
 8009534:	f7f7 fafa 	bl	8000b2c <__aeabi_dcmpun>
 8009538:	b140      	cbz	r0, 800954c <_printf_float+0xe0>
 800953a:	464b      	mov	r3, r9
 800953c:	2b00      	cmp	r3, #0
 800953e:	bfbc      	itt	lt
 8009540:	232d      	movlt	r3, #45	@ 0x2d
 8009542:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009546:	4a7e      	ldr	r2, [pc, #504]	@ (8009740 <_printf_float+0x2d4>)
 8009548:	4b7e      	ldr	r3, [pc, #504]	@ (8009744 <_printf_float+0x2d8>)
 800954a:	e7d4      	b.n	80094f6 <_printf_float+0x8a>
 800954c:	6863      	ldr	r3, [r4, #4]
 800954e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009552:	9206      	str	r2, [sp, #24]
 8009554:	1c5a      	adds	r2, r3, #1
 8009556:	d13b      	bne.n	80095d0 <_printf_float+0x164>
 8009558:	2306      	movs	r3, #6
 800955a:	6063      	str	r3, [r4, #4]
 800955c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009560:	2300      	movs	r3, #0
 8009562:	6022      	str	r2, [r4, #0]
 8009564:	9303      	str	r3, [sp, #12]
 8009566:	ab0a      	add	r3, sp, #40	@ 0x28
 8009568:	e9cd a301 	strd	sl, r3, [sp, #4]
 800956c:	ab09      	add	r3, sp, #36	@ 0x24
 800956e:	9300      	str	r3, [sp, #0]
 8009570:	6861      	ldr	r1, [r4, #4]
 8009572:	ec49 8b10 	vmov	d0, r8, r9
 8009576:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800957a:	4628      	mov	r0, r5
 800957c:	f7ff fed7 	bl	800932e <__cvt>
 8009580:	9b06      	ldr	r3, [sp, #24]
 8009582:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009584:	2b47      	cmp	r3, #71	@ 0x47
 8009586:	4680      	mov	r8, r0
 8009588:	d129      	bne.n	80095de <_printf_float+0x172>
 800958a:	1cc8      	adds	r0, r1, #3
 800958c:	db02      	blt.n	8009594 <_printf_float+0x128>
 800958e:	6863      	ldr	r3, [r4, #4]
 8009590:	4299      	cmp	r1, r3
 8009592:	dd41      	ble.n	8009618 <_printf_float+0x1ac>
 8009594:	f1aa 0a02 	sub.w	sl, sl, #2
 8009598:	fa5f fa8a 	uxtb.w	sl, sl
 800959c:	3901      	subs	r1, #1
 800959e:	4652      	mov	r2, sl
 80095a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80095a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80095a6:	f7ff ff27 	bl	80093f8 <__exponent>
 80095aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80095ac:	1813      	adds	r3, r2, r0
 80095ae:	2a01      	cmp	r2, #1
 80095b0:	4681      	mov	r9, r0
 80095b2:	6123      	str	r3, [r4, #16]
 80095b4:	dc02      	bgt.n	80095bc <_printf_float+0x150>
 80095b6:	6822      	ldr	r2, [r4, #0]
 80095b8:	07d2      	lsls	r2, r2, #31
 80095ba:	d501      	bpl.n	80095c0 <_printf_float+0x154>
 80095bc:	3301      	adds	r3, #1
 80095be:	6123      	str	r3, [r4, #16]
 80095c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d0a2      	beq.n	800950e <_printf_float+0xa2>
 80095c8:	232d      	movs	r3, #45	@ 0x2d
 80095ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095ce:	e79e      	b.n	800950e <_printf_float+0xa2>
 80095d0:	9a06      	ldr	r2, [sp, #24]
 80095d2:	2a47      	cmp	r2, #71	@ 0x47
 80095d4:	d1c2      	bne.n	800955c <_printf_float+0xf0>
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d1c0      	bne.n	800955c <_printf_float+0xf0>
 80095da:	2301      	movs	r3, #1
 80095dc:	e7bd      	b.n	800955a <_printf_float+0xee>
 80095de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80095e2:	d9db      	bls.n	800959c <_printf_float+0x130>
 80095e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80095e8:	d118      	bne.n	800961c <_printf_float+0x1b0>
 80095ea:	2900      	cmp	r1, #0
 80095ec:	6863      	ldr	r3, [r4, #4]
 80095ee:	dd0b      	ble.n	8009608 <_printf_float+0x19c>
 80095f0:	6121      	str	r1, [r4, #16]
 80095f2:	b913      	cbnz	r3, 80095fa <_printf_float+0x18e>
 80095f4:	6822      	ldr	r2, [r4, #0]
 80095f6:	07d0      	lsls	r0, r2, #31
 80095f8:	d502      	bpl.n	8009600 <_printf_float+0x194>
 80095fa:	3301      	adds	r3, #1
 80095fc:	440b      	add	r3, r1
 80095fe:	6123      	str	r3, [r4, #16]
 8009600:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009602:	f04f 0900 	mov.w	r9, #0
 8009606:	e7db      	b.n	80095c0 <_printf_float+0x154>
 8009608:	b913      	cbnz	r3, 8009610 <_printf_float+0x1a4>
 800960a:	6822      	ldr	r2, [r4, #0]
 800960c:	07d2      	lsls	r2, r2, #31
 800960e:	d501      	bpl.n	8009614 <_printf_float+0x1a8>
 8009610:	3302      	adds	r3, #2
 8009612:	e7f4      	b.n	80095fe <_printf_float+0x192>
 8009614:	2301      	movs	r3, #1
 8009616:	e7f2      	b.n	80095fe <_printf_float+0x192>
 8009618:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800961c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800961e:	4299      	cmp	r1, r3
 8009620:	db05      	blt.n	800962e <_printf_float+0x1c2>
 8009622:	6823      	ldr	r3, [r4, #0]
 8009624:	6121      	str	r1, [r4, #16]
 8009626:	07d8      	lsls	r0, r3, #31
 8009628:	d5ea      	bpl.n	8009600 <_printf_float+0x194>
 800962a:	1c4b      	adds	r3, r1, #1
 800962c:	e7e7      	b.n	80095fe <_printf_float+0x192>
 800962e:	2900      	cmp	r1, #0
 8009630:	bfd4      	ite	le
 8009632:	f1c1 0202 	rsble	r2, r1, #2
 8009636:	2201      	movgt	r2, #1
 8009638:	4413      	add	r3, r2
 800963a:	e7e0      	b.n	80095fe <_printf_float+0x192>
 800963c:	6823      	ldr	r3, [r4, #0]
 800963e:	055a      	lsls	r2, r3, #21
 8009640:	d407      	bmi.n	8009652 <_printf_float+0x1e6>
 8009642:	6923      	ldr	r3, [r4, #16]
 8009644:	4642      	mov	r2, r8
 8009646:	4631      	mov	r1, r6
 8009648:	4628      	mov	r0, r5
 800964a:	47b8      	blx	r7
 800964c:	3001      	adds	r0, #1
 800964e:	d12b      	bne.n	80096a8 <_printf_float+0x23c>
 8009650:	e767      	b.n	8009522 <_printf_float+0xb6>
 8009652:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009656:	f240 80dd 	bls.w	8009814 <_printf_float+0x3a8>
 800965a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800965e:	2200      	movs	r2, #0
 8009660:	2300      	movs	r3, #0
 8009662:	f7f7 fa31 	bl	8000ac8 <__aeabi_dcmpeq>
 8009666:	2800      	cmp	r0, #0
 8009668:	d033      	beq.n	80096d2 <_printf_float+0x266>
 800966a:	4a37      	ldr	r2, [pc, #220]	@ (8009748 <_printf_float+0x2dc>)
 800966c:	2301      	movs	r3, #1
 800966e:	4631      	mov	r1, r6
 8009670:	4628      	mov	r0, r5
 8009672:	47b8      	blx	r7
 8009674:	3001      	adds	r0, #1
 8009676:	f43f af54 	beq.w	8009522 <_printf_float+0xb6>
 800967a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800967e:	4543      	cmp	r3, r8
 8009680:	db02      	blt.n	8009688 <_printf_float+0x21c>
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	07d8      	lsls	r0, r3, #31
 8009686:	d50f      	bpl.n	80096a8 <_printf_float+0x23c>
 8009688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800968c:	4631      	mov	r1, r6
 800968e:	4628      	mov	r0, r5
 8009690:	47b8      	blx	r7
 8009692:	3001      	adds	r0, #1
 8009694:	f43f af45 	beq.w	8009522 <_printf_float+0xb6>
 8009698:	f04f 0900 	mov.w	r9, #0
 800969c:	f108 38ff 	add.w	r8, r8, #4294967295
 80096a0:	f104 0a1a 	add.w	sl, r4, #26
 80096a4:	45c8      	cmp	r8, r9
 80096a6:	dc09      	bgt.n	80096bc <_printf_float+0x250>
 80096a8:	6823      	ldr	r3, [r4, #0]
 80096aa:	079b      	lsls	r3, r3, #30
 80096ac:	f100 8103 	bmi.w	80098b6 <_printf_float+0x44a>
 80096b0:	68e0      	ldr	r0, [r4, #12]
 80096b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096b4:	4298      	cmp	r0, r3
 80096b6:	bfb8      	it	lt
 80096b8:	4618      	movlt	r0, r3
 80096ba:	e734      	b.n	8009526 <_printf_float+0xba>
 80096bc:	2301      	movs	r3, #1
 80096be:	4652      	mov	r2, sl
 80096c0:	4631      	mov	r1, r6
 80096c2:	4628      	mov	r0, r5
 80096c4:	47b8      	blx	r7
 80096c6:	3001      	adds	r0, #1
 80096c8:	f43f af2b 	beq.w	8009522 <_printf_float+0xb6>
 80096cc:	f109 0901 	add.w	r9, r9, #1
 80096d0:	e7e8      	b.n	80096a4 <_printf_float+0x238>
 80096d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	dc39      	bgt.n	800974c <_printf_float+0x2e0>
 80096d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009748 <_printf_float+0x2dc>)
 80096da:	2301      	movs	r3, #1
 80096dc:	4631      	mov	r1, r6
 80096de:	4628      	mov	r0, r5
 80096e0:	47b8      	blx	r7
 80096e2:	3001      	adds	r0, #1
 80096e4:	f43f af1d 	beq.w	8009522 <_printf_float+0xb6>
 80096e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80096ec:	ea59 0303 	orrs.w	r3, r9, r3
 80096f0:	d102      	bne.n	80096f8 <_printf_float+0x28c>
 80096f2:	6823      	ldr	r3, [r4, #0]
 80096f4:	07d9      	lsls	r1, r3, #31
 80096f6:	d5d7      	bpl.n	80096a8 <_printf_float+0x23c>
 80096f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096fc:	4631      	mov	r1, r6
 80096fe:	4628      	mov	r0, r5
 8009700:	47b8      	blx	r7
 8009702:	3001      	adds	r0, #1
 8009704:	f43f af0d 	beq.w	8009522 <_printf_float+0xb6>
 8009708:	f04f 0a00 	mov.w	sl, #0
 800970c:	f104 0b1a 	add.w	fp, r4, #26
 8009710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009712:	425b      	negs	r3, r3
 8009714:	4553      	cmp	r3, sl
 8009716:	dc01      	bgt.n	800971c <_printf_float+0x2b0>
 8009718:	464b      	mov	r3, r9
 800971a:	e793      	b.n	8009644 <_printf_float+0x1d8>
 800971c:	2301      	movs	r3, #1
 800971e:	465a      	mov	r2, fp
 8009720:	4631      	mov	r1, r6
 8009722:	4628      	mov	r0, r5
 8009724:	47b8      	blx	r7
 8009726:	3001      	adds	r0, #1
 8009728:	f43f aefb 	beq.w	8009522 <_printf_float+0xb6>
 800972c:	f10a 0a01 	add.w	sl, sl, #1
 8009730:	e7ee      	b.n	8009710 <_printf_float+0x2a4>
 8009732:	bf00      	nop
 8009734:	7fefffff 	.word	0x7fefffff
 8009738:	0800ccfc 	.word	0x0800ccfc
 800973c:	0800cd00 	.word	0x0800cd00
 8009740:	0800cd04 	.word	0x0800cd04
 8009744:	0800cd08 	.word	0x0800cd08
 8009748:	0800cd0c 	.word	0x0800cd0c
 800974c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800974e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009752:	4553      	cmp	r3, sl
 8009754:	bfa8      	it	ge
 8009756:	4653      	movge	r3, sl
 8009758:	2b00      	cmp	r3, #0
 800975a:	4699      	mov	r9, r3
 800975c:	dc36      	bgt.n	80097cc <_printf_float+0x360>
 800975e:	f04f 0b00 	mov.w	fp, #0
 8009762:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009766:	f104 021a 	add.w	r2, r4, #26
 800976a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800976c:	9306      	str	r3, [sp, #24]
 800976e:	eba3 0309 	sub.w	r3, r3, r9
 8009772:	455b      	cmp	r3, fp
 8009774:	dc31      	bgt.n	80097da <_printf_float+0x36e>
 8009776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009778:	459a      	cmp	sl, r3
 800977a:	dc3a      	bgt.n	80097f2 <_printf_float+0x386>
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	07da      	lsls	r2, r3, #31
 8009780:	d437      	bmi.n	80097f2 <_printf_float+0x386>
 8009782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009784:	ebaa 0903 	sub.w	r9, sl, r3
 8009788:	9b06      	ldr	r3, [sp, #24]
 800978a:	ebaa 0303 	sub.w	r3, sl, r3
 800978e:	4599      	cmp	r9, r3
 8009790:	bfa8      	it	ge
 8009792:	4699      	movge	r9, r3
 8009794:	f1b9 0f00 	cmp.w	r9, #0
 8009798:	dc33      	bgt.n	8009802 <_printf_float+0x396>
 800979a:	f04f 0800 	mov.w	r8, #0
 800979e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097a2:	f104 0b1a 	add.w	fp, r4, #26
 80097a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097a8:	ebaa 0303 	sub.w	r3, sl, r3
 80097ac:	eba3 0309 	sub.w	r3, r3, r9
 80097b0:	4543      	cmp	r3, r8
 80097b2:	f77f af79 	ble.w	80096a8 <_printf_float+0x23c>
 80097b6:	2301      	movs	r3, #1
 80097b8:	465a      	mov	r2, fp
 80097ba:	4631      	mov	r1, r6
 80097bc:	4628      	mov	r0, r5
 80097be:	47b8      	blx	r7
 80097c0:	3001      	adds	r0, #1
 80097c2:	f43f aeae 	beq.w	8009522 <_printf_float+0xb6>
 80097c6:	f108 0801 	add.w	r8, r8, #1
 80097ca:	e7ec      	b.n	80097a6 <_printf_float+0x33a>
 80097cc:	4642      	mov	r2, r8
 80097ce:	4631      	mov	r1, r6
 80097d0:	4628      	mov	r0, r5
 80097d2:	47b8      	blx	r7
 80097d4:	3001      	adds	r0, #1
 80097d6:	d1c2      	bne.n	800975e <_printf_float+0x2f2>
 80097d8:	e6a3      	b.n	8009522 <_printf_float+0xb6>
 80097da:	2301      	movs	r3, #1
 80097dc:	4631      	mov	r1, r6
 80097de:	4628      	mov	r0, r5
 80097e0:	9206      	str	r2, [sp, #24]
 80097e2:	47b8      	blx	r7
 80097e4:	3001      	adds	r0, #1
 80097e6:	f43f ae9c 	beq.w	8009522 <_printf_float+0xb6>
 80097ea:	9a06      	ldr	r2, [sp, #24]
 80097ec:	f10b 0b01 	add.w	fp, fp, #1
 80097f0:	e7bb      	b.n	800976a <_printf_float+0x2fe>
 80097f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097f6:	4631      	mov	r1, r6
 80097f8:	4628      	mov	r0, r5
 80097fa:	47b8      	blx	r7
 80097fc:	3001      	adds	r0, #1
 80097fe:	d1c0      	bne.n	8009782 <_printf_float+0x316>
 8009800:	e68f      	b.n	8009522 <_printf_float+0xb6>
 8009802:	9a06      	ldr	r2, [sp, #24]
 8009804:	464b      	mov	r3, r9
 8009806:	4442      	add	r2, r8
 8009808:	4631      	mov	r1, r6
 800980a:	4628      	mov	r0, r5
 800980c:	47b8      	blx	r7
 800980e:	3001      	adds	r0, #1
 8009810:	d1c3      	bne.n	800979a <_printf_float+0x32e>
 8009812:	e686      	b.n	8009522 <_printf_float+0xb6>
 8009814:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009818:	f1ba 0f01 	cmp.w	sl, #1
 800981c:	dc01      	bgt.n	8009822 <_printf_float+0x3b6>
 800981e:	07db      	lsls	r3, r3, #31
 8009820:	d536      	bpl.n	8009890 <_printf_float+0x424>
 8009822:	2301      	movs	r3, #1
 8009824:	4642      	mov	r2, r8
 8009826:	4631      	mov	r1, r6
 8009828:	4628      	mov	r0, r5
 800982a:	47b8      	blx	r7
 800982c:	3001      	adds	r0, #1
 800982e:	f43f ae78 	beq.w	8009522 <_printf_float+0xb6>
 8009832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009836:	4631      	mov	r1, r6
 8009838:	4628      	mov	r0, r5
 800983a:	47b8      	blx	r7
 800983c:	3001      	adds	r0, #1
 800983e:	f43f ae70 	beq.w	8009522 <_printf_float+0xb6>
 8009842:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009846:	2200      	movs	r2, #0
 8009848:	2300      	movs	r3, #0
 800984a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800984e:	f7f7 f93b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009852:	b9c0      	cbnz	r0, 8009886 <_printf_float+0x41a>
 8009854:	4653      	mov	r3, sl
 8009856:	f108 0201 	add.w	r2, r8, #1
 800985a:	4631      	mov	r1, r6
 800985c:	4628      	mov	r0, r5
 800985e:	47b8      	blx	r7
 8009860:	3001      	adds	r0, #1
 8009862:	d10c      	bne.n	800987e <_printf_float+0x412>
 8009864:	e65d      	b.n	8009522 <_printf_float+0xb6>
 8009866:	2301      	movs	r3, #1
 8009868:	465a      	mov	r2, fp
 800986a:	4631      	mov	r1, r6
 800986c:	4628      	mov	r0, r5
 800986e:	47b8      	blx	r7
 8009870:	3001      	adds	r0, #1
 8009872:	f43f ae56 	beq.w	8009522 <_printf_float+0xb6>
 8009876:	f108 0801 	add.w	r8, r8, #1
 800987a:	45d0      	cmp	r8, sl
 800987c:	dbf3      	blt.n	8009866 <_printf_float+0x3fa>
 800987e:	464b      	mov	r3, r9
 8009880:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009884:	e6df      	b.n	8009646 <_printf_float+0x1da>
 8009886:	f04f 0800 	mov.w	r8, #0
 800988a:	f104 0b1a 	add.w	fp, r4, #26
 800988e:	e7f4      	b.n	800987a <_printf_float+0x40e>
 8009890:	2301      	movs	r3, #1
 8009892:	4642      	mov	r2, r8
 8009894:	e7e1      	b.n	800985a <_printf_float+0x3ee>
 8009896:	2301      	movs	r3, #1
 8009898:	464a      	mov	r2, r9
 800989a:	4631      	mov	r1, r6
 800989c:	4628      	mov	r0, r5
 800989e:	47b8      	blx	r7
 80098a0:	3001      	adds	r0, #1
 80098a2:	f43f ae3e 	beq.w	8009522 <_printf_float+0xb6>
 80098a6:	f108 0801 	add.w	r8, r8, #1
 80098aa:	68e3      	ldr	r3, [r4, #12]
 80098ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098ae:	1a5b      	subs	r3, r3, r1
 80098b0:	4543      	cmp	r3, r8
 80098b2:	dcf0      	bgt.n	8009896 <_printf_float+0x42a>
 80098b4:	e6fc      	b.n	80096b0 <_printf_float+0x244>
 80098b6:	f04f 0800 	mov.w	r8, #0
 80098ba:	f104 0919 	add.w	r9, r4, #25
 80098be:	e7f4      	b.n	80098aa <_printf_float+0x43e>

080098c0 <_printf_common>:
 80098c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c4:	4616      	mov	r6, r2
 80098c6:	4698      	mov	r8, r3
 80098c8:	688a      	ldr	r2, [r1, #8]
 80098ca:	690b      	ldr	r3, [r1, #16]
 80098cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80098d0:	4293      	cmp	r3, r2
 80098d2:	bfb8      	it	lt
 80098d4:	4613      	movlt	r3, r2
 80098d6:	6033      	str	r3, [r6, #0]
 80098d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80098dc:	4607      	mov	r7, r0
 80098de:	460c      	mov	r4, r1
 80098e0:	b10a      	cbz	r2, 80098e6 <_printf_common+0x26>
 80098e2:	3301      	adds	r3, #1
 80098e4:	6033      	str	r3, [r6, #0]
 80098e6:	6823      	ldr	r3, [r4, #0]
 80098e8:	0699      	lsls	r1, r3, #26
 80098ea:	bf42      	ittt	mi
 80098ec:	6833      	ldrmi	r3, [r6, #0]
 80098ee:	3302      	addmi	r3, #2
 80098f0:	6033      	strmi	r3, [r6, #0]
 80098f2:	6825      	ldr	r5, [r4, #0]
 80098f4:	f015 0506 	ands.w	r5, r5, #6
 80098f8:	d106      	bne.n	8009908 <_printf_common+0x48>
 80098fa:	f104 0a19 	add.w	sl, r4, #25
 80098fe:	68e3      	ldr	r3, [r4, #12]
 8009900:	6832      	ldr	r2, [r6, #0]
 8009902:	1a9b      	subs	r3, r3, r2
 8009904:	42ab      	cmp	r3, r5
 8009906:	dc26      	bgt.n	8009956 <_printf_common+0x96>
 8009908:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800990c:	6822      	ldr	r2, [r4, #0]
 800990e:	3b00      	subs	r3, #0
 8009910:	bf18      	it	ne
 8009912:	2301      	movne	r3, #1
 8009914:	0692      	lsls	r2, r2, #26
 8009916:	d42b      	bmi.n	8009970 <_printf_common+0xb0>
 8009918:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800991c:	4641      	mov	r1, r8
 800991e:	4638      	mov	r0, r7
 8009920:	47c8      	blx	r9
 8009922:	3001      	adds	r0, #1
 8009924:	d01e      	beq.n	8009964 <_printf_common+0xa4>
 8009926:	6823      	ldr	r3, [r4, #0]
 8009928:	6922      	ldr	r2, [r4, #16]
 800992a:	f003 0306 	and.w	r3, r3, #6
 800992e:	2b04      	cmp	r3, #4
 8009930:	bf02      	ittt	eq
 8009932:	68e5      	ldreq	r5, [r4, #12]
 8009934:	6833      	ldreq	r3, [r6, #0]
 8009936:	1aed      	subeq	r5, r5, r3
 8009938:	68a3      	ldr	r3, [r4, #8]
 800993a:	bf0c      	ite	eq
 800993c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009940:	2500      	movne	r5, #0
 8009942:	4293      	cmp	r3, r2
 8009944:	bfc4      	itt	gt
 8009946:	1a9b      	subgt	r3, r3, r2
 8009948:	18ed      	addgt	r5, r5, r3
 800994a:	2600      	movs	r6, #0
 800994c:	341a      	adds	r4, #26
 800994e:	42b5      	cmp	r5, r6
 8009950:	d11a      	bne.n	8009988 <_printf_common+0xc8>
 8009952:	2000      	movs	r0, #0
 8009954:	e008      	b.n	8009968 <_printf_common+0xa8>
 8009956:	2301      	movs	r3, #1
 8009958:	4652      	mov	r2, sl
 800995a:	4641      	mov	r1, r8
 800995c:	4638      	mov	r0, r7
 800995e:	47c8      	blx	r9
 8009960:	3001      	adds	r0, #1
 8009962:	d103      	bne.n	800996c <_printf_common+0xac>
 8009964:	f04f 30ff 	mov.w	r0, #4294967295
 8009968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800996c:	3501      	adds	r5, #1
 800996e:	e7c6      	b.n	80098fe <_printf_common+0x3e>
 8009970:	18e1      	adds	r1, r4, r3
 8009972:	1c5a      	adds	r2, r3, #1
 8009974:	2030      	movs	r0, #48	@ 0x30
 8009976:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800997a:	4422      	add	r2, r4
 800997c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009980:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009984:	3302      	adds	r3, #2
 8009986:	e7c7      	b.n	8009918 <_printf_common+0x58>
 8009988:	2301      	movs	r3, #1
 800998a:	4622      	mov	r2, r4
 800998c:	4641      	mov	r1, r8
 800998e:	4638      	mov	r0, r7
 8009990:	47c8      	blx	r9
 8009992:	3001      	adds	r0, #1
 8009994:	d0e6      	beq.n	8009964 <_printf_common+0xa4>
 8009996:	3601      	adds	r6, #1
 8009998:	e7d9      	b.n	800994e <_printf_common+0x8e>
	...

0800999c <_printf_i>:
 800999c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099a0:	7e0f      	ldrb	r7, [r1, #24]
 80099a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80099a4:	2f78      	cmp	r7, #120	@ 0x78
 80099a6:	4691      	mov	r9, r2
 80099a8:	4680      	mov	r8, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	469a      	mov	sl, r3
 80099ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80099b2:	d807      	bhi.n	80099c4 <_printf_i+0x28>
 80099b4:	2f62      	cmp	r7, #98	@ 0x62
 80099b6:	d80a      	bhi.n	80099ce <_printf_i+0x32>
 80099b8:	2f00      	cmp	r7, #0
 80099ba:	f000 80d2 	beq.w	8009b62 <_printf_i+0x1c6>
 80099be:	2f58      	cmp	r7, #88	@ 0x58
 80099c0:	f000 80b9 	beq.w	8009b36 <_printf_i+0x19a>
 80099c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80099cc:	e03a      	b.n	8009a44 <_printf_i+0xa8>
 80099ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80099d2:	2b15      	cmp	r3, #21
 80099d4:	d8f6      	bhi.n	80099c4 <_printf_i+0x28>
 80099d6:	a101      	add	r1, pc, #4	@ (adr r1, 80099dc <_printf_i+0x40>)
 80099d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80099dc:	08009a35 	.word	0x08009a35
 80099e0:	08009a49 	.word	0x08009a49
 80099e4:	080099c5 	.word	0x080099c5
 80099e8:	080099c5 	.word	0x080099c5
 80099ec:	080099c5 	.word	0x080099c5
 80099f0:	080099c5 	.word	0x080099c5
 80099f4:	08009a49 	.word	0x08009a49
 80099f8:	080099c5 	.word	0x080099c5
 80099fc:	080099c5 	.word	0x080099c5
 8009a00:	080099c5 	.word	0x080099c5
 8009a04:	080099c5 	.word	0x080099c5
 8009a08:	08009b49 	.word	0x08009b49
 8009a0c:	08009a73 	.word	0x08009a73
 8009a10:	08009b03 	.word	0x08009b03
 8009a14:	080099c5 	.word	0x080099c5
 8009a18:	080099c5 	.word	0x080099c5
 8009a1c:	08009b6b 	.word	0x08009b6b
 8009a20:	080099c5 	.word	0x080099c5
 8009a24:	08009a73 	.word	0x08009a73
 8009a28:	080099c5 	.word	0x080099c5
 8009a2c:	080099c5 	.word	0x080099c5
 8009a30:	08009b0b 	.word	0x08009b0b
 8009a34:	6833      	ldr	r3, [r6, #0]
 8009a36:	1d1a      	adds	r2, r3, #4
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	6032      	str	r2, [r6, #0]
 8009a3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009a44:	2301      	movs	r3, #1
 8009a46:	e09d      	b.n	8009b84 <_printf_i+0x1e8>
 8009a48:	6833      	ldr	r3, [r6, #0]
 8009a4a:	6820      	ldr	r0, [r4, #0]
 8009a4c:	1d19      	adds	r1, r3, #4
 8009a4e:	6031      	str	r1, [r6, #0]
 8009a50:	0606      	lsls	r6, r0, #24
 8009a52:	d501      	bpl.n	8009a58 <_printf_i+0xbc>
 8009a54:	681d      	ldr	r5, [r3, #0]
 8009a56:	e003      	b.n	8009a60 <_printf_i+0xc4>
 8009a58:	0645      	lsls	r5, r0, #25
 8009a5a:	d5fb      	bpl.n	8009a54 <_printf_i+0xb8>
 8009a5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009a60:	2d00      	cmp	r5, #0
 8009a62:	da03      	bge.n	8009a6c <_printf_i+0xd0>
 8009a64:	232d      	movs	r3, #45	@ 0x2d
 8009a66:	426d      	negs	r5, r5
 8009a68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a6c:	4859      	ldr	r0, [pc, #356]	@ (8009bd4 <_printf_i+0x238>)
 8009a6e:	230a      	movs	r3, #10
 8009a70:	e011      	b.n	8009a96 <_printf_i+0xfa>
 8009a72:	6821      	ldr	r1, [r4, #0]
 8009a74:	6833      	ldr	r3, [r6, #0]
 8009a76:	0608      	lsls	r0, r1, #24
 8009a78:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a7c:	d402      	bmi.n	8009a84 <_printf_i+0xe8>
 8009a7e:	0649      	lsls	r1, r1, #25
 8009a80:	bf48      	it	mi
 8009a82:	b2ad      	uxthmi	r5, r5
 8009a84:	2f6f      	cmp	r7, #111	@ 0x6f
 8009a86:	4853      	ldr	r0, [pc, #332]	@ (8009bd4 <_printf_i+0x238>)
 8009a88:	6033      	str	r3, [r6, #0]
 8009a8a:	bf14      	ite	ne
 8009a8c:	230a      	movne	r3, #10
 8009a8e:	2308      	moveq	r3, #8
 8009a90:	2100      	movs	r1, #0
 8009a92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009a96:	6866      	ldr	r6, [r4, #4]
 8009a98:	60a6      	str	r6, [r4, #8]
 8009a9a:	2e00      	cmp	r6, #0
 8009a9c:	bfa2      	ittt	ge
 8009a9e:	6821      	ldrge	r1, [r4, #0]
 8009aa0:	f021 0104 	bicge.w	r1, r1, #4
 8009aa4:	6021      	strge	r1, [r4, #0]
 8009aa6:	b90d      	cbnz	r5, 8009aac <_printf_i+0x110>
 8009aa8:	2e00      	cmp	r6, #0
 8009aaa:	d04b      	beq.n	8009b44 <_printf_i+0x1a8>
 8009aac:	4616      	mov	r6, r2
 8009aae:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ab2:	fb03 5711 	mls	r7, r3, r1, r5
 8009ab6:	5dc7      	ldrb	r7, [r0, r7]
 8009ab8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009abc:	462f      	mov	r7, r5
 8009abe:	42bb      	cmp	r3, r7
 8009ac0:	460d      	mov	r5, r1
 8009ac2:	d9f4      	bls.n	8009aae <_printf_i+0x112>
 8009ac4:	2b08      	cmp	r3, #8
 8009ac6:	d10b      	bne.n	8009ae0 <_printf_i+0x144>
 8009ac8:	6823      	ldr	r3, [r4, #0]
 8009aca:	07df      	lsls	r7, r3, #31
 8009acc:	d508      	bpl.n	8009ae0 <_printf_i+0x144>
 8009ace:	6923      	ldr	r3, [r4, #16]
 8009ad0:	6861      	ldr	r1, [r4, #4]
 8009ad2:	4299      	cmp	r1, r3
 8009ad4:	bfde      	ittt	le
 8009ad6:	2330      	movle	r3, #48	@ 0x30
 8009ad8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009adc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009ae0:	1b92      	subs	r2, r2, r6
 8009ae2:	6122      	str	r2, [r4, #16]
 8009ae4:	f8cd a000 	str.w	sl, [sp]
 8009ae8:	464b      	mov	r3, r9
 8009aea:	aa03      	add	r2, sp, #12
 8009aec:	4621      	mov	r1, r4
 8009aee:	4640      	mov	r0, r8
 8009af0:	f7ff fee6 	bl	80098c0 <_printf_common>
 8009af4:	3001      	adds	r0, #1
 8009af6:	d14a      	bne.n	8009b8e <_printf_i+0x1f2>
 8009af8:	f04f 30ff 	mov.w	r0, #4294967295
 8009afc:	b004      	add	sp, #16
 8009afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b02:	6823      	ldr	r3, [r4, #0]
 8009b04:	f043 0320 	orr.w	r3, r3, #32
 8009b08:	6023      	str	r3, [r4, #0]
 8009b0a:	4833      	ldr	r0, [pc, #204]	@ (8009bd8 <_printf_i+0x23c>)
 8009b0c:	2778      	movs	r7, #120	@ 0x78
 8009b0e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b12:	6823      	ldr	r3, [r4, #0]
 8009b14:	6831      	ldr	r1, [r6, #0]
 8009b16:	061f      	lsls	r7, r3, #24
 8009b18:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b1c:	d402      	bmi.n	8009b24 <_printf_i+0x188>
 8009b1e:	065f      	lsls	r7, r3, #25
 8009b20:	bf48      	it	mi
 8009b22:	b2ad      	uxthmi	r5, r5
 8009b24:	6031      	str	r1, [r6, #0]
 8009b26:	07d9      	lsls	r1, r3, #31
 8009b28:	bf44      	itt	mi
 8009b2a:	f043 0320 	orrmi.w	r3, r3, #32
 8009b2e:	6023      	strmi	r3, [r4, #0]
 8009b30:	b11d      	cbz	r5, 8009b3a <_printf_i+0x19e>
 8009b32:	2310      	movs	r3, #16
 8009b34:	e7ac      	b.n	8009a90 <_printf_i+0xf4>
 8009b36:	4827      	ldr	r0, [pc, #156]	@ (8009bd4 <_printf_i+0x238>)
 8009b38:	e7e9      	b.n	8009b0e <_printf_i+0x172>
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	f023 0320 	bic.w	r3, r3, #32
 8009b40:	6023      	str	r3, [r4, #0]
 8009b42:	e7f6      	b.n	8009b32 <_printf_i+0x196>
 8009b44:	4616      	mov	r6, r2
 8009b46:	e7bd      	b.n	8009ac4 <_printf_i+0x128>
 8009b48:	6833      	ldr	r3, [r6, #0]
 8009b4a:	6825      	ldr	r5, [r4, #0]
 8009b4c:	6961      	ldr	r1, [r4, #20]
 8009b4e:	1d18      	adds	r0, r3, #4
 8009b50:	6030      	str	r0, [r6, #0]
 8009b52:	062e      	lsls	r6, r5, #24
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	d501      	bpl.n	8009b5c <_printf_i+0x1c0>
 8009b58:	6019      	str	r1, [r3, #0]
 8009b5a:	e002      	b.n	8009b62 <_printf_i+0x1c6>
 8009b5c:	0668      	lsls	r0, r5, #25
 8009b5e:	d5fb      	bpl.n	8009b58 <_printf_i+0x1bc>
 8009b60:	8019      	strh	r1, [r3, #0]
 8009b62:	2300      	movs	r3, #0
 8009b64:	6123      	str	r3, [r4, #16]
 8009b66:	4616      	mov	r6, r2
 8009b68:	e7bc      	b.n	8009ae4 <_printf_i+0x148>
 8009b6a:	6833      	ldr	r3, [r6, #0]
 8009b6c:	1d1a      	adds	r2, r3, #4
 8009b6e:	6032      	str	r2, [r6, #0]
 8009b70:	681e      	ldr	r6, [r3, #0]
 8009b72:	6862      	ldr	r2, [r4, #4]
 8009b74:	2100      	movs	r1, #0
 8009b76:	4630      	mov	r0, r6
 8009b78:	f7f6 fb2a 	bl	80001d0 <memchr>
 8009b7c:	b108      	cbz	r0, 8009b82 <_printf_i+0x1e6>
 8009b7e:	1b80      	subs	r0, r0, r6
 8009b80:	6060      	str	r0, [r4, #4]
 8009b82:	6863      	ldr	r3, [r4, #4]
 8009b84:	6123      	str	r3, [r4, #16]
 8009b86:	2300      	movs	r3, #0
 8009b88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b8c:	e7aa      	b.n	8009ae4 <_printf_i+0x148>
 8009b8e:	6923      	ldr	r3, [r4, #16]
 8009b90:	4632      	mov	r2, r6
 8009b92:	4649      	mov	r1, r9
 8009b94:	4640      	mov	r0, r8
 8009b96:	47d0      	blx	sl
 8009b98:	3001      	adds	r0, #1
 8009b9a:	d0ad      	beq.n	8009af8 <_printf_i+0x15c>
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	079b      	lsls	r3, r3, #30
 8009ba0:	d413      	bmi.n	8009bca <_printf_i+0x22e>
 8009ba2:	68e0      	ldr	r0, [r4, #12]
 8009ba4:	9b03      	ldr	r3, [sp, #12]
 8009ba6:	4298      	cmp	r0, r3
 8009ba8:	bfb8      	it	lt
 8009baa:	4618      	movlt	r0, r3
 8009bac:	e7a6      	b.n	8009afc <_printf_i+0x160>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	4632      	mov	r2, r6
 8009bb2:	4649      	mov	r1, r9
 8009bb4:	4640      	mov	r0, r8
 8009bb6:	47d0      	blx	sl
 8009bb8:	3001      	adds	r0, #1
 8009bba:	d09d      	beq.n	8009af8 <_printf_i+0x15c>
 8009bbc:	3501      	adds	r5, #1
 8009bbe:	68e3      	ldr	r3, [r4, #12]
 8009bc0:	9903      	ldr	r1, [sp, #12]
 8009bc2:	1a5b      	subs	r3, r3, r1
 8009bc4:	42ab      	cmp	r3, r5
 8009bc6:	dcf2      	bgt.n	8009bae <_printf_i+0x212>
 8009bc8:	e7eb      	b.n	8009ba2 <_printf_i+0x206>
 8009bca:	2500      	movs	r5, #0
 8009bcc:	f104 0619 	add.w	r6, r4, #25
 8009bd0:	e7f5      	b.n	8009bbe <_printf_i+0x222>
 8009bd2:	bf00      	nop
 8009bd4:	0800cd0e 	.word	0x0800cd0e
 8009bd8:	0800cd1f 	.word	0x0800cd1f

08009bdc <std>:
 8009bdc:	2300      	movs	r3, #0
 8009bde:	b510      	push	{r4, lr}
 8009be0:	4604      	mov	r4, r0
 8009be2:	e9c0 3300 	strd	r3, r3, [r0]
 8009be6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009bea:	6083      	str	r3, [r0, #8]
 8009bec:	8181      	strh	r1, [r0, #12]
 8009bee:	6643      	str	r3, [r0, #100]	@ 0x64
 8009bf0:	81c2      	strh	r2, [r0, #14]
 8009bf2:	6183      	str	r3, [r0, #24]
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	2208      	movs	r2, #8
 8009bf8:	305c      	adds	r0, #92	@ 0x5c
 8009bfa:	f000 f9f9 	bl	8009ff0 <memset>
 8009bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8009c34 <std+0x58>)
 8009c00:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c02:	4b0d      	ldr	r3, [pc, #52]	@ (8009c38 <std+0x5c>)
 8009c04:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c06:	4b0d      	ldr	r3, [pc, #52]	@ (8009c3c <std+0x60>)
 8009c08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c40 <std+0x64>)
 8009c0c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c44 <std+0x68>)
 8009c10:	6224      	str	r4, [r4, #32]
 8009c12:	429c      	cmp	r4, r3
 8009c14:	d006      	beq.n	8009c24 <std+0x48>
 8009c16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c1a:	4294      	cmp	r4, r2
 8009c1c:	d002      	beq.n	8009c24 <std+0x48>
 8009c1e:	33d0      	adds	r3, #208	@ 0xd0
 8009c20:	429c      	cmp	r4, r3
 8009c22:	d105      	bne.n	8009c30 <std+0x54>
 8009c24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c2c:	f000 ba5c 	b.w	800a0e8 <__retarget_lock_init_recursive>
 8009c30:	bd10      	pop	{r4, pc}
 8009c32:	bf00      	nop
 8009c34:	08009e41 	.word	0x08009e41
 8009c38:	08009e63 	.word	0x08009e63
 8009c3c:	08009e9b 	.word	0x08009e9b
 8009c40:	08009ebf 	.word	0x08009ebf
 8009c44:	200006cc 	.word	0x200006cc

08009c48 <stdio_exit_handler>:
 8009c48:	4a02      	ldr	r2, [pc, #8]	@ (8009c54 <stdio_exit_handler+0xc>)
 8009c4a:	4903      	ldr	r1, [pc, #12]	@ (8009c58 <stdio_exit_handler+0x10>)
 8009c4c:	4803      	ldr	r0, [pc, #12]	@ (8009c5c <stdio_exit_handler+0x14>)
 8009c4e:	f000 b869 	b.w	8009d24 <_fwalk_sglue>
 8009c52:	bf00      	nop
 8009c54:	20000010 	.word	0x20000010
 8009c58:	0800ba19 	.word	0x0800ba19
 8009c5c:	20000020 	.word	0x20000020

08009c60 <cleanup_stdio>:
 8009c60:	6841      	ldr	r1, [r0, #4]
 8009c62:	4b0c      	ldr	r3, [pc, #48]	@ (8009c94 <cleanup_stdio+0x34>)
 8009c64:	4299      	cmp	r1, r3
 8009c66:	b510      	push	{r4, lr}
 8009c68:	4604      	mov	r4, r0
 8009c6a:	d001      	beq.n	8009c70 <cleanup_stdio+0x10>
 8009c6c:	f001 fed4 	bl	800ba18 <_fflush_r>
 8009c70:	68a1      	ldr	r1, [r4, #8]
 8009c72:	4b09      	ldr	r3, [pc, #36]	@ (8009c98 <cleanup_stdio+0x38>)
 8009c74:	4299      	cmp	r1, r3
 8009c76:	d002      	beq.n	8009c7e <cleanup_stdio+0x1e>
 8009c78:	4620      	mov	r0, r4
 8009c7a:	f001 fecd 	bl	800ba18 <_fflush_r>
 8009c7e:	68e1      	ldr	r1, [r4, #12]
 8009c80:	4b06      	ldr	r3, [pc, #24]	@ (8009c9c <cleanup_stdio+0x3c>)
 8009c82:	4299      	cmp	r1, r3
 8009c84:	d004      	beq.n	8009c90 <cleanup_stdio+0x30>
 8009c86:	4620      	mov	r0, r4
 8009c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c8c:	f001 bec4 	b.w	800ba18 <_fflush_r>
 8009c90:	bd10      	pop	{r4, pc}
 8009c92:	bf00      	nop
 8009c94:	200006cc 	.word	0x200006cc
 8009c98:	20000734 	.word	0x20000734
 8009c9c:	2000079c 	.word	0x2000079c

08009ca0 <global_stdio_init.part.0>:
 8009ca0:	b510      	push	{r4, lr}
 8009ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8009cd0 <global_stdio_init.part.0+0x30>)
 8009ca4:	4c0b      	ldr	r4, [pc, #44]	@ (8009cd4 <global_stdio_init.part.0+0x34>)
 8009ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8009cd8 <global_stdio_init.part.0+0x38>)
 8009ca8:	601a      	str	r2, [r3, #0]
 8009caa:	4620      	mov	r0, r4
 8009cac:	2200      	movs	r2, #0
 8009cae:	2104      	movs	r1, #4
 8009cb0:	f7ff ff94 	bl	8009bdc <std>
 8009cb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009cb8:	2201      	movs	r2, #1
 8009cba:	2109      	movs	r1, #9
 8009cbc:	f7ff ff8e 	bl	8009bdc <std>
 8009cc0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009cc4:	2202      	movs	r2, #2
 8009cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cca:	2112      	movs	r1, #18
 8009ccc:	f7ff bf86 	b.w	8009bdc <std>
 8009cd0:	20000804 	.word	0x20000804
 8009cd4:	200006cc 	.word	0x200006cc
 8009cd8:	08009c49 	.word	0x08009c49

08009cdc <__sfp_lock_acquire>:
 8009cdc:	4801      	ldr	r0, [pc, #4]	@ (8009ce4 <__sfp_lock_acquire+0x8>)
 8009cde:	f000 ba04 	b.w	800a0ea <__retarget_lock_acquire_recursive>
 8009ce2:	bf00      	nop
 8009ce4:	2000080d 	.word	0x2000080d

08009ce8 <__sfp_lock_release>:
 8009ce8:	4801      	ldr	r0, [pc, #4]	@ (8009cf0 <__sfp_lock_release+0x8>)
 8009cea:	f000 b9ff 	b.w	800a0ec <__retarget_lock_release_recursive>
 8009cee:	bf00      	nop
 8009cf0:	2000080d 	.word	0x2000080d

08009cf4 <__sinit>:
 8009cf4:	b510      	push	{r4, lr}
 8009cf6:	4604      	mov	r4, r0
 8009cf8:	f7ff fff0 	bl	8009cdc <__sfp_lock_acquire>
 8009cfc:	6a23      	ldr	r3, [r4, #32]
 8009cfe:	b11b      	cbz	r3, 8009d08 <__sinit+0x14>
 8009d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d04:	f7ff bff0 	b.w	8009ce8 <__sfp_lock_release>
 8009d08:	4b04      	ldr	r3, [pc, #16]	@ (8009d1c <__sinit+0x28>)
 8009d0a:	6223      	str	r3, [r4, #32]
 8009d0c:	4b04      	ldr	r3, [pc, #16]	@ (8009d20 <__sinit+0x2c>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1f5      	bne.n	8009d00 <__sinit+0xc>
 8009d14:	f7ff ffc4 	bl	8009ca0 <global_stdio_init.part.0>
 8009d18:	e7f2      	b.n	8009d00 <__sinit+0xc>
 8009d1a:	bf00      	nop
 8009d1c:	08009c61 	.word	0x08009c61
 8009d20:	20000804 	.word	0x20000804

08009d24 <_fwalk_sglue>:
 8009d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d28:	4607      	mov	r7, r0
 8009d2a:	4688      	mov	r8, r1
 8009d2c:	4614      	mov	r4, r2
 8009d2e:	2600      	movs	r6, #0
 8009d30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d34:	f1b9 0901 	subs.w	r9, r9, #1
 8009d38:	d505      	bpl.n	8009d46 <_fwalk_sglue+0x22>
 8009d3a:	6824      	ldr	r4, [r4, #0]
 8009d3c:	2c00      	cmp	r4, #0
 8009d3e:	d1f7      	bne.n	8009d30 <_fwalk_sglue+0xc>
 8009d40:	4630      	mov	r0, r6
 8009d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d46:	89ab      	ldrh	r3, [r5, #12]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d907      	bls.n	8009d5c <_fwalk_sglue+0x38>
 8009d4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d50:	3301      	adds	r3, #1
 8009d52:	d003      	beq.n	8009d5c <_fwalk_sglue+0x38>
 8009d54:	4629      	mov	r1, r5
 8009d56:	4638      	mov	r0, r7
 8009d58:	47c0      	blx	r8
 8009d5a:	4306      	orrs	r6, r0
 8009d5c:	3568      	adds	r5, #104	@ 0x68
 8009d5e:	e7e9      	b.n	8009d34 <_fwalk_sglue+0x10>

08009d60 <iprintf>:
 8009d60:	b40f      	push	{r0, r1, r2, r3}
 8009d62:	b507      	push	{r0, r1, r2, lr}
 8009d64:	4906      	ldr	r1, [pc, #24]	@ (8009d80 <iprintf+0x20>)
 8009d66:	ab04      	add	r3, sp, #16
 8009d68:	6808      	ldr	r0, [r1, #0]
 8009d6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d6e:	6881      	ldr	r1, [r0, #8]
 8009d70:	9301      	str	r3, [sp, #4]
 8009d72:	f001 fcb5 	bl	800b6e0 <_vfiprintf_r>
 8009d76:	b003      	add	sp, #12
 8009d78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d7c:	b004      	add	sp, #16
 8009d7e:	4770      	bx	lr
 8009d80:	2000001c 	.word	0x2000001c

08009d84 <_puts_r>:
 8009d84:	6a03      	ldr	r3, [r0, #32]
 8009d86:	b570      	push	{r4, r5, r6, lr}
 8009d88:	6884      	ldr	r4, [r0, #8]
 8009d8a:	4605      	mov	r5, r0
 8009d8c:	460e      	mov	r6, r1
 8009d8e:	b90b      	cbnz	r3, 8009d94 <_puts_r+0x10>
 8009d90:	f7ff ffb0 	bl	8009cf4 <__sinit>
 8009d94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d96:	07db      	lsls	r3, r3, #31
 8009d98:	d405      	bmi.n	8009da6 <_puts_r+0x22>
 8009d9a:	89a3      	ldrh	r3, [r4, #12]
 8009d9c:	0598      	lsls	r0, r3, #22
 8009d9e:	d402      	bmi.n	8009da6 <_puts_r+0x22>
 8009da0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009da2:	f000 f9a2 	bl	800a0ea <__retarget_lock_acquire_recursive>
 8009da6:	89a3      	ldrh	r3, [r4, #12]
 8009da8:	0719      	lsls	r1, r3, #28
 8009daa:	d502      	bpl.n	8009db2 <_puts_r+0x2e>
 8009dac:	6923      	ldr	r3, [r4, #16]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d135      	bne.n	8009e1e <_puts_r+0x9a>
 8009db2:	4621      	mov	r1, r4
 8009db4:	4628      	mov	r0, r5
 8009db6:	f000 f8c5 	bl	8009f44 <__swsetup_r>
 8009dba:	b380      	cbz	r0, 8009e1e <_puts_r+0x9a>
 8009dbc:	f04f 35ff 	mov.w	r5, #4294967295
 8009dc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dc2:	07da      	lsls	r2, r3, #31
 8009dc4:	d405      	bmi.n	8009dd2 <_puts_r+0x4e>
 8009dc6:	89a3      	ldrh	r3, [r4, #12]
 8009dc8:	059b      	lsls	r3, r3, #22
 8009dca:	d402      	bmi.n	8009dd2 <_puts_r+0x4e>
 8009dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dce:	f000 f98d 	bl	800a0ec <__retarget_lock_release_recursive>
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	bd70      	pop	{r4, r5, r6, pc}
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	da04      	bge.n	8009de4 <_puts_r+0x60>
 8009dda:	69a2      	ldr	r2, [r4, #24]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	dc17      	bgt.n	8009e10 <_puts_r+0x8c>
 8009de0:	290a      	cmp	r1, #10
 8009de2:	d015      	beq.n	8009e10 <_puts_r+0x8c>
 8009de4:	6823      	ldr	r3, [r4, #0]
 8009de6:	1c5a      	adds	r2, r3, #1
 8009de8:	6022      	str	r2, [r4, #0]
 8009dea:	7019      	strb	r1, [r3, #0]
 8009dec:	68a3      	ldr	r3, [r4, #8]
 8009dee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009df2:	3b01      	subs	r3, #1
 8009df4:	60a3      	str	r3, [r4, #8]
 8009df6:	2900      	cmp	r1, #0
 8009df8:	d1ed      	bne.n	8009dd6 <_puts_r+0x52>
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	da11      	bge.n	8009e22 <_puts_r+0x9e>
 8009dfe:	4622      	mov	r2, r4
 8009e00:	210a      	movs	r1, #10
 8009e02:	4628      	mov	r0, r5
 8009e04:	f000 f85f 	bl	8009ec6 <__swbuf_r>
 8009e08:	3001      	adds	r0, #1
 8009e0a:	d0d7      	beq.n	8009dbc <_puts_r+0x38>
 8009e0c:	250a      	movs	r5, #10
 8009e0e:	e7d7      	b.n	8009dc0 <_puts_r+0x3c>
 8009e10:	4622      	mov	r2, r4
 8009e12:	4628      	mov	r0, r5
 8009e14:	f000 f857 	bl	8009ec6 <__swbuf_r>
 8009e18:	3001      	adds	r0, #1
 8009e1a:	d1e7      	bne.n	8009dec <_puts_r+0x68>
 8009e1c:	e7ce      	b.n	8009dbc <_puts_r+0x38>
 8009e1e:	3e01      	subs	r6, #1
 8009e20:	e7e4      	b.n	8009dec <_puts_r+0x68>
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	1c5a      	adds	r2, r3, #1
 8009e26:	6022      	str	r2, [r4, #0]
 8009e28:	220a      	movs	r2, #10
 8009e2a:	701a      	strb	r2, [r3, #0]
 8009e2c:	e7ee      	b.n	8009e0c <_puts_r+0x88>
	...

08009e30 <puts>:
 8009e30:	4b02      	ldr	r3, [pc, #8]	@ (8009e3c <puts+0xc>)
 8009e32:	4601      	mov	r1, r0
 8009e34:	6818      	ldr	r0, [r3, #0]
 8009e36:	f7ff bfa5 	b.w	8009d84 <_puts_r>
 8009e3a:	bf00      	nop
 8009e3c:	2000001c 	.word	0x2000001c

08009e40 <__sread>:
 8009e40:	b510      	push	{r4, lr}
 8009e42:	460c      	mov	r4, r1
 8009e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e48:	f000 f900 	bl	800a04c <_read_r>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	bfab      	itete	ge
 8009e50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e52:	89a3      	ldrhlt	r3, [r4, #12]
 8009e54:	181b      	addge	r3, r3, r0
 8009e56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e5a:	bfac      	ite	ge
 8009e5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e5e:	81a3      	strhlt	r3, [r4, #12]
 8009e60:	bd10      	pop	{r4, pc}

08009e62 <__swrite>:
 8009e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e66:	461f      	mov	r7, r3
 8009e68:	898b      	ldrh	r3, [r1, #12]
 8009e6a:	05db      	lsls	r3, r3, #23
 8009e6c:	4605      	mov	r5, r0
 8009e6e:	460c      	mov	r4, r1
 8009e70:	4616      	mov	r6, r2
 8009e72:	d505      	bpl.n	8009e80 <__swrite+0x1e>
 8009e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e78:	2302      	movs	r3, #2
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f000 f8d4 	bl	800a028 <_lseek_r>
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	4632      	mov	r2, r6
 8009e8e:	463b      	mov	r3, r7
 8009e90:	4628      	mov	r0, r5
 8009e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e96:	f000 b8eb 	b.w	800a070 <_write_r>

08009e9a <__sseek>:
 8009e9a:	b510      	push	{r4, lr}
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ea2:	f000 f8c1 	bl	800a028 <_lseek_r>
 8009ea6:	1c43      	adds	r3, r0, #1
 8009ea8:	89a3      	ldrh	r3, [r4, #12]
 8009eaa:	bf15      	itete	ne
 8009eac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009eae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009eb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009eb6:	81a3      	strheq	r3, [r4, #12]
 8009eb8:	bf18      	it	ne
 8009eba:	81a3      	strhne	r3, [r4, #12]
 8009ebc:	bd10      	pop	{r4, pc}

08009ebe <__sclose>:
 8009ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ec2:	f000 b8a1 	b.w	800a008 <_close_r>

08009ec6 <__swbuf_r>:
 8009ec6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec8:	460e      	mov	r6, r1
 8009eca:	4614      	mov	r4, r2
 8009ecc:	4605      	mov	r5, r0
 8009ece:	b118      	cbz	r0, 8009ed8 <__swbuf_r+0x12>
 8009ed0:	6a03      	ldr	r3, [r0, #32]
 8009ed2:	b90b      	cbnz	r3, 8009ed8 <__swbuf_r+0x12>
 8009ed4:	f7ff ff0e 	bl	8009cf4 <__sinit>
 8009ed8:	69a3      	ldr	r3, [r4, #24]
 8009eda:	60a3      	str	r3, [r4, #8]
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	071a      	lsls	r2, r3, #28
 8009ee0:	d501      	bpl.n	8009ee6 <__swbuf_r+0x20>
 8009ee2:	6923      	ldr	r3, [r4, #16]
 8009ee4:	b943      	cbnz	r3, 8009ef8 <__swbuf_r+0x32>
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	4628      	mov	r0, r5
 8009eea:	f000 f82b 	bl	8009f44 <__swsetup_r>
 8009eee:	b118      	cbz	r0, 8009ef8 <__swbuf_r+0x32>
 8009ef0:	f04f 37ff 	mov.w	r7, #4294967295
 8009ef4:	4638      	mov	r0, r7
 8009ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ef8:	6823      	ldr	r3, [r4, #0]
 8009efa:	6922      	ldr	r2, [r4, #16]
 8009efc:	1a98      	subs	r0, r3, r2
 8009efe:	6963      	ldr	r3, [r4, #20]
 8009f00:	b2f6      	uxtb	r6, r6
 8009f02:	4283      	cmp	r3, r0
 8009f04:	4637      	mov	r7, r6
 8009f06:	dc05      	bgt.n	8009f14 <__swbuf_r+0x4e>
 8009f08:	4621      	mov	r1, r4
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f001 fd84 	bl	800ba18 <_fflush_r>
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d1ed      	bne.n	8009ef0 <__swbuf_r+0x2a>
 8009f14:	68a3      	ldr	r3, [r4, #8]
 8009f16:	3b01      	subs	r3, #1
 8009f18:	60a3      	str	r3, [r4, #8]
 8009f1a:	6823      	ldr	r3, [r4, #0]
 8009f1c:	1c5a      	adds	r2, r3, #1
 8009f1e:	6022      	str	r2, [r4, #0]
 8009f20:	701e      	strb	r6, [r3, #0]
 8009f22:	6962      	ldr	r2, [r4, #20]
 8009f24:	1c43      	adds	r3, r0, #1
 8009f26:	429a      	cmp	r2, r3
 8009f28:	d004      	beq.n	8009f34 <__swbuf_r+0x6e>
 8009f2a:	89a3      	ldrh	r3, [r4, #12]
 8009f2c:	07db      	lsls	r3, r3, #31
 8009f2e:	d5e1      	bpl.n	8009ef4 <__swbuf_r+0x2e>
 8009f30:	2e0a      	cmp	r6, #10
 8009f32:	d1df      	bne.n	8009ef4 <__swbuf_r+0x2e>
 8009f34:	4621      	mov	r1, r4
 8009f36:	4628      	mov	r0, r5
 8009f38:	f001 fd6e 	bl	800ba18 <_fflush_r>
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	d0d9      	beq.n	8009ef4 <__swbuf_r+0x2e>
 8009f40:	e7d6      	b.n	8009ef0 <__swbuf_r+0x2a>
	...

08009f44 <__swsetup_r>:
 8009f44:	b538      	push	{r3, r4, r5, lr}
 8009f46:	4b29      	ldr	r3, [pc, #164]	@ (8009fec <__swsetup_r+0xa8>)
 8009f48:	4605      	mov	r5, r0
 8009f4a:	6818      	ldr	r0, [r3, #0]
 8009f4c:	460c      	mov	r4, r1
 8009f4e:	b118      	cbz	r0, 8009f58 <__swsetup_r+0x14>
 8009f50:	6a03      	ldr	r3, [r0, #32]
 8009f52:	b90b      	cbnz	r3, 8009f58 <__swsetup_r+0x14>
 8009f54:	f7ff fece 	bl	8009cf4 <__sinit>
 8009f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f5c:	0719      	lsls	r1, r3, #28
 8009f5e:	d422      	bmi.n	8009fa6 <__swsetup_r+0x62>
 8009f60:	06da      	lsls	r2, r3, #27
 8009f62:	d407      	bmi.n	8009f74 <__swsetup_r+0x30>
 8009f64:	2209      	movs	r2, #9
 8009f66:	602a      	str	r2, [r5, #0]
 8009f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f6c:	81a3      	strh	r3, [r4, #12]
 8009f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f72:	e033      	b.n	8009fdc <__swsetup_r+0x98>
 8009f74:	0758      	lsls	r0, r3, #29
 8009f76:	d512      	bpl.n	8009f9e <__swsetup_r+0x5a>
 8009f78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f7a:	b141      	cbz	r1, 8009f8e <__swsetup_r+0x4a>
 8009f7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f80:	4299      	cmp	r1, r3
 8009f82:	d002      	beq.n	8009f8a <__swsetup_r+0x46>
 8009f84:	4628      	mov	r0, r5
 8009f86:	f000 feff 	bl	800ad88 <_free_r>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f8e:	89a3      	ldrh	r3, [r4, #12]
 8009f90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f94:	81a3      	strh	r3, [r4, #12]
 8009f96:	2300      	movs	r3, #0
 8009f98:	6063      	str	r3, [r4, #4]
 8009f9a:	6923      	ldr	r3, [r4, #16]
 8009f9c:	6023      	str	r3, [r4, #0]
 8009f9e:	89a3      	ldrh	r3, [r4, #12]
 8009fa0:	f043 0308 	orr.w	r3, r3, #8
 8009fa4:	81a3      	strh	r3, [r4, #12]
 8009fa6:	6923      	ldr	r3, [r4, #16]
 8009fa8:	b94b      	cbnz	r3, 8009fbe <__swsetup_r+0x7a>
 8009faa:	89a3      	ldrh	r3, [r4, #12]
 8009fac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009fb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fb4:	d003      	beq.n	8009fbe <__swsetup_r+0x7a>
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	4628      	mov	r0, r5
 8009fba:	f001 fd7b 	bl	800bab4 <__smakebuf_r>
 8009fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc2:	f013 0201 	ands.w	r2, r3, #1
 8009fc6:	d00a      	beq.n	8009fde <__swsetup_r+0x9a>
 8009fc8:	2200      	movs	r2, #0
 8009fca:	60a2      	str	r2, [r4, #8]
 8009fcc:	6962      	ldr	r2, [r4, #20]
 8009fce:	4252      	negs	r2, r2
 8009fd0:	61a2      	str	r2, [r4, #24]
 8009fd2:	6922      	ldr	r2, [r4, #16]
 8009fd4:	b942      	cbnz	r2, 8009fe8 <__swsetup_r+0xa4>
 8009fd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009fda:	d1c5      	bne.n	8009f68 <__swsetup_r+0x24>
 8009fdc:	bd38      	pop	{r3, r4, r5, pc}
 8009fde:	0799      	lsls	r1, r3, #30
 8009fe0:	bf58      	it	pl
 8009fe2:	6962      	ldrpl	r2, [r4, #20]
 8009fe4:	60a2      	str	r2, [r4, #8]
 8009fe6:	e7f4      	b.n	8009fd2 <__swsetup_r+0x8e>
 8009fe8:	2000      	movs	r0, #0
 8009fea:	e7f7      	b.n	8009fdc <__swsetup_r+0x98>
 8009fec:	2000001c 	.word	0x2000001c

08009ff0 <memset>:
 8009ff0:	4402      	add	r2, r0
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d100      	bne.n	8009ffa <memset+0xa>
 8009ff8:	4770      	bx	lr
 8009ffa:	f803 1b01 	strb.w	r1, [r3], #1
 8009ffe:	e7f9      	b.n	8009ff4 <memset+0x4>

0800a000 <_localeconv_r>:
 800a000:	4800      	ldr	r0, [pc, #0]	@ (800a004 <_localeconv_r+0x4>)
 800a002:	4770      	bx	lr
 800a004:	2000015c 	.word	0x2000015c

0800a008 <_close_r>:
 800a008:	b538      	push	{r3, r4, r5, lr}
 800a00a:	4d06      	ldr	r5, [pc, #24]	@ (800a024 <_close_r+0x1c>)
 800a00c:	2300      	movs	r3, #0
 800a00e:	4604      	mov	r4, r0
 800a010:	4608      	mov	r0, r1
 800a012:	602b      	str	r3, [r5, #0]
 800a014:	f7fa f838 	bl	8004088 <_close>
 800a018:	1c43      	adds	r3, r0, #1
 800a01a:	d102      	bne.n	800a022 <_close_r+0x1a>
 800a01c:	682b      	ldr	r3, [r5, #0]
 800a01e:	b103      	cbz	r3, 800a022 <_close_r+0x1a>
 800a020:	6023      	str	r3, [r4, #0]
 800a022:	bd38      	pop	{r3, r4, r5, pc}
 800a024:	20000808 	.word	0x20000808

0800a028 <_lseek_r>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	4d07      	ldr	r5, [pc, #28]	@ (800a048 <_lseek_r+0x20>)
 800a02c:	4604      	mov	r4, r0
 800a02e:	4608      	mov	r0, r1
 800a030:	4611      	mov	r1, r2
 800a032:	2200      	movs	r2, #0
 800a034:	602a      	str	r2, [r5, #0]
 800a036:	461a      	mov	r2, r3
 800a038:	f7fa f84d 	bl	80040d6 <_lseek>
 800a03c:	1c43      	adds	r3, r0, #1
 800a03e:	d102      	bne.n	800a046 <_lseek_r+0x1e>
 800a040:	682b      	ldr	r3, [r5, #0]
 800a042:	b103      	cbz	r3, 800a046 <_lseek_r+0x1e>
 800a044:	6023      	str	r3, [r4, #0]
 800a046:	bd38      	pop	{r3, r4, r5, pc}
 800a048:	20000808 	.word	0x20000808

0800a04c <_read_r>:
 800a04c:	b538      	push	{r3, r4, r5, lr}
 800a04e:	4d07      	ldr	r5, [pc, #28]	@ (800a06c <_read_r+0x20>)
 800a050:	4604      	mov	r4, r0
 800a052:	4608      	mov	r0, r1
 800a054:	4611      	mov	r1, r2
 800a056:	2200      	movs	r2, #0
 800a058:	602a      	str	r2, [r5, #0]
 800a05a:	461a      	mov	r2, r3
 800a05c:	f7f9 fff7 	bl	800404e <_read>
 800a060:	1c43      	adds	r3, r0, #1
 800a062:	d102      	bne.n	800a06a <_read_r+0x1e>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	b103      	cbz	r3, 800a06a <_read_r+0x1e>
 800a068:	6023      	str	r3, [r4, #0]
 800a06a:	bd38      	pop	{r3, r4, r5, pc}
 800a06c:	20000808 	.word	0x20000808

0800a070 <_write_r>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	4d07      	ldr	r5, [pc, #28]	@ (800a090 <_write_r+0x20>)
 800a074:	4604      	mov	r4, r0
 800a076:	4608      	mov	r0, r1
 800a078:	4611      	mov	r1, r2
 800a07a:	2200      	movs	r2, #0
 800a07c:	602a      	str	r2, [r5, #0]
 800a07e:	461a      	mov	r2, r3
 800a080:	f7f8 ffbc 	bl	8002ffc <_write>
 800a084:	1c43      	adds	r3, r0, #1
 800a086:	d102      	bne.n	800a08e <_write_r+0x1e>
 800a088:	682b      	ldr	r3, [r5, #0]
 800a08a:	b103      	cbz	r3, 800a08e <_write_r+0x1e>
 800a08c:	6023      	str	r3, [r4, #0]
 800a08e:	bd38      	pop	{r3, r4, r5, pc}
 800a090:	20000808 	.word	0x20000808

0800a094 <__errno>:
 800a094:	4b01      	ldr	r3, [pc, #4]	@ (800a09c <__errno+0x8>)
 800a096:	6818      	ldr	r0, [r3, #0]
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	2000001c 	.word	0x2000001c

0800a0a0 <__libc_init_array>:
 800a0a0:	b570      	push	{r4, r5, r6, lr}
 800a0a2:	4d0d      	ldr	r5, [pc, #52]	@ (800a0d8 <__libc_init_array+0x38>)
 800a0a4:	4c0d      	ldr	r4, [pc, #52]	@ (800a0dc <__libc_init_array+0x3c>)
 800a0a6:	1b64      	subs	r4, r4, r5
 800a0a8:	10a4      	asrs	r4, r4, #2
 800a0aa:	2600      	movs	r6, #0
 800a0ac:	42a6      	cmp	r6, r4
 800a0ae:	d109      	bne.n	800a0c4 <__libc_init_array+0x24>
 800a0b0:	4d0b      	ldr	r5, [pc, #44]	@ (800a0e0 <__libc_init_array+0x40>)
 800a0b2:	4c0c      	ldr	r4, [pc, #48]	@ (800a0e4 <__libc_init_array+0x44>)
 800a0b4:	f002 fc80 	bl	800c9b8 <_init>
 800a0b8:	1b64      	subs	r4, r4, r5
 800a0ba:	10a4      	asrs	r4, r4, #2
 800a0bc:	2600      	movs	r6, #0
 800a0be:	42a6      	cmp	r6, r4
 800a0c0:	d105      	bne.n	800a0ce <__libc_init_array+0x2e>
 800a0c2:	bd70      	pop	{r4, r5, r6, pc}
 800a0c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0c8:	4798      	blx	r3
 800a0ca:	3601      	adds	r6, #1
 800a0cc:	e7ee      	b.n	800a0ac <__libc_init_array+0xc>
 800a0ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0d2:	4798      	blx	r3
 800a0d4:	3601      	adds	r6, #1
 800a0d6:	e7f2      	b.n	800a0be <__libc_init_array+0x1e>
 800a0d8:	0800d0c8 	.word	0x0800d0c8
 800a0dc:	0800d0c8 	.word	0x0800d0c8
 800a0e0:	0800d0c8 	.word	0x0800d0c8
 800a0e4:	0800d0cc 	.word	0x0800d0cc

0800a0e8 <__retarget_lock_init_recursive>:
 800a0e8:	4770      	bx	lr

0800a0ea <__retarget_lock_acquire_recursive>:
 800a0ea:	4770      	bx	lr

0800a0ec <__retarget_lock_release_recursive>:
 800a0ec:	4770      	bx	lr

0800a0ee <quorem>:
 800a0ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0f2:	6903      	ldr	r3, [r0, #16]
 800a0f4:	690c      	ldr	r4, [r1, #16]
 800a0f6:	42a3      	cmp	r3, r4
 800a0f8:	4607      	mov	r7, r0
 800a0fa:	db7e      	blt.n	800a1fa <quorem+0x10c>
 800a0fc:	3c01      	subs	r4, #1
 800a0fe:	f101 0814 	add.w	r8, r1, #20
 800a102:	00a3      	lsls	r3, r4, #2
 800a104:	f100 0514 	add.w	r5, r0, #20
 800a108:	9300      	str	r3, [sp, #0]
 800a10a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a10e:	9301      	str	r3, [sp, #4]
 800a110:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a114:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a118:	3301      	adds	r3, #1
 800a11a:	429a      	cmp	r2, r3
 800a11c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a120:	fbb2 f6f3 	udiv	r6, r2, r3
 800a124:	d32e      	bcc.n	800a184 <quorem+0x96>
 800a126:	f04f 0a00 	mov.w	sl, #0
 800a12a:	46c4      	mov	ip, r8
 800a12c:	46ae      	mov	lr, r5
 800a12e:	46d3      	mov	fp, sl
 800a130:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a134:	b298      	uxth	r0, r3
 800a136:	fb06 a000 	mla	r0, r6, r0, sl
 800a13a:	0c02      	lsrs	r2, r0, #16
 800a13c:	0c1b      	lsrs	r3, r3, #16
 800a13e:	fb06 2303 	mla	r3, r6, r3, r2
 800a142:	f8de 2000 	ldr.w	r2, [lr]
 800a146:	b280      	uxth	r0, r0
 800a148:	b292      	uxth	r2, r2
 800a14a:	1a12      	subs	r2, r2, r0
 800a14c:	445a      	add	r2, fp
 800a14e:	f8de 0000 	ldr.w	r0, [lr]
 800a152:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a156:	b29b      	uxth	r3, r3
 800a158:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a15c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a160:	b292      	uxth	r2, r2
 800a162:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a166:	45e1      	cmp	r9, ip
 800a168:	f84e 2b04 	str.w	r2, [lr], #4
 800a16c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a170:	d2de      	bcs.n	800a130 <quorem+0x42>
 800a172:	9b00      	ldr	r3, [sp, #0]
 800a174:	58eb      	ldr	r3, [r5, r3]
 800a176:	b92b      	cbnz	r3, 800a184 <quorem+0x96>
 800a178:	9b01      	ldr	r3, [sp, #4]
 800a17a:	3b04      	subs	r3, #4
 800a17c:	429d      	cmp	r5, r3
 800a17e:	461a      	mov	r2, r3
 800a180:	d32f      	bcc.n	800a1e2 <quorem+0xf4>
 800a182:	613c      	str	r4, [r7, #16]
 800a184:	4638      	mov	r0, r7
 800a186:	f001 f979 	bl	800b47c <__mcmp>
 800a18a:	2800      	cmp	r0, #0
 800a18c:	db25      	blt.n	800a1da <quorem+0xec>
 800a18e:	4629      	mov	r1, r5
 800a190:	2000      	movs	r0, #0
 800a192:	f858 2b04 	ldr.w	r2, [r8], #4
 800a196:	f8d1 c000 	ldr.w	ip, [r1]
 800a19a:	fa1f fe82 	uxth.w	lr, r2
 800a19e:	fa1f f38c 	uxth.w	r3, ip
 800a1a2:	eba3 030e 	sub.w	r3, r3, lr
 800a1a6:	4403      	add	r3, r0
 800a1a8:	0c12      	lsrs	r2, r2, #16
 800a1aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a1ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1b8:	45c1      	cmp	r9, r8
 800a1ba:	f841 3b04 	str.w	r3, [r1], #4
 800a1be:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a1c2:	d2e6      	bcs.n	800a192 <quorem+0xa4>
 800a1c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1cc:	b922      	cbnz	r2, 800a1d8 <quorem+0xea>
 800a1ce:	3b04      	subs	r3, #4
 800a1d0:	429d      	cmp	r5, r3
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	d30b      	bcc.n	800a1ee <quorem+0x100>
 800a1d6:	613c      	str	r4, [r7, #16]
 800a1d8:	3601      	adds	r6, #1
 800a1da:	4630      	mov	r0, r6
 800a1dc:	b003      	add	sp, #12
 800a1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e2:	6812      	ldr	r2, [r2, #0]
 800a1e4:	3b04      	subs	r3, #4
 800a1e6:	2a00      	cmp	r2, #0
 800a1e8:	d1cb      	bne.n	800a182 <quorem+0x94>
 800a1ea:	3c01      	subs	r4, #1
 800a1ec:	e7c6      	b.n	800a17c <quorem+0x8e>
 800a1ee:	6812      	ldr	r2, [r2, #0]
 800a1f0:	3b04      	subs	r3, #4
 800a1f2:	2a00      	cmp	r2, #0
 800a1f4:	d1ef      	bne.n	800a1d6 <quorem+0xe8>
 800a1f6:	3c01      	subs	r4, #1
 800a1f8:	e7ea      	b.n	800a1d0 <quorem+0xe2>
 800a1fa:	2000      	movs	r0, #0
 800a1fc:	e7ee      	b.n	800a1dc <quorem+0xee>
	...

0800a200 <_dtoa_r>:
 800a200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a204:	69c7      	ldr	r7, [r0, #28]
 800a206:	b099      	sub	sp, #100	@ 0x64
 800a208:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a20c:	ec55 4b10 	vmov	r4, r5, d0
 800a210:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a212:	9109      	str	r1, [sp, #36]	@ 0x24
 800a214:	4683      	mov	fp, r0
 800a216:	920e      	str	r2, [sp, #56]	@ 0x38
 800a218:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a21a:	b97f      	cbnz	r7, 800a23c <_dtoa_r+0x3c>
 800a21c:	2010      	movs	r0, #16
 800a21e:	f000 fdfd 	bl	800ae1c <malloc>
 800a222:	4602      	mov	r2, r0
 800a224:	f8cb 001c 	str.w	r0, [fp, #28]
 800a228:	b920      	cbnz	r0, 800a234 <_dtoa_r+0x34>
 800a22a:	4ba7      	ldr	r3, [pc, #668]	@ (800a4c8 <_dtoa_r+0x2c8>)
 800a22c:	21ef      	movs	r1, #239	@ 0xef
 800a22e:	48a7      	ldr	r0, [pc, #668]	@ (800a4cc <_dtoa_r+0x2cc>)
 800a230:	f001 fcbc 	bl	800bbac <__assert_func>
 800a234:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a238:	6007      	str	r7, [r0, #0]
 800a23a:	60c7      	str	r7, [r0, #12]
 800a23c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a240:	6819      	ldr	r1, [r3, #0]
 800a242:	b159      	cbz	r1, 800a25c <_dtoa_r+0x5c>
 800a244:	685a      	ldr	r2, [r3, #4]
 800a246:	604a      	str	r2, [r1, #4]
 800a248:	2301      	movs	r3, #1
 800a24a:	4093      	lsls	r3, r2
 800a24c:	608b      	str	r3, [r1, #8]
 800a24e:	4658      	mov	r0, fp
 800a250:	f000 feda 	bl	800b008 <_Bfree>
 800a254:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a258:	2200      	movs	r2, #0
 800a25a:	601a      	str	r2, [r3, #0]
 800a25c:	1e2b      	subs	r3, r5, #0
 800a25e:	bfb9      	ittee	lt
 800a260:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a264:	9303      	strlt	r3, [sp, #12]
 800a266:	2300      	movge	r3, #0
 800a268:	6033      	strge	r3, [r6, #0]
 800a26a:	9f03      	ldr	r7, [sp, #12]
 800a26c:	4b98      	ldr	r3, [pc, #608]	@ (800a4d0 <_dtoa_r+0x2d0>)
 800a26e:	bfbc      	itt	lt
 800a270:	2201      	movlt	r2, #1
 800a272:	6032      	strlt	r2, [r6, #0]
 800a274:	43bb      	bics	r3, r7
 800a276:	d112      	bne.n	800a29e <_dtoa_r+0x9e>
 800a278:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a27a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a27e:	6013      	str	r3, [r2, #0]
 800a280:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a284:	4323      	orrs	r3, r4
 800a286:	f000 854d 	beq.w	800ad24 <_dtoa_r+0xb24>
 800a28a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a28c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a4e4 <_dtoa_r+0x2e4>
 800a290:	2b00      	cmp	r3, #0
 800a292:	f000 854f 	beq.w	800ad34 <_dtoa_r+0xb34>
 800a296:	f10a 0303 	add.w	r3, sl, #3
 800a29a:	f000 bd49 	b.w	800ad30 <_dtoa_r+0xb30>
 800a29e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	ec51 0b17 	vmov	r0, r1, d7
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a2ae:	f7f6 fc0b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2b2:	4680      	mov	r8, r0
 800a2b4:	b158      	cbz	r0, 800a2ce <_dtoa_r+0xce>
 800a2b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	6013      	str	r3, [r2, #0]
 800a2bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a2be:	b113      	cbz	r3, 800a2c6 <_dtoa_r+0xc6>
 800a2c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a2c2:	4b84      	ldr	r3, [pc, #528]	@ (800a4d4 <_dtoa_r+0x2d4>)
 800a2c4:	6013      	str	r3, [r2, #0]
 800a2c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a4e8 <_dtoa_r+0x2e8>
 800a2ca:	f000 bd33 	b.w	800ad34 <_dtoa_r+0xb34>
 800a2ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a2d2:	aa16      	add	r2, sp, #88	@ 0x58
 800a2d4:	a917      	add	r1, sp, #92	@ 0x5c
 800a2d6:	4658      	mov	r0, fp
 800a2d8:	f001 f980 	bl	800b5dc <__d2b>
 800a2dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a2e0:	4681      	mov	r9, r0
 800a2e2:	2e00      	cmp	r6, #0
 800a2e4:	d077      	beq.n	800a3d6 <_dtoa_r+0x1d6>
 800a2e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a2ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a2f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a2fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a300:	4619      	mov	r1, r3
 800a302:	2200      	movs	r2, #0
 800a304:	4b74      	ldr	r3, [pc, #464]	@ (800a4d8 <_dtoa_r+0x2d8>)
 800a306:	f7f5 ffbf 	bl	8000288 <__aeabi_dsub>
 800a30a:	a369      	add	r3, pc, #420	@ (adr r3, 800a4b0 <_dtoa_r+0x2b0>)
 800a30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a310:	f7f6 f972 	bl	80005f8 <__aeabi_dmul>
 800a314:	a368      	add	r3, pc, #416	@ (adr r3, 800a4b8 <_dtoa_r+0x2b8>)
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	f7f5 ffb7 	bl	800028c <__adddf3>
 800a31e:	4604      	mov	r4, r0
 800a320:	4630      	mov	r0, r6
 800a322:	460d      	mov	r5, r1
 800a324:	f7f6 f8fe 	bl	8000524 <__aeabi_i2d>
 800a328:	a365      	add	r3, pc, #404	@ (adr r3, 800a4c0 <_dtoa_r+0x2c0>)
 800a32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32e:	f7f6 f963 	bl	80005f8 <__aeabi_dmul>
 800a332:	4602      	mov	r2, r0
 800a334:	460b      	mov	r3, r1
 800a336:	4620      	mov	r0, r4
 800a338:	4629      	mov	r1, r5
 800a33a:	f7f5 ffa7 	bl	800028c <__adddf3>
 800a33e:	4604      	mov	r4, r0
 800a340:	460d      	mov	r5, r1
 800a342:	f7f6 fc09 	bl	8000b58 <__aeabi_d2iz>
 800a346:	2200      	movs	r2, #0
 800a348:	4607      	mov	r7, r0
 800a34a:	2300      	movs	r3, #0
 800a34c:	4620      	mov	r0, r4
 800a34e:	4629      	mov	r1, r5
 800a350:	f7f6 fbc4 	bl	8000adc <__aeabi_dcmplt>
 800a354:	b140      	cbz	r0, 800a368 <_dtoa_r+0x168>
 800a356:	4638      	mov	r0, r7
 800a358:	f7f6 f8e4 	bl	8000524 <__aeabi_i2d>
 800a35c:	4622      	mov	r2, r4
 800a35e:	462b      	mov	r3, r5
 800a360:	f7f6 fbb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a364:	b900      	cbnz	r0, 800a368 <_dtoa_r+0x168>
 800a366:	3f01      	subs	r7, #1
 800a368:	2f16      	cmp	r7, #22
 800a36a:	d851      	bhi.n	800a410 <_dtoa_r+0x210>
 800a36c:	4b5b      	ldr	r3, [pc, #364]	@ (800a4dc <_dtoa_r+0x2dc>)
 800a36e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a376:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a37a:	f7f6 fbaf 	bl	8000adc <__aeabi_dcmplt>
 800a37e:	2800      	cmp	r0, #0
 800a380:	d048      	beq.n	800a414 <_dtoa_r+0x214>
 800a382:	3f01      	subs	r7, #1
 800a384:	2300      	movs	r3, #0
 800a386:	9312      	str	r3, [sp, #72]	@ 0x48
 800a388:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a38a:	1b9b      	subs	r3, r3, r6
 800a38c:	1e5a      	subs	r2, r3, #1
 800a38e:	bf44      	itt	mi
 800a390:	f1c3 0801 	rsbmi	r8, r3, #1
 800a394:	2300      	movmi	r3, #0
 800a396:	9208      	str	r2, [sp, #32]
 800a398:	bf54      	ite	pl
 800a39a:	f04f 0800 	movpl.w	r8, #0
 800a39e:	9308      	strmi	r3, [sp, #32]
 800a3a0:	2f00      	cmp	r7, #0
 800a3a2:	db39      	blt.n	800a418 <_dtoa_r+0x218>
 800a3a4:	9b08      	ldr	r3, [sp, #32]
 800a3a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a3a8:	443b      	add	r3, r7
 800a3aa:	9308      	str	r3, [sp, #32]
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3b2:	2b09      	cmp	r3, #9
 800a3b4:	d864      	bhi.n	800a480 <_dtoa_r+0x280>
 800a3b6:	2b05      	cmp	r3, #5
 800a3b8:	bfc4      	itt	gt
 800a3ba:	3b04      	subgt	r3, #4
 800a3bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a3be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c0:	f1a3 0302 	sub.w	r3, r3, #2
 800a3c4:	bfcc      	ite	gt
 800a3c6:	2400      	movgt	r4, #0
 800a3c8:	2401      	movle	r4, #1
 800a3ca:	2b03      	cmp	r3, #3
 800a3cc:	d863      	bhi.n	800a496 <_dtoa_r+0x296>
 800a3ce:	e8df f003 	tbb	[pc, r3]
 800a3d2:	372a      	.short	0x372a
 800a3d4:	5535      	.short	0x5535
 800a3d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a3da:	441e      	add	r6, r3
 800a3dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a3e0:	2b20      	cmp	r3, #32
 800a3e2:	bfc1      	itttt	gt
 800a3e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a3e8:	409f      	lslgt	r7, r3
 800a3ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a3ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a3f2:	bfd6      	itet	le
 800a3f4:	f1c3 0320 	rsble	r3, r3, #32
 800a3f8:	ea47 0003 	orrgt.w	r0, r7, r3
 800a3fc:	fa04 f003 	lslle.w	r0, r4, r3
 800a400:	f7f6 f880 	bl	8000504 <__aeabi_ui2d>
 800a404:	2201      	movs	r2, #1
 800a406:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a40a:	3e01      	subs	r6, #1
 800a40c:	9214      	str	r2, [sp, #80]	@ 0x50
 800a40e:	e777      	b.n	800a300 <_dtoa_r+0x100>
 800a410:	2301      	movs	r3, #1
 800a412:	e7b8      	b.n	800a386 <_dtoa_r+0x186>
 800a414:	9012      	str	r0, [sp, #72]	@ 0x48
 800a416:	e7b7      	b.n	800a388 <_dtoa_r+0x188>
 800a418:	427b      	negs	r3, r7
 800a41a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a41c:	2300      	movs	r3, #0
 800a41e:	eba8 0807 	sub.w	r8, r8, r7
 800a422:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a424:	e7c4      	b.n	800a3b0 <_dtoa_r+0x1b0>
 800a426:	2300      	movs	r3, #0
 800a428:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a42a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	dc35      	bgt.n	800a49c <_dtoa_r+0x29c>
 800a430:	2301      	movs	r3, #1
 800a432:	9300      	str	r3, [sp, #0]
 800a434:	9307      	str	r3, [sp, #28]
 800a436:	461a      	mov	r2, r3
 800a438:	920e      	str	r2, [sp, #56]	@ 0x38
 800a43a:	e00b      	b.n	800a454 <_dtoa_r+0x254>
 800a43c:	2301      	movs	r3, #1
 800a43e:	e7f3      	b.n	800a428 <_dtoa_r+0x228>
 800a440:	2300      	movs	r3, #0
 800a442:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a444:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a446:	18fb      	adds	r3, r7, r3
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	3301      	adds	r3, #1
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	9307      	str	r3, [sp, #28]
 800a450:	bfb8      	it	lt
 800a452:	2301      	movlt	r3, #1
 800a454:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a458:	2100      	movs	r1, #0
 800a45a:	2204      	movs	r2, #4
 800a45c:	f102 0514 	add.w	r5, r2, #20
 800a460:	429d      	cmp	r5, r3
 800a462:	d91f      	bls.n	800a4a4 <_dtoa_r+0x2a4>
 800a464:	6041      	str	r1, [r0, #4]
 800a466:	4658      	mov	r0, fp
 800a468:	f000 fd8e 	bl	800af88 <_Balloc>
 800a46c:	4682      	mov	sl, r0
 800a46e:	2800      	cmp	r0, #0
 800a470:	d13c      	bne.n	800a4ec <_dtoa_r+0x2ec>
 800a472:	4b1b      	ldr	r3, [pc, #108]	@ (800a4e0 <_dtoa_r+0x2e0>)
 800a474:	4602      	mov	r2, r0
 800a476:	f240 11af 	movw	r1, #431	@ 0x1af
 800a47a:	e6d8      	b.n	800a22e <_dtoa_r+0x2e>
 800a47c:	2301      	movs	r3, #1
 800a47e:	e7e0      	b.n	800a442 <_dtoa_r+0x242>
 800a480:	2401      	movs	r4, #1
 800a482:	2300      	movs	r3, #0
 800a484:	9309      	str	r3, [sp, #36]	@ 0x24
 800a486:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a488:	f04f 33ff 	mov.w	r3, #4294967295
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	9307      	str	r3, [sp, #28]
 800a490:	2200      	movs	r2, #0
 800a492:	2312      	movs	r3, #18
 800a494:	e7d0      	b.n	800a438 <_dtoa_r+0x238>
 800a496:	2301      	movs	r3, #1
 800a498:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a49a:	e7f5      	b.n	800a488 <_dtoa_r+0x288>
 800a49c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a49e:	9300      	str	r3, [sp, #0]
 800a4a0:	9307      	str	r3, [sp, #28]
 800a4a2:	e7d7      	b.n	800a454 <_dtoa_r+0x254>
 800a4a4:	3101      	adds	r1, #1
 800a4a6:	0052      	lsls	r2, r2, #1
 800a4a8:	e7d8      	b.n	800a45c <_dtoa_r+0x25c>
 800a4aa:	bf00      	nop
 800a4ac:	f3af 8000 	nop.w
 800a4b0:	636f4361 	.word	0x636f4361
 800a4b4:	3fd287a7 	.word	0x3fd287a7
 800a4b8:	8b60c8b3 	.word	0x8b60c8b3
 800a4bc:	3fc68a28 	.word	0x3fc68a28
 800a4c0:	509f79fb 	.word	0x509f79fb
 800a4c4:	3fd34413 	.word	0x3fd34413
 800a4c8:	0800cd3d 	.word	0x0800cd3d
 800a4cc:	0800cd54 	.word	0x0800cd54
 800a4d0:	7ff00000 	.word	0x7ff00000
 800a4d4:	0800cd0d 	.word	0x0800cd0d
 800a4d8:	3ff80000 	.word	0x3ff80000
 800a4dc:	0800ce50 	.word	0x0800ce50
 800a4e0:	0800cdac 	.word	0x0800cdac
 800a4e4:	0800cd39 	.word	0x0800cd39
 800a4e8:	0800cd0c 	.word	0x0800cd0c
 800a4ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a4f0:	6018      	str	r0, [r3, #0]
 800a4f2:	9b07      	ldr	r3, [sp, #28]
 800a4f4:	2b0e      	cmp	r3, #14
 800a4f6:	f200 80a4 	bhi.w	800a642 <_dtoa_r+0x442>
 800a4fa:	2c00      	cmp	r4, #0
 800a4fc:	f000 80a1 	beq.w	800a642 <_dtoa_r+0x442>
 800a500:	2f00      	cmp	r7, #0
 800a502:	dd33      	ble.n	800a56c <_dtoa_r+0x36c>
 800a504:	4bad      	ldr	r3, [pc, #692]	@ (800a7bc <_dtoa_r+0x5bc>)
 800a506:	f007 020f 	and.w	r2, r7, #15
 800a50a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a50e:	ed93 7b00 	vldr	d7, [r3]
 800a512:	05f8      	lsls	r0, r7, #23
 800a514:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a518:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a51c:	d516      	bpl.n	800a54c <_dtoa_r+0x34c>
 800a51e:	4ba8      	ldr	r3, [pc, #672]	@ (800a7c0 <_dtoa_r+0x5c0>)
 800a520:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a524:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a528:	f7f6 f990 	bl	800084c <__aeabi_ddiv>
 800a52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a530:	f004 040f 	and.w	r4, r4, #15
 800a534:	2603      	movs	r6, #3
 800a536:	4da2      	ldr	r5, [pc, #648]	@ (800a7c0 <_dtoa_r+0x5c0>)
 800a538:	b954      	cbnz	r4, 800a550 <_dtoa_r+0x350>
 800a53a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a53e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a542:	f7f6 f983 	bl	800084c <__aeabi_ddiv>
 800a546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a54a:	e028      	b.n	800a59e <_dtoa_r+0x39e>
 800a54c:	2602      	movs	r6, #2
 800a54e:	e7f2      	b.n	800a536 <_dtoa_r+0x336>
 800a550:	07e1      	lsls	r1, r4, #31
 800a552:	d508      	bpl.n	800a566 <_dtoa_r+0x366>
 800a554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a558:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a55c:	f7f6 f84c 	bl	80005f8 <__aeabi_dmul>
 800a560:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a564:	3601      	adds	r6, #1
 800a566:	1064      	asrs	r4, r4, #1
 800a568:	3508      	adds	r5, #8
 800a56a:	e7e5      	b.n	800a538 <_dtoa_r+0x338>
 800a56c:	f000 80d2 	beq.w	800a714 <_dtoa_r+0x514>
 800a570:	427c      	negs	r4, r7
 800a572:	4b92      	ldr	r3, [pc, #584]	@ (800a7bc <_dtoa_r+0x5bc>)
 800a574:	4d92      	ldr	r5, [pc, #584]	@ (800a7c0 <_dtoa_r+0x5c0>)
 800a576:	f004 020f 	and.w	r2, r4, #15
 800a57a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a582:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a586:	f7f6 f837 	bl	80005f8 <__aeabi_dmul>
 800a58a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a58e:	1124      	asrs	r4, r4, #4
 800a590:	2300      	movs	r3, #0
 800a592:	2602      	movs	r6, #2
 800a594:	2c00      	cmp	r4, #0
 800a596:	f040 80b2 	bne.w	800a6fe <_dtoa_r+0x4fe>
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1d3      	bne.n	800a546 <_dtoa_r+0x346>
 800a59e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a5a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	f000 80b7 	beq.w	800a718 <_dtoa_r+0x518>
 800a5aa:	4b86      	ldr	r3, [pc, #536]	@ (800a7c4 <_dtoa_r+0x5c4>)
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	4629      	mov	r1, r5
 800a5b2:	f7f6 fa93 	bl	8000adc <__aeabi_dcmplt>
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f000 80ae 	beq.w	800a718 <_dtoa_r+0x518>
 800a5bc:	9b07      	ldr	r3, [sp, #28]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f000 80aa 	beq.w	800a718 <_dtoa_r+0x518>
 800a5c4:	9b00      	ldr	r3, [sp, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	dd37      	ble.n	800a63a <_dtoa_r+0x43a>
 800a5ca:	1e7b      	subs	r3, r7, #1
 800a5cc:	9304      	str	r3, [sp, #16]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	4b7d      	ldr	r3, [pc, #500]	@ (800a7c8 <_dtoa_r+0x5c8>)
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	4629      	mov	r1, r5
 800a5d6:	f7f6 f80f 	bl	80005f8 <__aeabi_dmul>
 800a5da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5de:	9c00      	ldr	r4, [sp, #0]
 800a5e0:	3601      	adds	r6, #1
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	f7f5 ff9e 	bl	8000524 <__aeabi_i2d>
 800a5e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5ec:	f7f6 f804 	bl	80005f8 <__aeabi_dmul>
 800a5f0:	4b76      	ldr	r3, [pc, #472]	@ (800a7cc <_dtoa_r+0x5cc>)
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f7f5 fe4a 	bl	800028c <__adddf3>
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a5fe:	2c00      	cmp	r4, #0
 800a600:	f040 808d 	bne.w	800a71e <_dtoa_r+0x51e>
 800a604:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a608:	4b71      	ldr	r3, [pc, #452]	@ (800a7d0 <_dtoa_r+0x5d0>)
 800a60a:	2200      	movs	r2, #0
 800a60c:	f7f5 fe3c 	bl	8000288 <__aeabi_dsub>
 800a610:	4602      	mov	r2, r0
 800a612:	460b      	mov	r3, r1
 800a614:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a618:	462a      	mov	r2, r5
 800a61a:	4633      	mov	r3, r6
 800a61c:	f7f6 fa7c 	bl	8000b18 <__aeabi_dcmpgt>
 800a620:	2800      	cmp	r0, #0
 800a622:	f040 828b 	bne.w	800ab3c <_dtoa_r+0x93c>
 800a626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a62a:	462a      	mov	r2, r5
 800a62c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a630:	f7f6 fa54 	bl	8000adc <__aeabi_dcmplt>
 800a634:	2800      	cmp	r0, #0
 800a636:	f040 8128 	bne.w	800a88a <_dtoa_r+0x68a>
 800a63a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a63e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a642:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a644:	2b00      	cmp	r3, #0
 800a646:	f2c0 815a 	blt.w	800a8fe <_dtoa_r+0x6fe>
 800a64a:	2f0e      	cmp	r7, #14
 800a64c:	f300 8157 	bgt.w	800a8fe <_dtoa_r+0x6fe>
 800a650:	4b5a      	ldr	r3, [pc, #360]	@ (800a7bc <_dtoa_r+0x5bc>)
 800a652:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a656:	ed93 7b00 	vldr	d7, [r3]
 800a65a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	ed8d 7b00 	vstr	d7, [sp]
 800a662:	da03      	bge.n	800a66c <_dtoa_r+0x46c>
 800a664:	9b07      	ldr	r3, [sp, #28]
 800a666:	2b00      	cmp	r3, #0
 800a668:	f340 8101 	ble.w	800a86e <_dtoa_r+0x66e>
 800a66c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a670:	4656      	mov	r6, sl
 800a672:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a676:	4620      	mov	r0, r4
 800a678:	4629      	mov	r1, r5
 800a67a:	f7f6 f8e7 	bl	800084c <__aeabi_ddiv>
 800a67e:	f7f6 fa6b 	bl	8000b58 <__aeabi_d2iz>
 800a682:	4680      	mov	r8, r0
 800a684:	f7f5 ff4e 	bl	8000524 <__aeabi_i2d>
 800a688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a68c:	f7f5 ffb4 	bl	80005f8 <__aeabi_dmul>
 800a690:	4602      	mov	r2, r0
 800a692:	460b      	mov	r3, r1
 800a694:	4620      	mov	r0, r4
 800a696:	4629      	mov	r1, r5
 800a698:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a69c:	f7f5 fdf4 	bl	8000288 <__aeabi_dsub>
 800a6a0:	f806 4b01 	strb.w	r4, [r6], #1
 800a6a4:	9d07      	ldr	r5, [sp, #28]
 800a6a6:	eba6 040a 	sub.w	r4, r6, sl
 800a6aa:	42a5      	cmp	r5, r4
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	f040 8117 	bne.w	800a8e2 <_dtoa_r+0x6e2>
 800a6b4:	f7f5 fdea 	bl	800028c <__adddf3>
 800a6b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6bc:	4604      	mov	r4, r0
 800a6be:	460d      	mov	r5, r1
 800a6c0:	f7f6 fa2a 	bl	8000b18 <__aeabi_dcmpgt>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	f040 80f9 	bne.w	800a8bc <_dtoa_r+0x6bc>
 800a6ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	f7f6 f9f9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6d6:	b118      	cbz	r0, 800a6e0 <_dtoa_r+0x4e0>
 800a6d8:	f018 0f01 	tst.w	r8, #1
 800a6dc:	f040 80ee 	bne.w	800a8bc <_dtoa_r+0x6bc>
 800a6e0:	4649      	mov	r1, r9
 800a6e2:	4658      	mov	r0, fp
 800a6e4:	f000 fc90 	bl	800b008 <_Bfree>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	7033      	strb	r3, [r6, #0]
 800a6ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a6ee:	3701      	adds	r7, #1
 800a6f0:	601f      	str	r7, [r3, #0]
 800a6f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	f000 831d 	beq.w	800ad34 <_dtoa_r+0xb34>
 800a6fa:	601e      	str	r6, [r3, #0]
 800a6fc:	e31a      	b.n	800ad34 <_dtoa_r+0xb34>
 800a6fe:	07e2      	lsls	r2, r4, #31
 800a700:	d505      	bpl.n	800a70e <_dtoa_r+0x50e>
 800a702:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a706:	f7f5 ff77 	bl	80005f8 <__aeabi_dmul>
 800a70a:	3601      	adds	r6, #1
 800a70c:	2301      	movs	r3, #1
 800a70e:	1064      	asrs	r4, r4, #1
 800a710:	3508      	adds	r5, #8
 800a712:	e73f      	b.n	800a594 <_dtoa_r+0x394>
 800a714:	2602      	movs	r6, #2
 800a716:	e742      	b.n	800a59e <_dtoa_r+0x39e>
 800a718:	9c07      	ldr	r4, [sp, #28]
 800a71a:	9704      	str	r7, [sp, #16]
 800a71c:	e761      	b.n	800a5e2 <_dtoa_r+0x3e2>
 800a71e:	4b27      	ldr	r3, [pc, #156]	@ (800a7bc <_dtoa_r+0x5bc>)
 800a720:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a722:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a726:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a72a:	4454      	add	r4, sl
 800a72c:	2900      	cmp	r1, #0
 800a72e:	d053      	beq.n	800a7d8 <_dtoa_r+0x5d8>
 800a730:	4928      	ldr	r1, [pc, #160]	@ (800a7d4 <_dtoa_r+0x5d4>)
 800a732:	2000      	movs	r0, #0
 800a734:	f7f6 f88a 	bl	800084c <__aeabi_ddiv>
 800a738:	4633      	mov	r3, r6
 800a73a:	462a      	mov	r2, r5
 800a73c:	f7f5 fda4 	bl	8000288 <__aeabi_dsub>
 800a740:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a744:	4656      	mov	r6, sl
 800a746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a74a:	f7f6 fa05 	bl	8000b58 <__aeabi_d2iz>
 800a74e:	4605      	mov	r5, r0
 800a750:	f7f5 fee8 	bl	8000524 <__aeabi_i2d>
 800a754:	4602      	mov	r2, r0
 800a756:	460b      	mov	r3, r1
 800a758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a75c:	f7f5 fd94 	bl	8000288 <__aeabi_dsub>
 800a760:	3530      	adds	r5, #48	@ 0x30
 800a762:	4602      	mov	r2, r0
 800a764:	460b      	mov	r3, r1
 800a766:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a76a:	f806 5b01 	strb.w	r5, [r6], #1
 800a76e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a772:	f7f6 f9b3 	bl	8000adc <__aeabi_dcmplt>
 800a776:	2800      	cmp	r0, #0
 800a778:	d171      	bne.n	800a85e <_dtoa_r+0x65e>
 800a77a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a77e:	4911      	ldr	r1, [pc, #68]	@ (800a7c4 <_dtoa_r+0x5c4>)
 800a780:	2000      	movs	r0, #0
 800a782:	f7f5 fd81 	bl	8000288 <__aeabi_dsub>
 800a786:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a78a:	f7f6 f9a7 	bl	8000adc <__aeabi_dcmplt>
 800a78e:	2800      	cmp	r0, #0
 800a790:	f040 8095 	bne.w	800a8be <_dtoa_r+0x6be>
 800a794:	42a6      	cmp	r6, r4
 800a796:	f43f af50 	beq.w	800a63a <_dtoa_r+0x43a>
 800a79a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a79e:	4b0a      	ldr	r3, [pc, #40]	@ (800a7c8 <_dtoa_r+0x5c8>)
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f7f5 ff29 	bl	80005f8 <__aeabi_dmul>
 800a7a6:	4b08      	ldr	r3, [pc, #32]	@ (800a7c8 <_dtoa_r+0x5c8>)
 800a7a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7b2:	f7f5 ff21 	bl	80005f8 <__aeabi_dmul>
 800a7b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7ba:	e7c4      	b.n	800a746 <_dtoa_r+0x546>
 800a7bc:	0800ce50 	.word	0x0800ce50
 800a7c0:	0800ce28 	.word	0x0800ce28
 800a7c4:	3ff00000 	.word	0x3ff00000
 800a7c8:	40240000 	.word	0x40240000
 800a7cc:	401c0000 	.word	0x401c0000
 800a7d0:	40140000 	.word	0x40140000
 800a7d4:	3fe00000 	.word	0x3fe00000
 800a7d8:	4631      	mov	r1, r6
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f7f5 ff0c 	bl	80005f8 <__aeabi_dmul>
 800a7e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a7e4:	9415      	str	r4, [sp, #84]	@ 0x54
 800a7e6:	4656      	mov	r6, sl
 800a7e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7ec:	f7f6 f9b4 	bl	8000b58 <__aeabi_d2iz>
 800a7f0:	4605      	mov	r5, r0
 800a7f2:	f7f5 fe97 	bl	8000524 <__aeabi_i2d>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	460b      	mov	r3, r1
 800a7fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7fe:	f7f5 fd43 	bl	8000288 <__aeabi_dsub>
 800a802:	3530      	adds	r5, #48	@ 0x30
 800a804:	f806 5b01 	strb.w	r5, [r6], #1
 800a808:	4602      	mov	r2, r0
 800a80a:	460b      	mov	r3, r1
 800a80c:	42a6      	cmp	r6, r4
 800a80e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a812:	f04f 0200 	mov.w	r2, #0
 800a816:	d124      	bne.n	800a862 <_dtoa_r+0x662>
 800a818:	4bac      	ldr	r3, [pc, #688]	@ (800aacc <_dtoa_r+0x8cc>)
 800a81a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a81e:	f7f5 fd35 	bl	800028c <__adddf3>
 800a822:	4602      	mov	r2, r0
 800a824:	460b      	mov	r3, r1
 800a826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a82a:	f7f6 f975 	bl	8000b18 <__aeabi_dcmpgt>
 800a82e:	2800      	cmp	r0, #0
 800a830:	d145      	bne.n	800a8be <_dtoa_r+0x6be>
 800a832:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a836:	49a5      	ldr	r1, [pc, #660]	@ (800aacc <_dtoa_r+0x8cc>)
 800a838:	2000      	movs	r0, #0
 800a83a:	f7f5 fd25 	bl	8000288 <__aeabi_dsub>
 800a83e:	4602      	mov	r2, r0
 800a840:	460b      	mov	r3, r1
 800a842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a846:	f7f6 f949 	bl	8000adc <__aeabi_dcmplt>
 800a84a:	2800      	cmp	r0, #0
 800a84c:	f43f aef5 	beq.w	800a63a <_dtoa_r+0x43a>
 800a850:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a852:	1e73      	subs	r3, r6, #1
 800a854:	9315      	str	r3, [sp, #84]	@ 0x54
 800a856:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a85a:	2b30      	cmp	r3, #48	@ 0x30
 800a85c:	d0f8      	beq.n	800a850 <_dtoa_r+0x650>
 800a85e:	9f04      	ldr	r7, [sp, #16]
 800a860:	e73e      	b.n	800a6e0 <_dtoa_r+0x4e0>
 800a862:	4b9b      	ldr	r3, [pc, #620]	@ (800aad0 <_dtoa_r+0x8d0>)
 800a864:	f7f5 fec8 	bl	80005f8 <__aeabi_dmul>
 800a868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a86c:	e7bc      	b.n	800a7e8 <_dtoa_r+0x5e8>
 800a86e:	d10c      	bne.n	800a88a <_dtoa_r+0x68a>
 800a870:	4b98      	ldr	r3, [pc, #608]	@ (800aad4 <_dtoa_r+0x8d4>)
 800a872:	2200      	movs	r2, #0
 800a874:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a878:	f7f5 febe 	bl	80005f8 <__aeabi_dmul>
 800a87c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a880:	f7f6 f940 	bl	8000b04 <__aeabi_dcmpge>
 800a884:	2800      	cmp	r0, #0
 800a886:	f000 8157 	beq.w	800ab38 <_dtoa_r+0x938>
 800a88a:	2400      	movs	r4, #0
 800a88c:	4625      	mov	r5, r4
 800a88e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a890:	43db      	mvns	r3, r3
 800a892:	9304      	str	r3, [sp, #16]
 800a894:	4656      	mov	r6, sl
 800a896:	2700      	movs	r7, #0
 800a898:	4621      	mov	r1, r4
 800a89a:	4658      	mov	r0, fp
 800a89c:	f000 fbb4 	bl	800b008 <_Bfree>
 800a8a0:	2d00      	cmp	r5, #0
 800a8a2:	d0dc      	beq.n	800a85e <_dtoa_r+0x65e>
 800a8a4:	b12f      	cbz	r7, 800a8b2 <_dtoa_r+0x6b2>
 800a8a6:	42af      	cmp	r7, r5
 800a8a8:	d003      	beq.n	800a8b2 <_dtoa_r+0x6b2>
 800a8aa:	4639      	mov	r1, r7
 800a8ac:	4658      	mov	r0, fp
 800a8ae:	f000 fbab 	bl	800b008 <_Bfree>
 800a8b2:	4629      	mov	r1, r5
 800a8b4:	4658      	mov	r0, fp
 800a8b6:	f000 fba7 	bl	800b008 <_Bfree>
 800a8ba:	e7d0      	b.n	800a85e <_dtoa_r+0x65e>
 800a8bc:	9704      	str	r7, [sp, #16]
 800a8be:	4633      	mov	r3, r6
 800a8c0:	461e      	mov	r6, r3
 800a8c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8c6:	2a39      	cmp	r2, #57	@ 0x39
 800a8c8:	d107      	bne.n	800a8da <_dtoa_r+0x6da>
 800a8ca:	459a      	cmp	sl, r3
 800a8cc:	d1f8      	bne.n	800a8c0 <_dtoa_r+0x6c0>
 800a8ce:	9a04      	ldr	r2, [sp, #16]
 800a8d0:	3201      	adds	r2, #1
 800a8d2:	9204      	str	r2, [sp, #16]
 800a8d4:	2230      	movs	r2, #48	@ 0x30
 800a8d6:	f88a 2000 	strb.w	r2, [sl]
 800a8da:	781a      	ldrb	r2, [r3, #0]
 800a8dc:	3201      	adds	r2, #1
 800a8de:	701a      	strb	r2, [r3, #0]
 800a8e0:	e7bd      	b.n	800a85e <_dtoa_r+0x65e>
 800a8e2:	4b7b      	ldr	r3, [pc, #492]	@ (800aad0 <_dtoa_r+0x8d0>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f7f5 fe87 	bl	80005f8 <__aeabi_dmul>
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	4604      	mov	r4, r0
 800a8f0:	460d      	mov	r5, r1
 800a8f2:	f7f6 f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	f43f aebb 	beq.w	800a672 <_dtoa_r+0x472>
 800a8fc:	e6f0      	b.n	800a6e0 <_dtoa_r+0x4e0>
 800a8fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a900:	2a00      	cmp	r2, #0
 800a902:	f000 80db 	beq.w	800aabc <_dtoa_r+0x8bc>
 800a906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a908:	2a01      	cmp	r2, #1
 800a90a:	f300 80bf 	bgt.w	800aa8c <_dtoa_r+0x88c>
 800a90e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a910:	2a00      	cmp	r2, #0
 800a912:	f000 80b7 	beq.w	800aa84 <_dtoa_r+0x884>
 800a916:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a91a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a91c:	4646      	mov	r6, r8
 800a91e:	9a08      	ldr	r2, [sp, #32]
 800a920:	2101      	movs	r1, #1
 800a922:	441a      	add	r2, r3
 800a924:	4658      	mov	r0, fp
 800a926:	4498      	add	r8, r3
 800a928:	9208      	str	r2, [sp, #32]
 800a92a:	f000 fc21 	bl	800b170 <__i2b>
 800a92e:	4605      	mov	r5, r0
 800a930:	b15e      	cbz	r6, 800a94a <_dtoa_r+0x74a>
 800a932:	9b08      	ldr	r3, [sp, #32]
 800a934:	2b00      	cmp	r3, #0
 800a936:	dd08      	ble.n	800a94a <_dtoa_r+0x74a>
 800a938:	42b3      	cmp	r3, r6
 800a93a:	9a08      	ldr	r2, [sp, #32]
 800a93c:	bfa8      	it	ge
 800a93e:	4633      	movge	r3, r6
 800a940:	eba8 0803 	sub.w	r8, r8, r3
 800a944:	1af6      	subs	r6, r6, r3
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	9308      	str	r3, [sp, #32]
 800a94a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a94c:	b1f3      	cbz	r3, 800a98c <_dtoa_r+0x78c>
 800a94e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a950:	2b00      	cmp	r3, #0
 800a952:	f000 80b7 	beq.w	800aac4 <_dtoa_r+0x8c4>
 800a956:	b18c      	cbz	r4, 800a97c <_dtoa_r+0x77c>
 800a958:	4629      	mov	r1, r5
 800a95a:	4622      	mov	r2, r4
 800a95c:	4658      	mov	r0, fp
 800a95e:	f000 fcc7 	bl	800b2f0 <__pow5mult>
 800a962:	464a      	mov	r2, r9
 800a964:	4601      	mov	r1, r0
 800a966:	4605      	mov	r5, r0
 800a968:	4658      	mov	r0, fp
 800a96a:	f000 fc17 	bl	800b19c <__multiply>
 800a96e:	4649      	mov	r1, r9
 800a970:	9004      	str	r0, [sp, #16]
 800a972:	4658      	mov	r0, fp
 800a974:	f000 fb48 	bl	800b008 <_Bfree>
 800a978:	9b04      	ldr	r3, [sp, #16]
 800a97a:	4699      	mov	r9, r3
 800a97c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a97e:	1b1a      	subs	r2, r3, r4
 800a980:	d004      	beq.n	800a98c <_dtoa_r+0x78c>
 800a982:	4649      	mov	r1, r9
 800a984:	4658      	mov	r0, fp
 800a986:	f000 fcb3 	bl	800b2f0 <__pow5mult>
 800a98a:	4681      	mov	r9, r0
 800a98c:	2101      	movs	r1, #1
 800a98e:	4658      	mov	r0, fp
 800a990:	f000 fbee 	bl	800b170 <__i2b>
 800a994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a996:	4604      	mov	r4, r0
 800a998:	2b00      	cmp	r3, #0
 800a99a:	f000 81cf 	beq.w	800ad3c <_dtoa_r+0xb3c>
 800a99e:	461a      	mov	r2, r3
 800a9a0:	4601      	mov	r1, r0
 800a9a2:	4658      	mov	r0, fp
 800a9a4:	f000 fca4 	bl	800b2f0 <__pow5mult>
 800a9a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	f300 8095 	bgt.w	800aadc <_dtoa_r+0x8dc>
 800a9b2:	9b02      	ldr	r3, [sp, #8]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f040 8087 	bne.w	800aac8 <_dtoa_r+0x8c8>
 800a9ba:	9b03      	ldr	r3, [sp, #12]
 800a9bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f040 8089 	bne.w	800aad8 <_dtoa_r+0x8d8>
 800a9c6:	9b03      	ldr	r3, [sp, #12]
 800a9c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9cc:	0d1b      	lsrs	r3, r3, #20
 800a9ce:	051b      	lsls	r3, r3, #20
 800a9d0:	b12b      	cbz	r3, 800a9de <_dtoa_r+0x7de>
 800a9d2:	9b08      	ldr	r3, [sp, #32]
 800a9d4:	3301      	adds	r3, #1
 800a9d6:	9308      	str	r3, [sp, #32]
 800a9d8:	f108 0801 	add.w	r8, r8, #1
 800a9dc:	2301      	movs	r3, #1
 800a9de:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	f000 81b0 	beq.w	800ad48 <_dtoa_r+0xb48>
 800a9e8:	6923      	ldr	r3, [r4, #16]
 800a9ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a9ee:	6918      	ldr	r0, [r3, #16]
 800a9f0:	f000 fb72 	bl	800b0d8 <__hi0bits>
 800a9f4:	f1c0 0020 	rsb	r0, r0, #32
 800a9f8:	9b08      	ldr	r3, [sp, #32]
 800a9fa:	4418      	add	r0, r3
 800a9fc:	f010 001f 	ands.w	r0, r0, #31
 800aa00:	d077      	beq.n	800aaf2 <_dtoa_r+0x8f2>
 800aa02:	f1c0 0320 	rsb	r3, r0, #32
 800aa06:	2b04      	cmp	r3, #4
 800aa08:	dd6b      	ble.n	800aae2 <_dtoa_r+0x8e2>
 800aa0a:	9b08      	ldr	r3, [sp, #32]
 800aa0c:	f1c0 001c 	rsb	r0, r0, #28
 800aa10:	4403      	add	r3, r0
 800aa12:	4480      	add	r8, r0
 800aa14:	4406      	add	r6, r0
 800aa16:	9308      	str	r3, [sp, #32]
 800aa18:	f1b8 0f00 	cmp.w	r8, #0
 800aa1c:	dd05      	ble.n	800aa2a <_dtoa_r+0x82a>
 800aa1e:	4649      	mov	r1, r9
 800aa20:	4642      	mov	r2, r8
 800aa22:	4658      	mov	r0, fp
 800aa24:	f000 fcbe 	bl	800b3a4 <__lshift>
 800aa28:	4681      	mov	r9, r0
 800aa2a:	9b08      	ldr	r3, [sp, #32]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	dd05      	ble.n	800aa3c <_dtoa_r+0x83c>
 800aa30:	4621      	mov	r1, r4
 800aa32:	461a      	mov	r2, r3
 800aa34:	4658      	mov	r0, fp
 800aa36:	f000 fcb5 	bl	800b3a4 <__lshift>
 800aa3a:	4604      	mov	r4, r0
 800aa3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d059      	beq.n	800aaf6 <_dtoa_r+0x8f6>
 800aa42:	4621      	mov	r1, r4
 800aa44:	4648      	mov	r0, r9
 800aa46:	f000 fd19 	bl	800b47c <__mcmp>
 800aa4a:	2800      	cmp	r0, #0
 800aa4c:	da53      	bge.n	800aaf6 <_dtoa_r+0x8f6>
 800aa4e:	1e7b      	subs	r3, r7, #1
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	4649      	mov	r1, r9
 800aa54:	2300      	movs	r3, #0
 800aa56:	220a      	movs	r2, #10
 800aa58:	4658      	mov	r0, fp
 800aa5a:	f000 faf7 	bl	800b04c <__multadd>
 800aa5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa60:	4681      	mov	r9, r0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	f000 8172 	beq.w	800ad4c <_dtoa_r+0xb4c>
 800aa68:	2300      	movs	r3, #0
 800aa6a:	4629      	mov	r1, r5
 800aa6c:	220a      	movs	r2, #10
 800aa6e:	4658      	mov	r0, fp
 800aa70:	f000 faec 	bl	800b04c <__multadd>
 800aa74:	9b00      	ldr	r3, [sp, #0]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	4605      	mov	r5, r0
 800aa7a:	dc67      	bgt.n	800ab4c <_dtoa_r+0x94c>
 800aa7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa7e:	2b02      	cmp	r3, #2
 800aa80:	dc41      	bgt.n	800ab06 <_dtoa_r+0x906>
 800aa82:	e063      	b.n	800ab4c <_dtoa_r+0x94c>
 800aa84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800aa86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aa8a:	e746      	b.n	800a91a <_dtoa_r+0x71a>
 800aa8c:	9b07      	ldr	r3, [sp, #28]
 800aa8e:	1e5c      	subs	r4, r3, #1
 800aa90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa92:	42a3      	cmp	r3, r4
 800aa94:	bfbf      	itttt	lt
 800aa96:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800aa98:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800aa9a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800aa9c:	1ae3      	sublt	r3, r4, r3
 800aa9e:	bfb4      	ite	lt
 800aaa0:	18d2      	addlt	r2, r2, r3
 800aaa2:	1b1c      	subge	r4, r3, r4
 800aaa4:	9b07      	ldr	r3, [sp, #28]
 800aaa6:	bfbc      	itt	lt
 800aaa8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800aaaa:	2400      	movlt	r4, #0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	bfb5      	itete	lt
 800aab0:	eba8 0603 	sublt.w	r6, r8, r3
 800aab4:	9b07      	ldrge	r3, [sp, #28]
 800aab6:	2300      	movlt	r3, #0
 800aab8:	4646      	movge	r6, r8
 800aaba:	e730      	b.n	800a91e <_dtoa_r+0x71e>
 800aabc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800aabe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800aac0:	4646      	mov	r6, r8
 800aac2:	e735      	b.n	800a930 <_dtoa_r+0x730>
 800aac4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aac6:	e75c      	b.n	800a982 <_dtoa_r+0x782>
 800aac8:	2300      	movs	r3, #0
 800aaca:	e788      	b.n	800a9de <_dtoa_r+0x7de>
 800aacc:	3fe00000 	.word	0x3fe00000
 800aad0:	40240000 	.word	0x40240000
 800aad4:	40140000 	.word	0x40140000
 800aad8:	9b02      	ldr	r3, [sp, #8]
 800aada:	e780      	b.n	800a9de <_dtoa_r+0x7de>
 800aadc:	2300      	movs	r3, #0
 800aade:	930a      	str	r3, [sp, #40]	@ 0x28
 800aae0:	e782      	b.n	800a9e8 <_dtoa_r+0x7e8>
 800aae2:	d099      	beq.n	800aa18 <_dtoa_r+0x818>
 800aae4:	9a08      	ldr	r2, [sp, #32]
 800aae6:	331c      	adds	r3, #28
 800aae8:	441a      	add	r2, r3
 800aaea:	4498      	add	r8, r3
 800aaec:	441e      	add	r6, r3
 800aaee:	9208      	str	r2, [sp, #32]
 800aaf0:	e792      	b.n	800aa18 <_dtoa_r+0x818>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	e7f6      	b.n	800aae4 <_dtoa_r+0x8e4>
 800aaf6:	9b07      	ldr	r3, [sp, #28]
 800aaf8:	9704      	str	r7, [sp, #16]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	dc20      	bgt.n	800ab40 <_dtoa_r+0x940>
 800aafe:	9300      	str	r3, [sp, #0]
 800ab00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	dd1e      	ble.n	800ab44 <_dtoa_r+0x944>
 800ab06:	9b00      	ldr	r3, [sp, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f47f aec0 	bne.w	800a88e <_dtoa_r+0x68e>
 800ab0e:	4621      	mov	r1, r4
 800ab10:	2205      	movs	r2, #5
 800ab12:	4658      	mov	r0, fp
 800ab14:	f000 fa9a 	bl	800b04c <__multadd>
 800ab18:	4601      	mov	r1, r0
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	4648      	mov	r0, r9
 800ab1e:	f000 fcad 	bl	800b47c <__mcmp>
 800ab22:	2800      	cmp	r0, #0
 800ab24:	f77f aeb3 	ble.w	800a88e <_dtoa_r+0x68e>
 800ab28:	4656      	mov	r6, sl
 800ab2a:	2331      	movs	r3, #49	@ 0x31
 800ab2c:	f806 3b01 	strb.w	r3, [r6], #1
 800ab30:	9b04      	ldr	r3, [sp, #16]
 800ab32:	3301      	adds	r3, #1
 800ab34:	9304      	str	r3, [sp, #16]
 800ab36:	e6ae      	b.n	800a896 <_dtoa_r+0x696>
 800ab38:	9c07      	ldr	r4, [sp, #28]
 800ab3a:	9704      	str	r7, [sp, #16]
 800ab3c:	4625      	mov	r5, r4
 800ab3e:	e7f3      	b.n	800ab28 <_dtoa_r+0x928>
 800ab40:	9b07      	ldr	r3, [sp, #28]
 800ab42:	9300      	str	r3, [sp, #0]
 800ab44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	f000 8104 	beq.w	800ad54 <_dtoa_r+0xb54>
 800ab4c:	2e00      	cmp	r6, #0
 800ab4e:	dd05      	ble.n	800ab5c <_dtoa_r+0x95c>
 800ab50:	4629      	mov	r1, r5
 800ab52:	4632      	mov	r2, r6
 800ab54:	4658      	mov	r0, fp
 800ab56:	f000 fc25 	bl	800b3a4 <__lshift>
 800ab5a:	4605      	mov	r5, r0
 800ab5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d05a      	beq.n	800ac18 <_dtoa_r+0xa18>
 800ab62:	6869      	ldr	r1, [r5, #4]
 800ab64:	4658      	mov	r0, fp
 800ab66:	f000 fa0f 	bl	800af88 <_Balloc>
 800ab6a:	4606      	mov	r6, r0
 800ab6c:	b928      	cbnz	r0, 800ab7a <_dtoa_r+0x97a>
 800ab6e:	4b84      	ldr	r3, [pc, #528]	@ (800ad80 <_dtoa_r+0xb80>)
 800ab70:	4602      	mov	r2, r0
 800ab72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ab76:	f7ff bb5a 	b.w	800a22e <_dtoa_r+0x2e>
 800ab7a:	692a      	ldr	r2, [r5, #16]
 800ab7c:	3202      	adds	r2, #2
 800ab7e:	0092      	lsls	r2, r2, #2
 800ab80:	f105 010c 	add.w	r1, r5, #12
 800ab84:	300c      	adds	r0, #12
 800ab86:	f001 f803 	bl	800bb90 <memcpy>
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	4631      	mov	r1, r6
 800ab8e:	4658      	mov	r0, fp
 800ab90:	f000 fc08 	bl	800b3a4 <__lshift>
 800ab94:	f10a 0301 	add.w	r3, sl, #1
 800ab98:	9307      	str	r3, [sp, #28]
 800ab9a:	9b00      	ldr	r3, [sp, #0]
 800ab9c:	4453      	add	r3, sl
 800ab9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aba0:	9b02      	ldr	r3, [sp, #8]
 800aba2:	f003 0301 	and.w	r3, r3, #1
 800aba6:	462f      	mov	r7, r5
 800aba8:	930a      	str	r3, [sp, #40]	@ 0x28
 800abaa:	4605      	mov	r5, r0
 800abac:	9b07      	ldr	r3, [sp, #28]
 800abae:	4621      	mov	r1, r4
 800abb0:	3b01      	subs	r3, #1
 800abb2:	4648      	mov	r0, r9
 800abb4:	9300      	str	r3, [sp, #0]
 800abb6:	f7ff fa9a 	bl	800a0ee <quorem>
 800abba:	4639      	mov	r1, r7
 800abbc:	9002      	str	r0, [sp, #8]
 800abbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800abc2:	4648      	mov	r0, r9
 800abc4:	f000 fc5a 	bl	800b47c <__mcmp>
 800abc8:	462a      	mov	r2, r5
 800abca:	9008      	str	r0, [sp, #32]
 800abcc:	4621      	mov	r1, r4
 800abce:	4658      	mov	r0, fp
 800abd0:	f000 fc70 	bl	800b4b4 <__mdiff>
 800abd4:	68c2      	ldr	r2, [r0, #12]
 800abd6:	4606      	mov	r6, r0
 800abd8:	bb02      	cbnz	r2, 800ac1c <_dtoa_r+0xa1c>
 800abda:	4601      	mov	r1, r0
 800abdc:	4648      	mov	r0, r9
 800abde:	f000 fc4d 	bl	800b47c <__mcmp>
 800abe2:	4602      	mov	r2, r0
 800abe4:	4631      	mov	r1, r6
 800abe6:	4658      	mov	r0, fp
 800abe8:	920e      	str	r2, [sp, #56]	@ 0x38
 800abea:	f000 fa0d 	bl	800b008 <_Bfree>
 800abee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abf0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abf2:	9e07      	ldr	r6, [sp, #28]
 800abf4:	ea43 0102 	orr.w	r1, r3, r2
 800abf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abfa:	4319      	orrs	r1, r3
 800abfc:	d110      	bne.n	800ac20 <_dtoa_r+0xa20>
 800abfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ac02:	d029      	beq.n	800ac58 <_dtoa_r+0xa58>
 800ac04:	9b08      	ldr	r3, [sp, #32]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	dd02      	ble.n	800ac10 <_dtoa_r+0xa10>
 800ac0a:	9b02      	ldr	r3, [sp, #8]
 800ac0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ac10:	9b00      	ldr	r3, [sp, #0]
 800ac12:	f883 8000 	strb.w	r8, [r3]
 800ac16:	e63f      	b.n	800a898 <_dtoa_r+0x698>
 800ac18:	4628      	mov	r0, r5
 800ac1a:	e7bb      	b.n	800ab94 <_dtoa_r+0x994>
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	e7e1      	b.n	800abe4 <_dtoa_r+0x9e4>
 800ac20:	9b08      	ldr	r3, [sp, #32]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	db04      	blt.n	800ac30 <_dtoa_r+0xa30>
 800ac26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac28:	430b      	orrs	r3, r1
 800ac2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ac2c:	430b      	orrs	r3, r1
 800ac2e:	d120      	bne.n	800ac72 <_dtoa_r+0xa72>
 800ac30:	2a00      	cmp	r2, #0
 800ac32:	dded      	ble.n	800ac10 <_dtoa_r+0xa10>
 800ac34:	4649      	mov	r1, r9
 800ac36:	2201      	movs	r2, #1
 800ac38:	4658      	mov	r0, fp
 800ac3a:	f000 fbb3 	bl	800b3a4 <__lshift>
 800ac3e:	4621      	mov	r1, r4
 800ac40:	4681      	mov	r9, r0
 800ac42:	f000 fc1b 	bl	800b47c <__mcmp>
 800ac46:	2800      	cmp	r0, #0
 800ac48:	dc03      	bgt.n	800ac52 <_dtoa_r+0xa52>
 800ac4a:	d1e1      	bne.n	800ac10 <_dtoa_r+0xa10>
 800ac4c:	f018 0f01 	tst.w	r8, #1
 800ac50:	d0de      	beq.n	800ac10 <_dtoa_r+0xa10>
 800ac52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ac56:	d1d8      	bne.n	800ac0a <_dtoa_r+0xa0a>
 800ac58:	9a00      	ldr	r2, [sp, #0]
 800ac5a:	2339      	movs	r3, #57	@ 0x39
 800ac5c:	7013      	strb	r3, [r2, #0]
 800ac5e:	4633      	mov	r3, r6
 800ac60:	461e      	mov	r6, r3
 800ac62:	3b01      	subs	r3, #1
 800ac64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ac68:	2a39      	cmp	r2, #57	@ 0x39
 800ac6a:	d052      	beq.n	800ad12 <_dtoa_r+0xb12>
 800ac6c:	3201      	adds	r2, #1
 800ac6e:	701a      	strb	r2, [r3, #0]
 800ac70:	e612      	b.n	800a898 <_dtoa_r+0x698>
 800ac72:	2a00      	cmp	r2, #0
 800ac74:	dd07      	ble.n	800ac86 <_dtoa_r+0xa86>
 800ac76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ac7a:	d0ed      	beq.n	800ac58 <_dtoa_r+0xa58>
 800ac7c:	9a00      	ldr	r2, [sp, #0]
 800ac7e:	f108 0301 	add.w	r3, r8, #1
 800ac82:	7013      	strb	r3, [r2, #0]
 800ac84:	e608      	b.n	800a898 <_dtoa_r+0x698>
 800ac86:	9b07      	ldr	r3, [sp, #28]
 800ac88:	9a07      	ldr	r2, [sp, #28]
 800ac8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ac8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d028      	beq.n	800ace6 <_dtoa_r+0xae6>
 800ac94:	4649      	mov	r1, r9
 800ac96:	2300      	movs	r3, #0
 800ac98:	220a      	movs	r2, #10
 800ac9a:	4658      	mov	r0, fp
 800ac9c:	f000 f9d6 	bl	800b04c <__multadd>
 800aca0:	42af      	cmp	r7, r5
 800aca2:	4681      	mov	r9, r0
 800aca4:	f04f 0300 	mov.w	r3, #0
 800aca8:	f04f 020a 	mov.w	r2, #10
 800acac:	4639      	mov	r1, r7
 800acae:	4658      	mov	r0, fp
 800acb0:	d107      	bne.n	800acc2 <_dtoa_r+0xac2>
 800acb2:	f000 f9cb 	bl	800b04c <__multadd>
 800acb6:	4607      	mov	r7, r0
 800acb8:	4605      	mov	r5, r0
 800acba:	9b07      	ldr	r3, [sp, #28]
 800acbc:	3301      	adds	r3, #1
 800acbe:	9307      	str	r3, [sp, #28]
 800acc0:	e774      	b.n	800abac <_dtoa_r+0x9ac>
 800acc2:	f000 f9c3 	bl	800b04c <__multadd>
 800acc6:	4629      	mov	r1, r5
 800acc8:	4607      	mov	r7, r0
 800acca:	2300      	movs	r3, #0
 800accc:	220a      	movs	r2, #10
 800acce:	4658      	mov	r0, fp
 800acd0:	f000 f9bc 	bl	800b04c <__multadd>
 800acd4:	4605      	mov	r5, r0
 800acd6:	e7f0      	b.n	800acba <_dtoa_r+0xaba>
 800acd8:	9b00      	ldr	r3, [sp, #0]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	bfcc      	ite	gt
 800acde:	461e      	movgt	r6, r3
 800ace0:	2601      	movle	r6, #1
 800ace2:	4456      	add	r6, sl
 800ace4:	2700      	movs	r7, #0
 800ace6:	4649      	mov	r1, r9
 800ace8:	2201      	movs	r2, #1
 800acea:	4658      	mov	r0, fp
 800acec:	f000 fb5a 	bl	800b3a4 <__lshift>
 800acf0:	4621      	mov	r1, r4
 800acf2:	4681      	mov	r9, r0
 800acf4:	f000 fbc2 	bl	800b47c <__mcmp>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	dcb0      	bgt.n	800ac5e <_dtoa_r+0xa5e>
 800acfc:	d102      	bne.n	800ad04 <_dtoa_r+0xb04>
 800acfe:	f018 0f01 	tst.w	r8, #1
 800ad02:	d1ac      	bne.n	800ac5e <_dtoa_r+0xa5e>
 800ad04:	4633      	mov	r3, r6
 800ad06:	461e      	mov	r6, r3
 800ad08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad0c:	2a30      	cmp	r2, #48	@ 0x30
 800ad0e:	d0fa      	beq.n	800ad06 <_dtoa_r+0xb06>
 800ad10:	e5c2      	b.n	800a898 <_dtoa_r+0x698>
 800ad12:	459a      	cmp	sl, r3
 800ad14:	d1a4      	bne.n	800ac60 <_dtoa_r+0xa60>
 800ad16:	9b04      	ldr	r3, [sp, #16]
 800ad18:	3301      	adds	r3, #1
 800ad1a:	9304      	str	r3, [sp, #16]
 800ad1c:	2331      	movs	r3, #49	@ 0x31
 800ad1e:	f88a 3000 	strb.w	r3, [sl]
 800ad22:	e5b9      	b.n	800a898 <_dtoa_r+0x698>
 800ad24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ad26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ad84 <_dtoa_r+0xb84>
 800ad2a:	b11b      	cbz	r3, 800ad34 <_dtoa_r+0xb34>
 800ad2c:	f10a 0308 	add.w	r3, sl, #8
 800ad30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ad32:	6013      	str	r3, [r2, #0]
 800ad34:	4650      	mov	r0, sl
 800ad36:	b019      	add	sp, #100	@ 0x64
 800ad38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	f77f ae37 	ble.w	800a9b2 <_dtoa_r+0x7b2>
 800ad44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad48:	2001      	movs	r0, #1
 800ad4a:	e655      	b.n	800a9f8 <_dtoa_r+0x7f8>
 800ad4c:	9b00      	ldr	r3, [sp, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	f77f aed6 	ble.w	800ab00 <_dtoa_r+0x900>
 800ad54:	4656      	mov	r6, sl
 800ad56:	4621      	mov	r1, r4
 800ad58:	4648      	mov	r0, r9
 800ad5a:	f7ff f9c8 	bl	800a0ee <quorem>
 800ad5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ad62:	f806 8b01 	strb.w	r8, [r6], #1
 800ad66:	9b00      	ldr	r3, [sp, #0]
 800ad68:	eba6 020a 	sub.w	r2, r6, sl
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	ddb3      	ble.n	800acd8 <_dtoa_r+0xad8>
 800ad70:	4649      	mov	r1, r9
 800ad72:	2300      	movs	r3, #0
 800ad74:	220a      	movs	r2, #10
 800ad76:	4658      	mov	r0, fp
 800ad78:	f000 f968 	bl	800b04c <__multadd>
 800ad7c:	4681      	mov	r9, r0
 800ad7e:	e7ea      	b.n	800ad56 <_dtoa_r+0xb56>
 800ad80:	0800cdac 	.word	0x0800cdac
 800ad84:	0800cd30 	.word	0x0800cd30

0800ad88 <_free_r>:
 800ad88:	b538      	push	{r3, r4, r5, lr}
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	2900      	cmp	r1, #0
 800ad8e:	d041      	beq.n	800ae14 <_free_r+0x8c>
 800ad90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad94:	1f0c      	subs	r4, r1, #4
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	bfb8      	it	lt
 800ad9a:	18e4      	addlt	r4, r4, r3
 800ad9c:	f000 f8e8 	bl	800af70 <__malloc_lock>
 800ada0:	4a1d      	ldr	r2, [pc, #116]	@ (800ae18 <_free_r+0x90>)
 800ada2:	6813      	ldr	r3, [r2, #0]
 800ada4:	b933      	cbnz	r3, 800adb4 <_free_r+0x2c>
 800ada6:	6063      	str	r3, [r4, #4]
 800ada8:	6014      	str	r4, [r2, #0]
 800adaa:	4628      	mov	r0, r5
 800adac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb0:	f000 b8e4 	b.w	800af7c <__malloc_unlock>
 800adb4:	42a3      	cmp	r3, r4
 800adb6:	d908      	bls.n	800adca <_free_r+0x42>
 800adb8:	6820      	ldr	r0, [r4, #0]
 800adba:	1821      	adds	r1, r4, r0
 800adbc:	428b      	cmp	r3, r1
 800adbe:	bf01      	itttt	eq
 800adc0:	6819      	ldreq	r1, [r3, #0]
 800adc2:	685b      	ldreq	r3, [r3, #4]
 800adc4:	1809      	addeq	r1, r1, r0
 800adc6:	6021      	streq	r1, [r4, #0]
 800adc8:	e7ed      	b.n	800ada6 <_free_r+0x1e>
 800adca:	461a      	mov	r2, r3
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	b10b      	cbz	r3, 800add4 <_free_r+0x4c>
 800add0:	42a3      	cmp	r3, r4
 800add2:	d9fa      	bls.n	800adca <_free_r+0x42>
 800add4:	6811      	ldr	r1, [r2, #0]
 800add6:	1850      	adds	r0, r2, r1
 800add8:	42a0      	cmp	r0, r4
 800adda:	d10b      	bne.n	800adf4 <_free_r+0x6c>
 800addc:	6820      	ldr	r0, [r4, #0]
 800adde:	4401      	add	r1, r0
 800ade0:	1850      	adds	r0, r2, r1
 800ade2:	4283      	cmp	r3, r0
 800ade4:	6011      	str	r1, [r2, #0]
 800ade6:	d1e0      	bne.n	800adaa <_free_r+0x22>
 800ade8:	6818      	ldr	r0, [r3, #0]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	6053      	str	r3, [r2, #4]
 800adee:	4408      	add	r0, r1
 800adf0:	6010      	str	r0, [r2, #0]
 800adf2:	e7da      	b.n	800adaa <_free_r+0x22>
 800adf4:	d902      	bls.n	800adfc <_free_r+0x74>
 800adf6:	230c      	movs	r3, #12
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	e7d6      	b.n	800adaa <_free_r+0x22>
 800adfc:	6820      	ldr	r0, [r4, #0]
 800adfe:	1821      	adds	r1, r4, r0
 800ae00:	428b      	cmp	r3, r1
 800ae02:	bf04      	itt	eq
 800ae04:	6819      	ldreq	r1, [r3, #0]
 800ae06:	685b      	ldreq	r3, [r3, #4]
 800ae08:	6063      	str	r3, [r4, #4]
 800ae0a:	bf04      	itt	eq
 800ae0c:	1809      	addeq	r1, r1, r0
 800ae0e:	6021      	streq	r1, [r4, #0]
 800ae10:	6054      	str	r4, [r2, #4]
 800ae12:	e7ca      	b.n	800adaa <_free_r+0x22>
 800ae14:	bd38      	pop	{r3, r4, r5, pc}
 800ae16:	bf00      	nop
 800ae18:	20000814 	.word	0x20000814

0800ae1c <malloc>:
 800ae1c:	4b02      	ldr	r3, [pc, #8]	@ (800ae28 <malloc+0xc>)
 800ae1e:	4601      	mov	r1, r0
 800ae20:	6818      	ldr	r0, [r3, #0]
 800ae22:	f000 b825 	b.w	800ae70 <_malloc_r>
 800ae26:	bf00      	nop
 800ae28:	2000001c 	.word	0x2000001c

0800ae2c <sbrk_aligned>:
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	4e0f      	ldr	r6, [pc, #60]	@ (800ae6c <sbrk_aligned+0x40>)
 800ae30:	460c      	mov	r4, r1
 800ae32:	6831      	ldr	r1, [r6, #0]
 800ae34:	4605      	mov	r5, r0
 800ae36:	b911      	cbnz	r1, 800ae3e <sbrk_aligned+0x12>
 800ae38:	f000 fe9a 	bl	800bb70 <_sbrk_r>
 800ae3c:	6030      	str	r0, [r6, #0]
 800ae3e:	4621      	mov	r1, r4
 800ae40:	4628      	mov	r0, r5
 800ae42:	f000 fe95 	bl	800bb70 <_sbrk_r>
 800ae46:	1c43      	adds	r3, r0, #1
 800ae48:	d103      	bne.n	800ae52 <sbrk_aligned+0x26>
 800ae4a:	f04f 34ff 	mov.w	r4, #4294967295
 800ae4e:	4620      	mov	r0, r4
 800ae50:	bd70      	pop	{r4, r5, r6, pc}
 800ae52:	1cc4      	adds	r4, r0, #3
 800ae54:	f024 0403 	bic.w	r4, r4, #3
 800ae58:	42a0      	cmp	r0, r4
 800ae5a:	d0f8      	beq.n	800ae4e <sbrk_aligned+0x22>
 800ae5c:	1a21      	subs	r1, r4, r0
 800ae5e:	4628      	mov	r0, r5
 800ae60:	f000 fe86 	bl	800bb70 <_sbrk_r>
 800ae64:	3001      	adds	r0, #1
 800ae66:	d1f2      	bne.n	800ae4e <sbrk_aligned+0x22>
 800ae68:	e7ef      	b.n	800ae4a <sbrk_aligned+0x1e>
 800ae6a:	bf00      	nop
 800ae6c:	20000810 	.word	0x20000810

0800ae70 <_malloc_r>:
 800ae70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae74:	1ccd      	adds	r5, r1, #3
 800ae76:	f025 0503 	bic.w	r5, r5, #3
 800ae7a:	3508      	adds	r5, #8
 800ae7c:	2d0c      	cmp	r5, #12
 800ae7e:	bf38      	it	cc
 800ae80:	250c      	movcc	r5, #12
 800ae82:	2d00      	cmp	r5, #0
 800ae84:	4606      	mov	r6, r0
 800ae86:	db01      	blt.n	800ae8c <_malloc_r+0x1c>
 800ae88:	42a9      	cmp	r1, r5
 800ae8a:	d904      	bls.n	800ae96 <_malloc_r+0x26>
 800ae8c:	230c      	movs	r3, #12
 800ae8e:	6033      	str	r3, [r6, #0]
 800ae90:	2000      	movs	r0, #0
 800ae92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af6c <_malloc_r+0xfc>
 800ae9a:	f000 f869 	bl	800af70 <__malloc_lock>
 800ae9e:	f8d8 3000 	ldr.w	r3, [r8]
 800aea2:	461c      	mov	r4, r3
 800aea4:	bb44      	cbnz	r4, 800aef8 <_malloc_r+0x88>
 800aea6:	4629      	mov	r1, r5
 800aea8:	4630      	mov	r0, r6
 800aeaa:	f7ff ffbf 	bl	800ae2c <sbrk_aligned>
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	4604      	mov	r4, r0
 800aeb2:	d158      	bne.n	800af66 <_malloc_r+0xf6>
 800aeb4:	f8d8 4000 	ldr.w	r4, [r8]
 800aeb8:	4627      	mov	r7, r4
 800aeba:	2f00      	cmp	r7, #0
 800aebc:	d143      	bne.n	800af46 <_malloc_r+0xd6>
 800aebe:	2c00      	cmp	r4, #0
 800aec0:	d04b      	beq.n	800af5a <_malloc_r+0xea>
 800aec2:	6823      	ldr	r3, [r4, #0]
 800aec4:	4639      	mov	r1, r7
 800aec6:	4630      	mov	r0, r6
 800aec8:	eb04 0903 	add.w	r9, r4, r3
 800aecc:	f000 fe50 	bl	800bb70 <_sbrk_r>
 800aed0:	4581      	cmp	r9, r0
 800aed2:	d142      	bne.n	800af5a <_malloc_r+0xea>
 800aed4:	6821      	ldr	r1, [r4, #0]
 800aed6:	1a6d      	subs	r5, r5, r1
 800aed8:	4629      	mov	r1, r5
 800aeda:	4630      	mov	r0, r6
 800aedc:	f7ff ffa6 	bl	800ae2c <sbrk_aligned>
 800aee0:	3001      	adds	r0, #1
 800aee2:	d03a      	beq.n	800af5a <_malloc_r+0xea>
 800aee4:	6823      	ldr	r3, [r4, #0]
 800aee6:	442b      	add	r3, r5
 800aee8:	6023      	str	r3, [r4, #0]
 800aeea:	f8d8 3000 	ldr.w	r3, [r8]
 800aeee:	685a      	ldr	r2, [r3, #4]
 800aef0:	bb62      	cbnz	r2, 800af4c <_malloc_r+0xdc>
 800aef2:	f8c8 7000 	str.w	r7, [r8]
 800aef6:	e00f      	b.n	800af18 <_malloc_r+0xa8>
 800aef8:	6822      	ldr	r2, [r4, #0]
 800aefa:	1b52      	subs	r2, r2, r5
 800aefc:	d420      	bmi.n	800af40 <_malloc_r+0xd0>
 800aefe:	2a0b      	cmp	r2, #11
 800af00:	d917      	bls.n	800af32 <_malloc_r+0xc2>
 800af02:	1961      	adds	r1, r4, r5
 800af04:	42a3      	cmp	r3, r4
 800af06:	6025      	str	r5, [r4, #0]
 800af08:	bf18      	it	ne
 800af0a:	6059      	strne	r1, [r3, #4]
 800af0c:	6863      	ldr	r3, [r4, #4]
 800af0e:	bf08      	it	eq
 800af10:	f8c8 1000 	streq.w	r1, [r8]
 800af14:	5162      	str	r2, [r4, r5]
 800af16:	604b      	str	r3, [r1, #4]
 800af18:	4630      	mov	r0, r6
 800af1a:	f000 f82f 	bl	800af7c <__malloc_unlock>
 800af1e:	f104 000b 	add.w	r0, r4, #11
 800af22:	1d23      	adds	r3, r4, #4
 800af24:	f020 0007 	bic.w	r0, r0, #7
 800af28:	1ac2      	subs	r2, r0, r3
 800af2a:	bf1c      	itt	ne
 800af2c:	1a1b      	subne	r3, r3, r0
 800af2e:	50a3      	strne	r3, [r4, r2]
 800af30:	e7af      	b.n	800ae92 <_malloc_r+0x22>
 800af32:	6862      	ldr	r2, [r4, #4]
 800af34:	42a3      	cmp	r3, r4
 800af36:	bf0c      	ite	eq
 800af38:	f8c8 2000 	streq.w	r2, [r8]
 800af3c:	605a      	strne	r2, [r3, #4]
 800af3e:	e7eb      	b.n	800af18 <_malloc_r+0xa8>
 800af40:	4623      	mov	r3, r4
 800af42:	6864      	ldr	r4, [r4, #4]
 800af44:	e7ae      	b.n	800aea4 <_malloc_r+0x34>
 800af46:	463c      	mov	r4, r7
 800af48:	687f      	ldr	r7, [r7, #4]
 800af4a:	e7b6      	b.n	800aeba <_malloc_r+0x4a>
 800af4c:	461a      	mov	r2, r3
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	42a3      	cmp	r3, r4
 800af52:	d1fb      	bne.n	800af4c <_malloc_r+0xdc>
 800af54:	2300      	movs	r3, #0
 800af56:	6053      	str	r3, [r2, #4]
 800af58:	e7de      	b.n	800af18 <_malloc_r+0xa8>
 800af5a:	230c      	movs	r3, #12
 800af5c:	6033      	str	r3, [r6, #0]
 800af5e:	4630      	mov	r0, r6
 800af60:	f000 f80c 	bl	800af7c <__malloc_unlock>
 800af64:	e794      	b.n	800ae90 <_malloc_r+0x20>
 800af66:	6005      	str	r5, [r0, #0]
 800af68:	e7d6      	b.n	800af18 <_malloc_r+0xa8>
 800af6a:	bf00      	nop
 800af6c:	20000814 	.word	0x20000814

0800af70 <__malloc_lock>:
 800af70:	4801      	ldr	r0, [pc, #4]	@ (800af78 <__malloc_lock+0x8>)
 800af72:	f7ff b8ba 	b.w	800a0ea <__retarget_lock_acquire_recursive>
 800af76:	bf00      	nop
 800af78:	2000080c 	.word	0x2000080c

0800af7c <__malloc_unlock>:
 800af7c:	4801      	ldr	r0, [pc, #4]	@ (800af84 <__malloc_unlock+0x8>)
 800af7e:	f7ff b8b5 	b.w	800a0ec <__retarget_lock_release_recursive>
 800af82:	bf00      	nop
 800af84:	2000080c 	.word	0x2000080c

0800af88 <_Balloc>:
 800af88:	b570      	push	{r4, r5, r6, lr}
 800af8a:	69c6      	ldr	r6, [r0, #28]
 800af8c:	4604      	mov	r4, r0
 800af8e:	460d      	mov	r5, r1
 800af90:	b976      	cbnz	r6, 800afb0 <_Balloc+0x28>
 800af92:	2010      	movs	r0, #16
 800af94:	f7ff ff42 	bl	800ae1c <malloc>
 800af98:	4602      	mov	r2, r0
 800af9a:	61e0      	str	r0, [r4, #28]
 800af9c:	b920      	cbnz	r0, 800afa8 <_Balloc+0x20>
 800af9e:	4b18      	ldr	r3, [pc, #96]	@ (800b000 <_Balloc+0x78>)
 800afa0:	4818      	ldr	r0, [pc, #96]	@ (800b004 <_Balloc+0x7c>)
 800afa2:	216b      	movs	r1, #107	@ 0x6b
 800afa4:	f000 fe02 	bl	800bbac <__assert_func>
 800afa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afac:	6006      	str	r6, [r0, #0]
 800afae:	60c6      	str	r6, [r0, #12]
 800afb0:	69e6      	ldr	r6, [r4, #28]
 800afb2:	68f3      	ldr	r3, [r6, #12]
 800afb4:	b183      	cbz	r3, 800afd8 <_Balloc+0x50>
 800afb6:	69e3      	ldr	r3, [r4, #28]
 800afb8:	68db      	ldr	r3, [r3, #12]
 800afba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800afbe:	b9b8      	cbnz	r0, 800aff0 <_Balloc+0x68>
 800afc0:	2101      	movs	r1, #1
 800afc2:	fa01 f605 	lsl.w	r6, r1, r5
 800afc6:	1d72      	adds	r2, r6, #5
 800afc8:	0092      	lsls	r2, r2, #2
 800afca:	4620      	mov	r0, r4
 800afcc:	f000 fe0c 	bl	800bbe8 <_calloc_r>
 800afd0:	b160      	cbz	r0, 800afec <_Balloc+0x64>
 800afd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800afd6:	e00e      	b.n	800aff6 <_Balloc+0x6e>
 800afd8:	2221      	movs	r2, #33	@ 0x21
 800afda:	2104      	movs	r1, #4
 800afdc:	4620      	mov	r0, r4
 800afde:	f000 fe03 	bl	800bbe8 <_calloc_r>
 800afe2:	69e3      	ldr	r3, [r4, #28]
 800afe4:	60f0      	str	r0, [r6, #12]
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d1e4      	bne.n	800afb6 <_Balloc+0x2e>
 800afec:	2000      	movs	r0, #0
 800afee:	bd70      	pop	{r4, r5, r6, pc}
 800aff0:	6802      	ldr	r2, [r0, #0]
 800aff2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aff6:	2300      	movs	r3, #0
 800aff8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800affc:	e7f7      	b.n	800afee <_Balloc+0x66>
 800affe:	bf00      	nop
 800b000:	0800cd3d 	.word	0x0800cd3d
 800b004:	0800cdbd 	.word	0x0800cdbd

0800b008 <_Bfree>:
 800b008:	b570      	push	{r4, r5, r6, lr}
 800b00a:	69c6      	ldr	r6, [r0, #28]
 800b00c:	4605      	mov	r5, r0
 800b00e:	460c      	mov	r4, r1
 800b010:	b976      	cbnz	r6, 800b030 <_Bfree+0x28>
 800b012:	2010      	movs	r0, #16
 800b014:	f7ff ff02 	bl	800ae1c <malloc>
 800b018:	4602      	mov	r2, r0
 800b01a:	61e8      	str	r0, [r5, #28]
 800b01c:	b920      	cbnz	r0, 800b028 <_Bfree+0x20>
 800b01e:	4b09      	ldr	r3, [pc, #36]	@ (800b044 <_Bfree+0x3c>)
 800b020:	4809      	ldr	r0, [pc, #36]	@ (800b048 <_Bfree+0x40>)
 800b022:	218f      	movs	r1, #143	@ 0x8f
 800b024:	f000 fdc2 	bl	800bbac <__assert_func>
 800b028:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b02c:	6006      	str	r6, [r0, #0]
 800b02e:	60c6      	str	r6, [r0, #12]
 800b030:	b13c      	cbz	r4, 800b042 <_Bfree+0x3a>
 800b032:	69eb      	ldr	r3, [r5, #28]
 800b034:	6862      	ldr	r2, [r4, #4]
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b03c:	6021      	str	r1, [r4, #0]
 800b03e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b042:	bd70      	pop	{r4, r5, r6, pc}
 800b044:	0800cd3d 	.word	0x0800cd3d
 800b048:	0800cdbd 	.word	0x0800cdbd

0800b04c <__multadd>:
 800b04c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b050:	690d      	ldr	r5, [r1, #16]
 800b052:	4607      	mov	r7, r0
 800b054:	460c      	mov	r4, r1
 800b056:	461e      	mov	r6, r3
 800b058:	f101 0c14 	add.w	ip, r1, #20
 800b05c:	2000      	movs	r0, #0
 800b05e:	f8dc 3000 	ldr.w	r3, [ip]
 800b062:	b299      	uxth	r1, r3
 800b064:	fb02 6101 	mla	r1, r2, r1, r6
 800b068:	0c1e      	lsrs	r6, r3, #16
 800b06a:	0c0b      	lsrs	r3, r1, #16
 800b06c:	fb02 3306 	mla	r3, r2, r6, r3
 800b070:	b289      	uxth	r1, r1
 800b072:	3001      	adds	r0, #1
 800b074:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b078:	4285      	cmp	r5, r0
 800b07a:	f84c 1b04 	str.w	r1, [ip], #4
 800b07e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b082:	dcec      	bgt.n	800b05e <__multadd+0x12>
 800b084:	b30e      	cbz	r6, 800b0ca <__multadd+0x7e>
 800b086:	68a3      	ldr	r3, [r4, #8]
 800b088:	42ab      	cmp	r3, r5
 800b08a:	dc19      	bgt.n	800b0c0 <__multadd+0x74>
 800b08c:	6861      	ldr	r1, [r4, #4]
 800b08e:	4638      	mov	r0, r7
 800b090:	3101      	adds	r1, #1
 800b092:	f7ff ff79 	bl	800af88 <_Balloc>
 800b096:	4680      	mov	r8, r0
 800b098:	b928      	cbnz	r0, 800b0a6 <__multadd+0x5a>
 800b09a:	4602      	mov	r2, r0
 800b09c:	4b0c      	ldr	r3, [pc, #48]	@ (800b0d0 <__multadd+0x84>)
 800b09e:	480d      	ldr	r0, [pc, #52]	@ (800b0d4 <__multadd+0x88>)
 800b0a0:	21ba      	movs	r1, #186	@ 0xba
 800b0a2:	f000 fd83 	bl	800bbac <__assert_func>
 800b0a6:	6922      	ldr	r2, [r4, #16]
 800b0a8:	3202      	adds	r2, #2
 800b0aa:	f104 010c 	add.w	r1, r4, #12
 800b0ae:	0092      	lsls	r2, r2, #2
 800b0b0:	300c      	adds	r0, #12
 800b0b2:	f000 fd6d 	bl	800bb90 <memcpy>
 800b0b6:	4621      	mov	r1, r4
 800b0b8:	4638      	mov	r0, r7
 800b0ba:	f7ff ffa5 	bl	800b008 <_Bfree>
 800b0be:	4644      	mov	r4, r8
 800b0c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b0c4:	3501      	adds	r5, #1
 800b0c6:	615e      	str	r6, [r3, #20]
 800b0c8:	6125      	str	r5, [r4, #16]
 800b0ca:	4620      	mov	r0, r4
 800b0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0d0:	0800cdac 	.word	0x0800cdac
 800b0d4:	0800cdbd 	.word	0x0800cdbd

0800b0d8 <__hi0bits>:
 800b0d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b0dc:	4603      	mov	r3, r0
 800b0de:	bf36      	itet	cc
 800b0e0:	0403      	lslcc	r3, r0, #16
 800b0e2:	2000      	movcs	r0, #0
 800b0e4:	2010      	movcc	r0, #16
 800b0e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b0ea:	bf3c      	itt	cc
 800b0ec:	021b      	lslcc	r3, r3, #8
 800b0ee:	3008      	addcc	r0, #8
 800b0f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0f4:	bf3c      	itt	cc
 800b0f6:	011b      	lslcc	r3, r3, #4
 800b0f8:	3004      	addcc	r0, #4
 800b0fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0fe:	bf3c      	itt	cc
 800b100:	009b      	lslcc	r3, r3, #2
 800b102:	3002      	addcc	r0, #2
 800b104:	2b00      	cmp	r3, #0
 800b106:	db05      	blt.n	800b114 <__hi0bits+0x3c>
 800b108:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b10c:	f100 0001 	add.w	r0, r0, #1
 800b110:	bf08      	it	eq
 800b112:	2020      	moveq	r0, #32
 800b114:	4770      	bx	lr

0800b116 <__lo0bits>:
 800b116:	6803      	ldr	r3, [r0, #0]
 800b118:	4602      	mov	r2, r0
 800b11a:	f013 0007 	ands.w	r0, r3, #7
 800b11e:	d00b      	beq.n	800b138 <__lo0bits+0x22>
 800b120:	07d9      	lsls	r1, r3, #31
 800b122:	d421      	bmi.n	800b168 <__lo0bits+0x52>
 800b124:	0798      	lsls	r0, r3, #30
 800b126:	bf49      	itett	mi
 800b128:	085b      	lsrmi	r3, r3, #1
 800b12a:	089b      	lsrpl	r3, r3, #2
 800b12c:	2001      	movmi	r0, #1
 800b12e:	6013      	strmi	r3, [r2, #0]
 800b130:	bf5c      	itt	pl
 800b132:	6013      	strpl	r3, [r2, #0]
 800b134:	2002      	movpl	r0, #2
 800b136:	4770      	bx	lr
 800b138:	b299      	uxth	r1, r3
 800b13a:	b909      	cbnz	r1, 800b140 <__lo0bits+0x2a>
 800b13c:	0c1b      	lsrs	r3, r3, #16
 800b13e:	2010      	movs	r0, #16
 800b140:	b2d9      	uxtb	r1, r3
 800b142:	b909      	cbnz	r1, 800b148 <__lo0bits+0x32>
 800b144:	3008      	adds	r0, #8
 800b146:	0a1b      	lsrs	r3, r3, #8
 800b148:	0719      	lsls	r1, r3, #28
 800b14a:	bf04      	itt	eq
 800b14c:	091b      	lsreq	r3, r3, #4
 800b14e:	3004      	addeq	r0, #4
 800b150:	0799      	lsls	r1, r3, #30
 800b152:	bf04      	itt	eq
 800b154:	089b      	lsreq	r3, r3, #2
 800b156:	3002      	addeq	r0, #2
 800b158:	07d9      	lsls	r1, r3, #31
 800b15a:	d403      	bmi.n	800b164 <__lo0bits+0x4e>
 800b15c:	085b      	lsrs	r3, r3, #1
 800b15e:	f100 0001 	add.w	r0, r0, #1
 800b162:	d003      	beq.n	800b16c <__lo0bits+0x56>
 800b164:	6013      	str	r3, [r2, #0]
 800b166:	4770      	bx	lr
 800b168:	2000      	movs	r0, #0
 800b16a:	4770      	bx	lr
 800b16c:	2020      	movs	r0, #32
 800b16e:	4770      	bx	lr

0800b170 <__i2b>:
 800b170:	b510      	push	{r4, lr}
 800b172:	460c      	mov	r4, r1
 800b174:	2101      	movs	r1, #1
 800b176:	f7ff ff07 	bl	800af88 <_Balloc>
 800b17a:	4602      	mov	r2, r0
 800b17c:	b928      	cbnz	r0, 800b18a <__i2b+0x1a>
 800b17e:	4b05      	ldr	r3, [pc, #20]	@ (800b194 <__i2b+0x24>)
 800b180:	4805      	ldr	r0, [pc, #20]	@ (800b198 <__i2b+0x28>)
 800b182:	f240 1145 	movw	r1, #325	@ 0x145
 800b186:	f000 fd11 	bl	800bbac <__assert_func>
 800b18a:	2301      	movs	r3, #1
 800b18c:	6144      	str	r4, [r0, #20]
 800b18e:	6103      	str	r3, [r0, #16]
 800b190:	bd10      	pop	{r4, pc}
 800b192:	bf00      	nop
 800b194:	0800cdac 	.word	0x0800cdac
 800b198:	0800cdbd 	.word	0x0800cdbd

0800b19c <__multiply>:
 800b19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a0:	4614      	mov	r4, r2
 800b1a2:	690a      	ldr	r2, [r1, #16]
 800b1a4:	6923      	ldr	r3, [r4, #16]
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	bfa8      	it	ge
 800b1aa:	4623      	movge	r3, r4
 800b1ac:	460f      	mov	r7, r1
 800b1ae:	bfa4      	itt	ge
 800b1b0:	460c      	movge	r4, r1
 800b1b2:	461f      	movge	r7, r3
 800b1b4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b1b8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b1bc:	68a3      	ldr	r3, [r4, #8]
 800b1be:	6861      	ldr	r1, [r4, #4]
 800b1c0:	eb0a 0609 	add.w	r6, sl, r9
 800b1c4:	42b3      	cmp	r3, r6
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	bfb8      	it	lt
 800b1ca:	3101      	addlt	r1, #1
 800b1cc:	f7ff fedc 	bl	800af88 <_Balloc>
 800b1d0:	b930      	cbnz	r0, 800b1e0 <__multiply+0x44>
 800b1d2:	4602      	mov	r2, r0
 800b1d4:	4b44      	ldr	r3, [pc, #272]	@ (800b2e8 <__multiply+0x14c>)
 800b1d6:	4845      	ldr	r0, [pc, #276]	@ (800b2ec <__multiply+0x150>)
 800b1d8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b1dc:	f000 fce6 	bl	800bbac <__assert_func>
 800b1e0:	f100 0514 	add.w	r5, r0, #20
 800b1e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b1e8:	462b      	mov	r3, r5
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	4543      	cmp	r3, r8
 800b1ee:	d321      	bcc.n	800b234 <__multiply+0x98>
 800b1f0:	f107 0114 	add.w	r1, r7, #20
 800b1f4:	f104 0214 	add.w	r2, r4, #20
 800b1f8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b1fc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b200:	9302      	str	r3, [sp, #8]
 800b202:	1b13      	subs	r3, r2, r4
 800b204:	3b15      	subs	r3, #21
 800b206:	f023 0303 	bic.w	r3, r3, #3
 800b20a:	3304      	adds	r3, #4
 800b20c:	f104 0715 	add.w	r7, r4, #21
 800b210:	42ba      	cmp	r2, r7
 800b212:	bf38      	it	cc
 800b214:	2304      	movcc	r3, #4
 800b216:	9301      	str	r3, [sp, #4]
 800b218:	9b02      	ldr	r3, [sp, #8]
 800b21a:	9103      	str	r1, [sp, #12]
 800b21c:	428b      	cmp	r3, r1
 800b21e:	d80c      	bhi.n	800b23a <__multiply+0x9e>
 800b220:	2e00      	cmp	r6, #0
 800b222:	dd03      	ble.n	800b22c <__multiply+0x90>
 800b224:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d05b      	beq.n	800b2e4 <__multiply+0x148>
 800b22c:	6106      	str	r6, [r0, #16]
 800b22e:	b005      	add	sp, #20
 800b230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b234:	f843 2b04 	str.w	r2, [r3], #4
 800b238:	e7d8      	b.n	800b1ec <__multiply+0x50>
 800b23a:	f8b1 a000 	ldrh.w	sl, [r1]
 800b23e:	f1ba 0f00 	cmp.w	sl, #0
 800b242:	d024      	beq.n	800b28e <__multiply+0xf2>
 800b244:	f104 0e14 	add.w	lr, r4, #20
 800b248:	46a9      	mov	r9, r5
 800b24a:	f04f 0c00 	mov.w	ip, #0
 800b24e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b252:	f8d9 3000 	ldr.w	r3, [r9]
 800b256:	fa1f fb87 	uxth.w	fp, r7
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	fb0a 330b 	mla	r3, sl, fp, r3
 800b260:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b264:	f8d9 7000 	ldr.w	r7, [r9]
 800b268:	4463      	add	r3, ip
 800b26a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b26e:	fb0a c70b 	mla	r7, sl, fp, ip
 800b272:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b276:	b29b      	uxth	r3, r3
 800b278:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b27c:	4572      	cmp	r2, lr
 800b27e:	f849 3b04 	str.w	r3, [r9], #4
 800b282:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b286:	d8e2      	bhi.n	800b24e <__multiply+0xb2>
 800b288:	9b01      	ldr	r3, [sp, #4]
 800b28a:	f845 c003 	str.w	ip, [r5, r3]
 800b28e:	9b03      	ldr	r3, [sp, #12]
 800b290:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b294:	3104      	adds	r1, #4
 800b296:	f1b9 0f00 	cmp.w	r9, #0
 800b29a:	d021      	beq.n	800b2e0 <__multiply+0x144>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	f104 0c14 	add.w	ip, r4, #20
 800b2a2:	46ae      	mov	lr, r5
 800b2a4:	f04f 0a00 	mov.w	sl, #0
 800b2a8:	f8bc b000 	ldrh.w	fp, [ip]
 800b2ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b2b0:	fb09 770b 	mla	r7, r9, fp, r7
 800b2b4:	4457      	add	r7, sl
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b2bc:	f84e 3b04 	str.w	r3, [lr], #4
 800b2c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2c8:	f8be 3000 	ldrh.w	r3, [lr]
 800b2cc:	fb09 330a 	mla	r3, r9, sl, r3
 800b2d0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b2d4:	4562      	cmp	r2, ip
 800b2d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2da:	d8e5      	bhi.n	800b2a8 <__multiply+0x10c>
 800b2dc:	9f01      	ldr	r7, [sp, #4]
 800b2de:	51eb      	str	r3, [r5, r7]
 800b2e0:	3504      	adds	r5, #4
 800b2e2:	e799      	b.n	800b218 <__multiply+0x7c>
 800b2e4:	3e01      	subs	r6, #1
 800b2e6:	e79b      	b.n	800b220 <__multiply+0x84>
 800b2e8:	0800cdac 	.word	0x0800cdac
 800b2ec:	0800cdbd 	.word	0x0800cdbd

0800b2f0 <__pow5mult>:
 800b2f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f4:	4615      	mov	r5, r2
 800b2f6:	f012 0203 	ands.w	r2, r2, #3
 800b2fa:	4607      	mov	r7, r0
 800b2fc:	460e      	mov	r6, r1
 800b2fe:	d007      	beq.n	800b310 <__pow5mult+0x20>
 800b300:	4c25      	ldr	r4, [pc, #148]	@ (800b398 <__pow5mult+0xa8>)
 800b302:	3a01      	subs	r2, #1
 800b304:	2300      	movs	r3, #0
 800b306:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b30a:	f7ff fe9f 	bl	800b04c <__multadd>
 800b30e:	4606      	mov	r6, r0
 800b310:	10ad      	asrs	r5, r5, #2
 800b312:	d03d      	beq.n	800b390 <__pow5mult+0xa0>
 800b314:	69fc      	ldr	r4, [r7, #28]
 800b316:	b97c      	cbnz	r4, 800b338 <__pow5mult+0x48>
 800b318:	2010      	movs	r0, #16
 800b31a:	f7ff fd7f 	bl	800ae1c <malloc>
 800b31e:	4602      	mov	r2, r0
 800b320:	61f8      	str	r0, [r7, #28]
 800b322:	b928      	cbnz	r0, 800b330 <__pow5mult+0x40>
 800b324:	4b1d      	ldr	r3, [pc, #116]	@ (800b39c <__pow5mult+0xac>)
 800b326:	481e      	ldr	r0, [pc, #120]	@ (800b3a0 <__pow5mult+0xb0>)
 800b328:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b32c:	f000 fc3e 	bl	800bbac <__assert_func>
 800b330:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b334:	6004      	str	r4, [r0, #0]
 800b336:	60c4      	str	r4, [r0, #12]
 800b338:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b33c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b340:	b94c      	cbnz	r4, 800b356 <__pow5mult+0x66>
 800b342:	f240 2171 	movw	r1, #625	@ 0x271
 800b346:	4638      	mov	r0, r7
 800b348:	f7ff ff12 	bl	800b170 <__i2b>
 800b34c:	2300      	movs	r3, #0
 800b34e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b352:	4604      	mov	r4, r0
 800b354:	6003      	str	r3, [r0, #0]
 800b356:	f04f 0900 	mov.w	r9, #0
 800b35a:	07eb      	lsls	r3, r5, #31
 800b35c:	d50a      	bpl.n	800b374 <__pow5mult+0x84>
 800b35e:	4631      	mov	r1, r6
 800b360:	4622      	mov	r2, r4
 800b362:	4638      	mov	r0, r7
 800b364:	f7ff ff1a 	bl	800b19c <__multiply>
 800b368:	4631      	mov	r1, r6
 800b36a:	4680      	mov	r8, r0
 800b36c:	4638      	mov	r0, r7
 800b36e:	f7ff fe4b 	bl	800b008 <_Bfree>
 800b372:	4646      	mov	r6, r8
 800b374:	106d      	asrs	r5, r5, #1
 800b376:	d00b      	beq.n	800b390 <__pow5mult+0xa0>
 800b378:	6820      	ldr	r0, [r4, #0]
 800b37a:	b938      	cbnz	r0, 800b38c <__pow5mult+0x9c>
 800b37c:	4622      	mov	r2, r4
 800b37e:	4621      	mov	r1, r4
 800b380:	4638      	mov	r0, r7
 800b382:	f7ff ff0b 	bl	800b19c <__multiply>
 800b386:	6020      	str	r0, [r4, #0]
 800b388:	f8c0 9000 	str.w	r9, [r0]
 800b38c:	4604      	mov	r4, r0
 800b38e:	e7e4      	b.n	800b35a <__pow5mult+0x6a>
 800b390:	4630      	mov	r0, r6
 800b392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b396:	bf00      	nop
 800b398:	0800ce18 	.word	0x0800ce18
 800b39c:	0800cd3d 	.word	0x0800cd3d
 800b3a0:	0800cdbd 	.word	0x0800cdbd

0800b3a4 <__lshift>:
 800b3a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3a8:	460c      	mov	r4, r1
 800b3aa:	6849      	ldr	r1, [r1, #4]
 800b3ac:	6923      	ldr	r3, [r4, #16]
 800b3ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b3b2:	68a3      	ldr	r3, [r4, #8]
 800b3b4:	4607      	mov	r7, r0
 800b3b6:	4691      	mov	r9, r2
 800b3b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b3bc:	f108 0601 	add.w	r6, r8, #1
 800b3c0:	42b3      	cmp	r3, r6
 800b3c2:	db0b      	blt.n	800b3dc <__lshift+0x38>
 800b3c4:	4638      	mov	r0, r7
 800b3c6:	f7ff fddf 	bl	800af88 <_Balloc>
 800b3ca:	4605      	mov	r5, r0
 800b3cc:	b948      	cbnz	r0, 800b3e2 <__lshift+0x3e>
 800b3ce:	4602      	mov	r2, r0
 800b3d0:	4b28      	ldr	r3, [pc, #160]	@ (800b474 <__lshift+0xd0>)
 800b3d2:	4829      	ldr	r0, [pc, #164]	@ (800b478 <__lshift+0xd4>)
 800b3d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b3d8:	f000 fbe8 	bl	800bbac <__assert_func>
 800b3dc:	3101      	adds	r1, #1
 800b3de:	005b      	lsls	r3, r3, #1
 800b3e0:	e7ee      	b.n	800b3c0 <__lshift+0x1c>
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	f100 0114 	add.w	r1, r0, #20
 800b3e8:	f100 0210 	add.w	r2, r0, #16
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	4553      	cmp	r3, sl
 800b3f0:	db33      	blt.n	800b45a <__lshift+0xb6>
 800b3f2:	6920      	ldr	r0, [r4, #16]
 800b3f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b3f8:	f104 0314 	add.w	r3, r4, #20
 800b3fc:	f019 091f 	ands.w	r9, r9, #31
 800b400:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b404:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b408:	d02b      	beq.n	800b462 <__lshift+0xbe>
 800b40a:	f1c9 0e20 	rsb	lr, r9, #32
 800b40e:	468a      	mov	sl, r1
 800b410:	2200      	movs	r2, #0
 800b412:	6818      	ldr	r0, [r3, #0]
 800b414:	fa00 f009 	lsl.w	r0, r0, r9
 800b418:	4310      	orrs	r0, r2
 800b41a:	f84a 0b04 	str.w	r0, [sl], #4
 800b41e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b422:	459c      	cmp	ip, r3
 800b424:	fa22 f20e 	lsr.w	r2, r2, lr
 800b428:	d8f3      	bhi.n	800b412 <__lshift+0x6e>
 800b42a:	ebac 0304 	sub.w	r3, ip, r4
 800b42e:	3b15      	subs	r3, #21
 800b430:	f023 0303 	bic.w	r3, r3, #3
 800b434:	3304      	adds	r3, #4
 800b436:	f104 0015 	add.w	r0, r4, #21
 800b43a:	4584      	cmp	ip, r0
 800b43c:	bf38      	it	cc
 800b43e:	2304      	movcc	r3, #4
 800b440:	50ca      	str	r2, [r1, r3]
 800b442:	b10a      	cbz	r2, 800b448 <__lshift+0xa4>
 800b444:	f108 0602 	add.w	r6, r8, #2
 800b448:	3e01      	subs	r6, #1
 800b44a:	4638      	mov	r0, r7
 800b44c:	612e      	str	r6, [r5, #16]
 800b44e:	4621      	mov	r1, r4
 800b450:	f7ff fdda 	bl	800b008 <_Bfree>
 800b454:	4628      	mov	r0, r5
 800b456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b45a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b45e:	3301      	adds	r3, #1
 800b460:	e7c5      	b.n	800b3ee <__lshift+0x4a>
 800b462:	3904      	subs	r1, #4
 800b464:	f853 2b04 	ldr.w	r2, [r3], #4
 800b468:	f841 2f04 	str.w	r2, [r1, #4]!
 800b46c:	459c      	cmp	ip, r3
 800b46e:	d8f9      	bhi.n	800b464 <__lshift+0xc0>
 800b470:	e7ea      	b.n	800b448 <__lshift+0xa4>
 800b472:	bf00      	nop
 800b474:	0800cdac 	.word	0x0800cdac
 800b478:	0800cdbd 	.word	0x0800cdbd

0800b47c <__mcmp>:
 800b47c:	690a      	ldr	r2, [r1, #16]
 800b47e:	4603      	mov	r3, r0
 800b480:	6900      	ldr	r0, [r0, #16]
 800b482:	1a80      	subs	r0, r0, r2
 800b484:	b530      	push	{r4, r5, lr}
 800b486:	d10e      	bne.n	800b4a6 <__mcmp+0x2a>
 800b488:	3314      	adds	r3, #20
 800b48a:	3114      	adds	r1, #20
 800b48c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b490:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b494:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b498:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b49c:	4295      	cmp	r5, r2
 800b49e:	d003      	beq.n	800b4a8 <__mcmp+0x2c>
 800b4a0:	d205      	bcs.n	800b4ae <__mcmp+0x32>
 800b4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a6:	bd30      	pop	{r4, r5, pc}
 800b4a8:	42a3      	cmp	r3, r4
 800b4aa:	d3f3      	bcc.n	800b494 <__mcmp+0x18>
 800b4ac:	e7fb      	b.n	800b4a6 <__mcmp+0x2a>
 800b4ae:	2001      	movs	r0, #1
 800b4b0:	e7f9      	b.n	800b4a6 <__mcmp+0x2a>
	...

0800b4b4 <__mdiff>:
 800b4b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b8:	4689      	mov	r9, r1
 800b4ba:	4606      	mov	r6, r0
 800b4bc:	4611      	mov	r1, r2
 800b4be:	4648      	mov	r0, r9
 800b4c0:	4614      	mov	r4, r2
 800b4c2:	f7ff ffdb 	bl	800b47c <__mcmp>
 800b4c6:	1e05      	subs	r5, r0, #0
 800b4c8:	d112      	bne.n	800b4f0 <__mdiff+0x3c>
 800b4ca:	4629      	mov	r1, r5
 800b4cc:	4630      	mov	r0, r6
 800b4ce:	f7ff fd5b 	bl	800af88 <_Balloc>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	b928      	cbnz	r0, 800b4e2 <__mdiff+0x2e>
 800b4d6:	4b3f      	ldr	r3, [pc, #252]	@ (800b5d4 <__mdiff+0x120>)
 800b4d8:	f240 2137 	movw	r1, #567	@ 0x237
 800b4dc:	483e      	ldr	r0, [pc, #248]	@ (800b5d8 <__mdiff+0x124>)
 800b4de:	f000 fb65 	bl	800bbac <__assert_func>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b4e8:	4610      	mov	r0, r2
 800b4ea:	b003      	add	sp, #12
 800b4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f0:	bfbc      	itt	lt
 800b4f2:	464b      	movlt	r3, r9
 800b4f4:	46a1      	movlt	r9, r4
 800b4f6:	4630      	mov	r0, r6
 800b4f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b4fc:	bfba      	itte	lt
 800b4fe:	461c      	movlt	r4, r3
 800b500:	2501      	movlt	r5, #1
 800b502:	2500      	movge	r5, #0
 800b504:	f7ff fd40 	bl	800af88 <_Balloc>
 800b508:	4602      	mov	r2, r0
 800b50a:	b918      	cbnz	r0, 800b514 <__mdiff+0x60>
 800b50c:	4b31      	ldr	r3, [pc, #196]	@ (800b5d4 <__mdiff+0x120>)
 800b50e:	f240 2145 	movw	r1, #581	@ 0x245
 800b512:	e7e3      	b.n	800b4dc <__mdiff+0x28>
 800b514:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b518:	6926      	ldr	r6, [r4, #16]
 800b51a:	60c5      	str	r5, [r0, #12]
 800b51c:	f109 0310 	add.w	r3, r9, #16
 800b520:	f109 0514 	add.w	r5, r9, #20
 800b524:	f104 0e14 	add.w	lr, r4, #20
 800b528:	f100 0b14 	add.w	fp, r0, #20
 800b52c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b530:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b534:	9301      	str	r3, [sp, #4]
 800b536:	46d9      	mov	r9, fp
 800b538:	f04f 0c00 	mov.w	ip, #0
 800b53c:	9b01      	ldr	r3, [sp, #4]
 800b53e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b542:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b546:	9301      	str	r3, [sp, #4]
 800b548:	fa1f f38a 	uxth.w	r3, sl
 800b54c:	4619      	mov	r1, r3
 800b54e:	b283      	uxth	r3, r0
 800b550:	1acb      	subs	r3, r1, r3
 800b552:	0c00      	lsrs	r0, r0, #16
 800b554:	4463      	add	r3, ip
 800b556:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b55a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b55e:	b29b      	uxth	r3, r3
 800b560:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b564:	4576      	cmp	r6, lr
 800b566:	f849 3b04 	str.w	r3, [r9], #4
 800b56a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b56e:	d8e5      	bhi.n	800b53c <__mdiff+0x88>
 800b570:	1b33      	subs	r3, r6, r4
 800b572:	3b15      	subs	r3, #21
 800b574:	f023 0303 	bic.w	r3, r3, #3
 800b578:	3415      	adds	r4, #21
 800b57a:	3304      	adds	r3, #4
 800b57c:	42a6      	cmp	r6, r4
 800b57e:	bf38      	it	cc
 800b580:	2304      	movcc	r3, #4
 800b582:	441d      	add	r5, r3
 800b584:	445b      	add	r3, fp
 800b586:	461e      	mov	r6, r3
 800b588:	462c      	mov	r4, r5
 800b58a:	4544      	cmp	r4, r8
 800b58c:	d30e      	bcc.n	800b5ac <__mdiff+0xf8>
 800b58e:	f108 0103 	add.w	r1, r8, #3
 800b592:	1b49      	subs	r1, r1, r5
 800b594:	f021 0103 	bic.w	r1, r1, #3
 800b598:	3d03      	subs	r5, #3
 800b59a:	45a8      	cmp	r8, r5
 800b59c:	bf38      	it	cc
 800b59e:	2100      	movcc	r1, #0
 800b5a0:	440b      	add	r3, r1
 800b5a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b5a6:	b191      	cbz	r1, 800b5ce <__mdiff+0x11a>
 800b5a8:	6117      	str	r7, [r2, #16]
 800b5aa:	e79d      	b.n	800b4e8 <__mdiff+0x34>
 800b5ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800b5b0:	46e6      	mov	lr, ip
 800b5b2:	0c08      	lsrs	r0, r1, #16
 800b5b4:	fa1c fc81 	uxtah	ip, ip, r1
 800b5b8:	4471      	add	r1, lr
 800b5ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b5be:	b289      	uxth	r1, r1
 800b5c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b5c4:	f846 1b04 	str.w	r1, [r6], #4
 800b5c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b5cc:	e7dd      	b.n	800b58a <__mdiff+0xd6>
 800b5ce:	3f01      	subs	r7, #1
 800b5d0:	e7e7      	b.n	800b5a2 <__mdiff+0xee>
 800b5d2:	bf00      	nop
 800b5d4:	0800cdac 	.word	0x0800cdac
 800b5d8:	0800cdbd 	.word	0x0800cdbd

0800b5dc <__d2b>:
 800b5dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b5e0:	460f      	mov	r7, r1
 800b5e2:	2101      	movs	r1, #1
 800b5e4:	ec59 8b10 	vmov	r8, r9, d0
 800b5e8:	4616      	mov	r6, r2
 800b5ea:	f7ff fccd 	bl	800af88 <_Balloc>
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	b930      	cbnz	r0, 800b600 <__d2b+0x24>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	4b23      	ldr	r3, [pc, #140]	@ (800b684 <__d2b+0xa8>)
 800b5f6:	4824      	ldr	r0, [pc, #144]	@ (800b688 <__d2b+0xac>)
 800b5f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800b5fc:	f000 fad6 	bl	800bbac <__assert_func>
 800b600:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b604:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b608:	b10d      	cbz	r5, 800b60e <__d2b+0x32>
 800b60a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b60e:	9301      	str	r3, [sp, #4]
 800b610:	f1b8 0300 	subs.w	r3, r8, #0
 800b614:	d023      	beq.n	800b65e <__d2b+0x82>
 800b616:	4668      	mov	r0, sp
 800b618:	9300      	str	r3, [sp, #0]
 800b61a:	f7ff fd7c 	bl	800b116 <__lo0bits>
 800b61e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b622:	b1d0      	cbz	r0, 800b65a <__d2b+0x7e>
 800b624:	f1c0 0320 	rsb	r3, r0, #32
 800b628:	fa02 f303 	lsl.w	r3, r2, r3
 800b62c:	430b      	orrs	r3, r1
 800b62e:	40c2      	lsrs	r2, r0
 800b630:	6163      	str	r3, [r4, #20]
 800b632:	9201      	str	r2, [sp, #4]
 800b634:	9b01      	ldr	r3, [sp, #4]
 800b636:	61a3      	str	r3, [r4, #24]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	bf0c      	ite	eq
 800b63c:	2201      	moveq	r2, #1
 800b63e:	2202      	movne	r2, #2
 800b640:	6122      	str	r2, [r4, #16]
 800b642:	b1a5      	cbz	r5, 800b66e <__d2b+0x92>
 800b644:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b648:	4405      	add	r5, r0
 800b64a:	603d      	str	r5, [r7, #0]
 800b64c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b650:	6030      	str	r0, [r6, #0]
 800b652:	4620      	mov	r0, r4
 800b654:	b003      	add	sp, #12
 800b656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b65a:	6161      	str	r1, [r4, #20]
 800b65c:	e7ea      	b.n	800b634 <__d2b+0x58>
 800b65e:	a801      	add	r0, sp, #4
 800b660:	f7ff fd59 	bl	800b116 <__lo0bits>
 800b664:	9b01      	ldr	r3, [sp, #4]
 800b666:	6163      	str	r3, [r4, #20]
 800b668:	3020      	adds	r0, #32
 800b66a:	2201      	movs	r2, #1
 800b66c:	e7e8      	b.n	800b640 <__d2b+0x64>
 800b66e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b672:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b676:	6038      	str	r0, [r7, #0]
 800b678:	6918      	ldr	r0, [r3, #16]
 800b67a:	f7ff fd2d 	bl	800b0d8 <__hi0bits>
 800b67e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b682:	e7e5      	b.n	800b650 <__d2b+0x74>
 800b684:	0800cdac 	.word	0x0800cdac
 800b688:	0800cdbd 	.word	0x0800cdbd

0800b68c <__sfputc_r>:
 800b68c:	6893      	ldr	r3, [r2, #8]
 800b68e:	3b01      	subs	r3, #1
 800b690:	2b00      	cmp	r3, #0
 800b692:	b410      	push	{r4}
 800b694:	6093      	str	r3, [r2, #8]
 800b696:	da08      	bge.n	800b6aa <__sfputc_r+0x1e>
 800b698:	6994      	ldr	r4, [r2, #24]
 800b69a:	42a3      	cmp	r3, r4
 800b69c:	db01      	blt.n	800b6a2 <__sfputc_r+0x16>
 800b69e:	290a      	cmp	r1, #10
 800b6a0:	d103      	bne.n	800b6aa <__sfputc_r+0x1e>
 800b6a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6a6:	f7fe bc0e 	b.w	8009ec6 <__swbuf_r>
 800b6aa:	6813      	ldr	r3, [r2, #0]
 800b6ac:	1c58      	adds	r0, r3, #1
 800b6ae:	6010      	str	r0, [r2, #0]
 800b6b0:	7019      	strb	r1, [r3, #0]
 800b6b2:	4608      	mov	r0, r1
 800b6b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6b8:	4770      	bx	lr

0800b6ba <__sfputs_r>:
 800b6ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6bc:	4606      	mov	r6, r0
 800b6be:	460f      	mov	r7, r1
 800b6c0:	4614      	mov	r4, r2
 800b6c2:	18d5      	adds	r5, r2, r3
 800b6c4:	42ac      	cmp	r4, r5
 800b6c6:	d101      	bne.n	800b6cc <__sfputs_r+0x12>
 800b6c8:	2000      	movs	r0, #0
 800b6ca:	e007      	b.n	800b6dc <__sfputs_r+0x22>
 800b6cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6d0:	463a      	mov	r2, r7
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	f7ff ffda 	bl	800b68c <__sfputc_r>
 800b6d8:	1c43      	adds	r3, r0, #1
 800b6da:	d1f3      	bne.n	800b6c4 <__sfputs_r+0xa>
 800b6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6e0 <_vfiprintf_r>:
 800b6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6e4:	460d      	mov	r5, r1
 800b6e6:	b09d      	sub	sp, #116	@ 0x74
 800b6e8:	4614      	mov	r4, r2
 800b6ea:	4698      	mov	r8, r3
 800b6ec:	4606      	mov	r6, r0
 800b6ee:	b118      	cbz	r0, 800b6f8 <_vfiprintf_r+0x18>
 800b6f0:	6a03      	ldr	r3, [r0, #32]
 800b6f2:	b90b      	cbnz	r3, 800b6f8 <_vfiprintf_r+0x18>
 800b6f4:	f7fe fafe 	bl	8009cf4 <__sinit>
 800b6f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6fa:	07d9      	lsls	r1, r3, #31
 800b6fc:	d405      	bmi.n	800b70a <_vfiprintf_r+0x2a>
 800b6fe:	89ab      	ldrh	r3, [r5, #12]
 800b700:	059a      	lsls	r2, r3, #22
 800b702:	d402      	bmi.n	800b70a <_vfiprintf_r+0x2a>
 800b704:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b706:	f7fe fcf0 	bl	800a0ea <__retarget_lock_acquire_recursive>
 800b70a:	89ab      	ldrh	r3, [r5, #12]
 800b70c:	071b      	lsls	r3, r3, #28
 800b70e:	d501      	bpl.n	800b714 <_vfiprintf_r+0x34>
 800b710:	692b      	ldr	r3, [r5, #16]
 800b712:	b99b      	cbnz	r3, 800b73c <_vfiprintf_r+0x5c>
 800b714:	4629      	mov	r1, r5
 800b716:	4630      	mov	r0, r6
 800b718:	f7fe fc14 	bl	8009f44 <__swsetup_r>
 800b71c:	b170      	cbz	r0, 800b73c <_vfiprintf_r+0x5c>
 800b71e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b720:	07dc      	lsls	r4, r3, #31
 800b722:	d504      	bpl.n	800b72e <_vfiprintf_r+0x4e>
 800b724:	f04f 30ff 	mov.w	r0, #4294967295
 800b728:	b01d      	add	sp, #116	@ 0x74
 800b72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72e:	89ab      	ldrh	r3, [r5, #12]
 800b730:	0598      	lsls	r0, r3, #22
 800b732:	d4f7      	bmi.n	800b724 <_vfiprintf_r+0x44>
 800b734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b736:	f7fe fcd9 	bl	800a0ec <__retarget_lock_release_recursive>
 800b73a:	e7f3      	b.n	800b724 <_vfiprintf_r+0x44>
 800b73c:	2300      	movs	r3, #0
 800b73e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b740:	2320      	movs	r3, #32
 800b742:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b746:	f8cd 800c 	str.w	r8, [sp, #12]
 800b74a:	2330      	movs	r3, #48	@ 0x30
 800b74c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b8fc <_vfiprintf_r+0x21c>
 800b750:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b754:	f04f 0901 	mov.w	r9, #1
 800b758:	4623      	mov	r3, r4
 800b75a:	469a      	mov	sl, r3
 800b75c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b760:	b10a      	cbz	r2, 800b766 <_vfiprintf_r+0x86>
 800b762:	2a25      	cmp	r2, #37	@ 0x25
 800b764:	d1f9      	bne.n	800b75a <_vfiprintf_r+0x7a>
 800b766:	ebba 0b04 	subs.w	fp, sl, r4
 800b76a:	d00b      	beq.n	800b784 <_vfiprintf_r+0xa4>
 800b76c:	465b      	mov	r3, fp
 800b76e:	4622      	mov	r2, r4
 800b770:	4629      	mov	r1, r5
 800b772:	4630      	mov	r0, r6
 800b774:	f7ff ffa1 	bl	800b6ba <__sfputs_r>
 800b778:	3001      	adds	r0, #1
 800b77a:	f000 80a7 	beq.w	800b8cc <_vfiprintf_r+0x1ec>
 800b77e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b780:	445a      	add	r2, fp
 800b782:	9209      	str	r2, [sp, #36]	@ 0x24
 800b784:	f89a 3000 	ldrb.w	r3, [sl]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	f000 809f 	beq.w	800b8cc <_vfiprintf_r+0x1ec>
 800b78e:	2300      	movs	r3, #0
 800b790:	f04f 32ff 	mov.w	r2, #4294967295
 800b794:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b798:	f10a 0a01 	add.w	sl, sl, #1
 800b79c:	9304      	str	r3, [sp, #16]
 800b79e:	9307      	str	r3, [sp, #28]
 800b7a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b7a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b7a6:	4654      	mov	r4, sl
 800b7a8:	2205      	movs	r2, #5
 800b7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7ae:	4853      	ldr	r0, [pc, #332]	@ (800b8fc <_vfiprintf_r+0x21c>)
 800b7b0:	f7f4 fd0e 	bl	80001d0 <memchr>
 800b7b4:	9a04      	ldr	r2, [sp, #16]
 800b7b6:	b9d8      	cbnz	r0, 800b7f0 <_vfiprintf_r+0x110>
 800b7b8:	06d1      	lsls	r1, r2, #27
 800b7ba:	bf44      	itt	mi
 800b7bc:	2320      	movmi	r3, #32
 800b7be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7c2:	0713      	lsls	r3, r2, #28
 800b7c4:	bf44      	itt	mi
 800b7c6:	232b      	movmi	r3, #43	@ 0x2b
 800b7c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b7d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7d2:	d015      	beq.n	800b800 <_vfiprintf_r+0x120>
 800b7d4:	9a07      	ldr	r2, [sp, #28]
 800b7d6:	4654      	mov	r4, sl
 800b7d8:	2000      	movs	r0, #0
 800b7da:	f04f 0c0a 	mov.w	ip, #10
 800b7de:	4621      	mov	r1, r4
 800b7e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7e4:	3b30      	subs	r3, #48	@ 0x30
 800b7e6:	2b09      	cmp	r3, #9
 800b7e8:	d94b      	bls.n	800b882 <_vfiprintf_r+0x1a2>
 800b7ea:	b1b0      	cbz	r0, 800b81a <_vfiprintf_r+0x13a>
 800b7ec:	9207      	str	r2, [sp, #28]
 800b7ee:	e014      	b.n	800b81a <_vfiprintf_r+0x13a>
 800b7f0:	eba0 0308 	sub.w	r3, r0, r8
 800b7f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	9304      	str	r3, [sp, #16]
 800b7fc:	46a2      	mov	sl, r4
 800b7fe:	e7d2      	b.n	800b7a6 <_vfiprintf_r+0xc6>
 800b800:	9b03      	ldr	r3, [sp, #12]
 800b802:	1d19      	adds	r1, r3, #4
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	9103      	str	r1, [sp, #12]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	bfbb      	ittet	lt
 800b80c:	425b      	neglt	r3, r3
 800b80e:	f042 0202 	orrlt.w	r2, r2, #2
 800b812:	9307      	strge	r3, [sp, #28]
 800b814:	9307      	strlt	r3, [sp, #28]
 800b816:	bfb8      	it	lt
 800b818:	9204      	strlt	r2, [sp, #16]
 800b81a:	7823      	ldrb	r3, [r4, #0]
 800b81c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b81e:	d10a      	bne.n	800b836 <_vfiprintf_r+0x156>
 800b820:	7863      	ldrb	r3, [r4, #1]
 800b822:	2b2a      	cmp	r3, #42	@ 0x2a
 800b824:	d132      	bne.n	800b88c <_vfiprintf_r+0x1ac>
 800b826:	9b03      	ldr	r3, [sp, #12]
 800b828:	1d1a      	adds	r2, r3, #4
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	9203      	str	r2, [sp, #12]
 800b82e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b832:	3402      	adds	r4, #2
 800b834:	9305      	str	r3, [sp, #20]
 800b836:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b90c <_vfiprintf_r+0x22c>
 800b83a:	7821      	ldrb	r1, [r4, #0]
 800b83c:	2203      	movs	r2, #3
 800b83e:	4650      	mov	r0, sl
 800b840:	f7f4 fcc6 	bl	80001d0 <memchr>
 800b844:	b138      	cbz	r0, 800b856 <_vfiprintf_r+0x176>
 800b846:	9b04      	ldr	r3, [sp, #16]
 800b848:	eba0 000a 	sub.w	r0, r0, sl
 800b84c:	2240      	movs	r2, #64	@ 0x40
 800b84e:	4082      	lsls	r2, r0
 800b850:	4313      	orrs	r3, r2
 800b852:	3401      	adds	r4, #1
 800b854:	9304      	str	r3, [sp, #16]
 800b856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b85a:	4829      	ldr	r0, [pc, #164]	@ (800b900 <_vfiprintf_r+0x220>)
 800b85c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b860:	2206      	movs	r2, #6
 800b862:	f7f4 fcb5 	bl	80001d0 <memchr>
 800b866:	2800      	cmp	r0, #0
 800b868:	d03f      	beq.n	800b8ea <_vfiprintf_r+0x20a>
 800b86a:	4b26      	ldr	r3, [pc, #152]	@ (800b904 <_vfiprintf_r+0x224>)
 800b86c:	bb1b      	cbnz	r3, 800b8b6 <_vfiprintf_r+0x1d6>
 800b86e:	9b03      	ldr	r3, [sp, #12]
 800b870:	3307      	adds	r3, #7
 800b872:	f023 0307 	bic.w	r3, r3, #7
 800b876:	3308      	adds	r3, #8
 800b878:	9303      	str	r3, [sp, #12]
 800b87a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b87c:	443b      	add	r3, r7
 800b87e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b880:	e76a      	b.n	800b758 <_vfiprintf_r+0x78>
 800b882:	fb0c 3202 	mla	r2, ip, r2, r3
 800b886:	460c      	mov	r4, r1
 800b888:	2001      	movs	r0, #1
 800b88a:	e7a8      	b.n	800b7de <_vfiprintf_r+0xfe>
 800b88c:	2300      	movs	r3, #0
 800b88e:	3401      	adds	r4, #1
 800b890:	9305      	str	r3, [sp, #20]
 800b892:	4619      	mov	r1, r3
 800b894:	f04f 0c0a 	mov.w	ip, #10
 800b898:	4620      	mov	r0, r4
 800b89a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b89e:	3a30      	subs	r2, #48	@ 0x30
 800b8a0:	2a09      	cmp	r2, #9
 800b8a2:	d903      	bls.n	800b8ac <_vfiprintf_r+0x1cc>
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d0c6      	beq.n	800b836 <_vfiprintf_r+0x156>
 800b8a8:	9105      	str	r1, [sp, #20]
 800b8aa:	e7c4      	b.n	800b836 <_vfiprintf_r+0x156>
 800b8ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	e7f0      	b.n	800b898 <_vfiprintf_r+0x1b8>
 800b8b6:	ab03      	add	r3, sp, #12
 800b8b8:	9300      	str	r3, [sp, #0]
 800b8ba:	462a      	mov	r2, r5
 800b8bc:	4b12      	ldr	r3, [pc, #72]	@ (800b908 <_vfiprintf_r+0x228>)
 800b8be:	a904      	add	r1, sp, #16
 800b8c0:	4630      	mov	r0, r6
 800b8c2:	f7fd fdd3 	bl	800946c <_printf_float>
 800b8c6:	4607      	mov	r7, r0
 800b8c8:	1c78      	adds	r0, r7, #1
 800b8ca:	d1d6      	bne.n	800b87a <_vfiprintf_r+0x19a>
 800b8cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8ce:	07d9      	lsls	r1, r3, #31
 800b8d0:	d405      	bmi.n	800b8de <_vfiprintf_r+0x1fe>
 800b8d2:	89ab      	ldrh	r3, [r5, #12]
 800b8d4:	059a      	lsls	r2, r3, #22
 800b8d6:	d402      	bmi.n	800b8de <_vfiprintf_r+0x1fe>
 800b8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8da:	f7fe fc07 	bl	800a0ec <__retarget_lock_release_recursive>
 800b8de:	89ab      	ldrh	r3, [r5, #12]
 800b8e0:	065b      	lsls	r3, r3, #25
 800b8e2:	f53f af1f 	bmi.w	800b724 <_vfiprintf_r+0x44>
 800b8e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8e8:	e71e      	b.n	800b728 <_vfiprintf_r+0x48>
 800b8ea:	ab03      	add	r3, sp, #12
 800b8ec:	9300      	str	r3, [sp, #0]
 800b8ee:	462a      	mov	r2, r5
 800b8f0:	4b05      	ldr	r3, [pc, #20]	@ (800b908 <_vfiprintf_r+0x228>)
 800b8f2:	a904      	add	r1, sp, #16
 800b8f4:	4630      	mov	r0, r6
 800b8f6:	f7fe f851 	bl	800999c <_printf_i>
 800b8fa:	e7e4      	b.n	800b8c6 <_vfiprintf_r+0x1e6>
 800b8fc:	0800cf18 	.word	0x0800cf18
 800b900:	0800cf22 	.word	0x0800cf22
 800b904:	0800946d 	.word	0x0800946d
 800b908:	0800b6bb 	.word	0x0800b6bb
 800b90c:	0800cf1e 	.word	0x0800cf1e

0800b910 <__sflush_r>:
 800b910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b918:	0716      	lsls	r6, r2, #28
 800b91a:	4605      	mov	r5, r0
 800b91c:	460c      	mov	r4, r1
 800b91e:	d454      	bmi.n	800b9ca <__sflush_r+0xba>
 800b920:	684b      	ldr	r3, [r1, #4]
 800b922:	2b00      	cmp	r3, #0
 800b924:	dc02      	bgt.n	800b92c <__sflush_r+0x1c>
 800b926:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b928:	2b00      	cmp	r3, #0
 800b92a:	dd48      	ble.n	800b9be <__sflush_r+0xae>
 800b92c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b92e:	2e00      	cmp	r6, #0
 800b930:	d045      	beq.n	800b9be <__sflush_r+0xae>
 800b932:	2300      	movs	r3, #0
 800b934:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b938:	682f      	ldr	r7, [r5, #0]
 800b93a:	6a21      	ldr	r1, [r4, #32]
 800b93c:	602b      	str	r3, [r5, #0]
 800b93e:	d030      	beq.n	800b9a2 <__sflush_r+0x92>
 800b940:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	0759      	lsls	r1, r3, #29
 800b946:	d505      	bpl.n	800b954 <__sflush_r+0x44>
 800b948:	6863      	ldr	r3, [r4, #4]
 800b94a:	1ad2      	subs	r2, r2, r3
 800b94c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b94e:	b10b      	cbz	r3, 800b954 <__sflush_r+0x44>
 800b950:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b952:	1ad2      	subs	r2, r2, r3
 800b954:	2300      	movs	r3, #0
 800b956:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b958:	6a21      	ldr	r1, [r4, #32]
 800b95a:	4628      	mov	r0, r5
 800b95c:	47b0      	blx	r6
 800b95e:	1c43      	adds	r3, r0, #1
 800b960:	89a3      	ldrh	r3, [r4, #12]
 800b962:	d106      	bne.n	800b972 <__sflush_r+0x62>
 800b964:	6829      	ldr	r1, [r5, #0]
 800b966:	291d      	cmp	r1, #29
 800b968:	d82b      	bhi.n	800b9c2 <__sflush_r+0xb2>
 800b96a:	4a2a      	ldr	r2, [pc, #168]	@ (800ba14 <__sflush_r+0x104>)
 800b96c:	410a      	asrs	r2, r1
 800b96e:	07d6      	lsls	r6, r2, #31
 800b970:	d427      	bmi.n	800b9c2 <__sflush_r+0xb2>
 800b972:	2200      	movs	r2, #0
 800b974:	6062      	str	r2, [r4, #4]
 800b976:	04d9      	lsls	r1, r3, #19
 800b978:	6922      	ldr	r2, [r4, #16]
 800b97a:	6022      	str	r2, [r4, #0]
 800b97c:	d504      	bpl.n	800b988 <__sflush_r+0x78>
 800b97e:	1c42      	adds	r2, r0, #1
 800b980:	d101      	bne.n	800b986 <__sflush_r+0x76>
 800b982:	682b      	ldr	r3, [r5, #0]
 800b984:	b903      	cbnz	r3, 800b988 <__sflush_r+0x78>
 800b986:	6560      	str	r0, [r4, #84]	@ 0x54
 800b988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b98a:	602f      	str	r7, [r5, #0]
 800b98c:	b1b9      	cbz	r1, 800b9be <__sflush_r+0xae>
 800b98e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b992:	4299      	cmp	r1, r3
 800b994:	d002      	beq.n	800b99c <__sflush_r+0x8c>
 800b996:	4628      	mov	r0, r5
 800b998:	f7ff f9f6 	bl	800ad88 <_free_r>
 800b99c:	2300      	movs	r3, #0
 800b99e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9a0:	e00d      	b.n	800b9be <__sflush_r+0xae>
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	47b0      	blx	r6
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	1c50      	adds	r0, r2, #1
 800b9ac:	d1c9      	bne.n	800b942 <__sflush_r+0x32>
 800b9ae:	682b      	ldr	r3, [r5, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d0c6      	beq.n	800b942 <__sflush_r+0x32>
 800b9b4:	2b1d      	cmp	r3, #29
 800b9b6:	d001      	beq.n	800b9bc <__sflush_r+0xac>
 800b9b8:	2b16      	cmp	r3, #22
 800b9ba:	d11e      	bne.n	800b9fa <__sflush_r+0xea>
 800b9bc:	602f      	str	r7, [r5, #0]
 800b9be:	2000      	movs	r0, #0
 800b9c0:	e022      	b.n	800ba08 <__sflush_r+0xf8>
 800b9c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9c6:	b21b      	sxth	r3, r3
 800b9c8:	e01b      	b.n	800ba02 <__sflush_r+0xf2>
 800b9ca:	690f      	ldr	r7, [r1, #16]
 800b9cc:	2f00      	cmp	r7, #0
 800b9ce:	d0f6      	beq.n	800b9be <__sflush_r+0xae>
 800b9d0:	0793      	lsls	r3, r2, #30
 800b9d2:	680e      	ldr	r6, [r1, #0]
 800b9d4:	bf08      	it	eq
 800b9d6:	694b      	ldreq	r3, [r1, #20]
 800b9d8:	600f      	str	r7, [r1, #0]
 800b9da:	bf18      	it	ne
 800b9dc:	2300      	movne	r3, #0
 800b9de:	eba6 0807 	sub.w	r8, r6, r7
 800b9e2:	608b      	str	r3, [r1, #8]
 800b9e4:	f1b8 0f00 	cmp.w	r8, #0
 800b9e8:	dde9      	ble.n	800b9be <__sflush_r+0xae>
 800b9ea:	6a21      	ldr	r1, [r4, #32]
 800b9ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b9ee:	4643      	mov	r3, r8
 800b9f0:	463a      	mov	r2, r7
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	47b0      	blx	r6
 800b9f6:	2800      	cmp	r0, #0
 800b9f8:	dc08      	bgt.n	800ba0c <__sflush_r+0xfc>
 800b9fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba02:	81a3      	strh	r3, [r4, #12]
 800ba04:	f04f 30ff 	mov.w	r0, #4294967295
 800ba08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba0c:	4407      	add	r7, r0
 800ba0e:	eba8 0800 	sub.w	r8, r8, r0
 800ba12:	e7e7      	b.n	800b9e4 <__sflush_r+0xd4>
 800ba14:	dfbffffe 	.word	0xdfbffffe

0800ba18 <_fflush_r>:
 800ba18:	b538      	push	{r3, r4, r5, lr}
 800ba1a:	690b      	ldr	r3, [r1, #16]
 800ba1c:	4605      	mov	r5, r0
 800ba1e:	460c      	mov	r4, r1
 800ba20:	b913      	cbnz	r3, 800ba28 <_fflush_r+0x10>
 800ba22:	2500      	movs	r5, #0
 800ba24:	4628      	mov	r0, r5
 800ba26:	bd38      	pop	{r3, r4, r5, pc}
 800ba28:	b118      	cbz	r0, 800ba32 <_fflush_r+0x1a>
 800ba2a:	6a03      	ldr	r3, [r0, #32]
 800ba2c:	b90b      	cbnz	r3, 800ba32 <_fflush_r+0x1a>
 800ba2e:	f7fe f961 	bl	8009cf4 <__sinit>
 800ba32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d0f3      	beq.n	800ba22 <_fflush_r+0xa>
 800ba3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ba3c:	07d0      	lsls	r0, r2, #31
 800ba3e:	d404      	bmi.n	800ba4a <_fflush_r+0x32>
 800ba40:	0599      	lsls	r1, r3, #22
 800ba42:	d402      	bmi.n	800ba4a <_fflush_r+0x32>
 800ba44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba46:	f7fe fb50 	bl	800a0ea <__retarget_lock_acquire_recursive>
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	4621      	mov	r1, r4
 800ba4e:	f7ff ff5f 	bl	800b910 <__sflush_r>
 800ba52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba54:	07da      	lsls	r2, r3, #31
 800ba56:	4605      	mov	r5, r0
 800ba58:	d4e4      	bmi.n	800ba24 <_fflush_r+0xc>
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	059b      	lsls	r3, r3, #22
 800ba5e:	d4e1      	bmi.n	800ba24 <_fflush_r+0xc>
 800ba60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba62:	f7fe fb43 	bl	800a0ec <__retarget_lock_release_recursive>
 800ba66:	e7dd      	b.n	800ba24 <_fflush_r+0xc>

0800ba68 <__swhatbuf_r>:
 800ba68:	b570      	push	{r4, r5, r6, lr}
 800ba6a:	460c      	mov	r4, r1
 800ba6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba70:	2900      	cmp	r1, #0
 800ba72:	b096      	sub	sp, #88	@ 0x58
 800ba74:	4615      	mov	r5, r2
 800ba76:	461e      	mov	r6, r3
 800ba78:	da0d      	bge.n	800ba96 <__swhatbuf_r+0x2e>
 800ba7a:	89a3      	ldrh	r3, [r4, #12]
 800ba7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ba80:	f04f 0100 	mov.w	r1, #0
 800ba84:	bf14      	ite	ne
 800ba86:	2340      	movne	r3, #64	@ 0x40
 800ba88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	6031      	str	r1, [r6, #0]
 800ba90:	602b      	str	r3, [r5, #0]
 800ba92:	b016      	add	sp, #88	@ 0x58
 800ba94:	bd70      	pop	{r4, r5, r6, pc}
 800ba96:	466a      	mov	r2, sp
 800ba98:	f000 f848 	bl	800bb2c <_fstat_r>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	dbec      	blt.n	800ba7a <__swhatbuf_r+0x12>
 800baa0:	9901      	ldr	r1, [sp, #4]
 800baa2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800baa6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800baaa:	4259      	negs	r1, r3
 800baac:	4159      	adcs	r1, r3
 800baae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bab2:	e7eb      	b.n	800ba8c <__swhatbuf_r+0x24>

0800bab4 <__smakebuf_r>:
 800bab4:	898b      	ldrh	r3, [r1, #12]
 800bab6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bab8:	079d      	lsls	r5, r3, #30
 800baba:	4606      	mov	r6, r0
 800babc:	460c      	mov	r4, r1
 800babe:	d507      	bpl.n	800bad0 <__smakebuf_r+0x1c>
 800bac0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bac4:	6023      	str	r3, [r4, #0]
 800bac6:	6123      	str	r3, [r4, #16]
 800bac8:	2301      	movs	r3, #1
 800baca:	6163      	str	r3, [r4, #20]
 800bacc:	b003      	add	sp, #12
 800bace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bad0:	ab01      	add	r3, sp, #4
 800bad2:	466a      	mov	r2, sp
 800bad4:	f7ff ffc8 	bl	800ba68 <__swhatbuf_r>
 800bad8:	9f00      	ldr	r7, [sp, #0]
 800bada:	4605      	mov	r5, r0
 800badc:	4639      	mov	r1, r7
 800bade:	4630      	mov	r0, r6
 800bae0:	f7ff f9c6 	bl	800ae70 <_malloc_r>
 800bae4:	b948      	cbnz	r0, 800bafa <__smakebuf_r+0x46>
 800bae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baea:	059a      	lsls	r2, r3, #22
 800baec:	d4ee      	bmi.n	800bacc <__smakebuf_r+0x18>
 800baee:	f023 0303 	bic.w	r3, r3, #3
 800baf2:	f043 0302 	orr.w	r3, r3, #2
 800baf6:	81a3      	strh	r3, [r4, #12]
 800baf8:	e7e2      	b.n	800bac0 <__smakebuf_r+0xc>
 800bafa:	89a3      	ldrh	r3, [r4, #12]
 800bafc:	6020      	str	r0, [r4, #0]
 800bafe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb02:	81a3      	strh	r3, [r4, #12]
 800bb04:	9b01      	ldr	r3, [sp, #4]
 800bb06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb0a:	b15b      	cbz	r3, 800bb24 <__smakebuf_r+0x70>
 800bb0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb10:	4630      	mov	r0, r6
 800bb12:	f000 f81d 	bl	800bb50 <_isatty_r>
 800bb16:	b128      	cbz	r0, 800bb24 <__smakebuf_r+0x70>
 800bb18:	89a3      	ldrh	r3, [r4, #12]
 800bb1a:	f023 0303 	bic.w	r3, r3, #3
 800bb1e:	f043 0301 	orr.w	r3, r3, #1
 800bb22:	81a3      	strh	r3, [r4, #12]
 800bb24:	89a3      	ldrh	r3, [r4, #12]
 800bb26:	431d      	orrs	r5, r3
 800bb28:	81a5      	strh	r5, [r4, #12]
 800bb2a:	e7cf      	b.n	800bacc <__smakebuf_r+0x18>

0800bb2c <_fstat_r>:
 800bb2c:	b538      	push	{r3, r4, r5, lr}
 800bb2e:	4d07      	ldr	r5, [pc, #28]	@ (800bb4c <_fstat_r+0x20>)
 800bb30:	2300      	movs	r3, #0
 800bb32:	4604      	mov	r4, r0
 800bb34:	4608      	mov	r0, r1
 800bb36:	4611      	mov	r1, r2
 800bb38:	602b      	str	r3, [r5, #0]
 800bb3a:	f7f8 fab1 	bl	80040a0 <_fstat>
 800bb3e:	1c43      	adds	r3, r0, #1
 800bb40:	d102      	bne.n	800bb48 <_fstat_r+0x1c>
 800bb42:	682b      	ldr	r3, [r5, #0]
 800bb44:	b103      	cbz	r3, 800bb48 <_fstat_r+0x1c>
 800bb46:	6023      	str	r3, [r4, #0]
 800bb48:	bd38      	pop	{r3, r4, r5, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20000808 	.word	0x20000808

0800bb50 <_isatty_r>:
 800bb50:	b538      	push	{r3, r4, r5, lr}
 800bb52:	4d06      	ldr	r5, [pc, #24]	@ (800bb6c <_isatty_r+0x1c>)
 800bb54:	2300      	movs	r3, #0
 800bb56:	4604      	mov	r4, r0
 800bb58:	4608      	mov	r0, r1
 800bb5a:	602b      	str	r3, [r5, #0]
 800bb5c:	f7f8 fab0 	bl	80040c0 <_isatty>
 800bb60:	1c43      	adds	r3, r0, #1
 800bb62:	d102      	bne.n	800bb6a <_isatty_r+0x1a>
 800bb64:	682b      	ldr	r3, [r5, #0]
 800bb66:	b103      	cbz	r3, 800bb6a <_isatty_r+0x1a>
 800bb68:	6023      	str	r3, [r4, #0]
 800bb6a:	bd38      	pop	{r3, r4, r5, pc}
 800bb6c:	20000808 	.word	0x20000808

0800bb70 <_sbrk_r>:
 800bb70:	b538      	push	{r3, r4, r5, lr}
 800bb72:	4d06      	ldr	r5, [pc, #24]	@ (800bb8c <_sbrk_r+0x1c>)
 800bb74:	2300      	movs	r3, #0
 800bb76:	4604      	mov	r4, r0
 800bb78:	4608      	mov	r0, r1
 800bb7a:	602b      	str	r3, [r5, #0]
 800bb7c:	f7f8 fab8 	bl	80040f0 <_sbrk>
 800bb80:	1c43      	adds	r3, r0, #1
 800bb82:	d102      	bne.n	800bb8a <_sbrk_r+0x1a>
 800bb84:	682b      	ldr	r3, [r5, #0]
 800bb86:	b103      	cbz	r3, 800bb8a <_sbrk_r+0x1a>
 800bb88:	6023      	str	r3, [r4, #0]
 800bb8a:	bd38      	pop	{r3, r4, r5, pc}
 800bb8c:	20000808 	.word	0x20000808

0800bb90 <memcpy>:
 800bb90:	440a      	add	r2, r1
 800bb92:	4291      	cmp	r1, r2
 800bb94:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb98:	d100      	bne.n	800bb9c <memcpy+0xc>
 800bb9a:	4770      	bx	lr
 800bb9c:	b510      	push	{r4, lr}
 800bb9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bba2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bba6:	4291      	cmp	r1, r2
 800bba8:	d1f9      	bne.n	800bb9e <memcpy+0xe>
 800bbaa:	bd10      	pop	{r4, pc}

0800bbac <__assert_func>:
 800bbac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbae:	4614      	mov	r4, r2
 800bbb0:	461a      	mov	r2, r3
 800bbb2:	4b09      	ldr	r3, [pc, #36]	@ (800bbd8 <__assert_func+0x2c>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	68d8      	ldr	r0, [r3, #12]
 800bbba:	b954      	cbnz	r4, 800bbd2 <__assert_func+0x26>
 800bbbc:	4b07      	ldr	r3, [pc, #28]	@ (800bbdc <__assert_func+0x30>)
 800bbbe:	461c      	mov	r4, r3
 800bbc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbc4:	9100      	str	r1, [sp, #0]
 800bbc6:	462b      	mov	r3, r5
 800bbc8:	4905      	ldr	r1, [pc, #20]	@ (800bbe0 <__assert_func+0x34>)
 800bbca:	f000 f841 	bl	800bc50 <fiprintf>
 800bbce:	f000 f851 	bl	800bc74 <abort>
 800bbd2:	4b04      	ldr	r3, [pc, #16]	@ (800bbe4 <__assert_func+0x38>)
 800bbd4:	e7f4      	b.n	800bbc0 <__assert_func+0x14>
 800bbd6:	bf00      	nop
 800bbd8:	2000001c 	.word	0x2000001c
 800bbdc:	0800cf6e 	.word	0x0800cf6e
 800bbe0:	0800cf40 	.word	0x0800cf40
 800bbe4:	0800cf33 	.word	0x0800cf33

0800bbe8 <_calloc_r>:
 800bbe8:	b570      	push	{r4, r5, r6, lr}
 800bbea:	fba1 5402 	umull	r5, r4, r1, r2
 800bbee:	b93c      	cbnz	r4, 800bc00 <_calloc_r+0x18>
 800bbf0:	4629      	mov	r1, r5
 800bbf2:	f7ff f93d 	bl	800ae70 <_malloc_r>
 800bbf6:	4606      	mov	r6, r0
 800bbf8:	b928      	cbnz	r0, 800bc06 <_calloc_r+0x1e>
 800bbfa:	2600      	movs	r6, #0
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	bd70      	pop	{r4, r5, r6, pc}
 800bc00:	220c      	movs	r2, #12
 800bc02:	6002      	str	r2, [r0, #0]
 800bc04:	e7f9      	b.n	800bbfa <_calloc_r+0x12>
 800bc06:	462a      	mov	r2, r5
 800bc08:	4621      	mov	r1, r4
 800bc0a:	f7fe f9f1 	bl	8009ff0 <memset>
 800bc0e:	e7f5      	b.n	800bbfc <_calloc_r+0x14>

0800bc10 <__ascii_mbtowc>:
 800bc10:	b082      	sub	sp, #8
 800bc12:	b901      	cbnz	r1, 800bc16 <__ascii_mbtowc+0x6>
 800bc14:	a901      	add	r1, sp, #4
 800bc16:	b142      	cbz	r2, 800bc2a <__ascii_mbtowc+0x1a>
 800bc18:	b14b      	cbz	r3, 800bc2e <__ascii_mbtowc+0x1e>
 800bc1a:	7813      	ldrb	r3, [r2, #0]
 800bc1c:	600b      	str	r3, [r1, #0]
 800bc1e:	7812      	ldrb	r2, [r2, #0]
 800bc20:	1e10      	subs	r0, r2, #0
 800bc22:	bf18      	it	ne
 800bc24:	2001      	movne	r0, #1
 800bc26:	b002      	add	sp, #8
 800bc28:	4770      	bx	lr
 800bc2a:	4610      	mov	r0, r2
 800bc2c:	e7fb      	b.n	800bc26 <__ascii_mbtowc+0x16>
 800bc2e:	f06f 0001 	mvn.w	r0, #1
 800bc32:	e7f8      	b.n	800bc26 <__ascii_mbtowc+0x16>

0800bc34 <__ascii_wctomb>:
 800bc34:	4603      	mov	r3, r0
 800bc36:	4608      	mov	r0, r1
 800bc38:	b141      	cbz	r1, 800bc4c <__ascii_wctomb+0x18>
 800bc3a:	2aff      	cmp	r2, #255	@ 0xff
 800bc3c:	d904      	bls.n	800bc48 <__ascii_wctomb+0x14>
 800bc3e:	228a      	movs	r2, #138	@ 0x8a
 800bc40:	601a      	str	r2, [r3, #0]
 800bc42:	f04f 30ff 	mov.w	r0, #4294967295
 800bc46:	4770      	bx	lr
 800bc48:	700a      	strb	r2, [r1, #0]
 800bc4a:	2001      	movs	r0, #1
 800bc4c:	4770      	bx	lr
	...

0800bc50 <fiprintf>:
 800bc50:	b40e      	push	{r1, r2, r3}
 800bc52:	b503      	push	{r0, r1, lr}
 800bc54:	4601      	mov	r1, r0
 800bc56:	ab03      	add	r3, sp, #12
 800bc58:	4805      	ldr	r0, [pc, #20]	@ (800bc70 <fiprintf+0x20>)
 800bc5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc5e:	6800      	ldr	r0, [r0, #0]
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	f7ff fd3d 	bl	800b6e0 <_vfiprintf_r>
 800bc66:	b002      	add	sp, #8
 800bc68:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc6c:	b003      	add	sp, #12
 800bc6e:	4770      	bx	lr
 800bc70:	2000001c 	.word	0x2000001c

0800bc74 <abort>:
 800bc74:	b508      	push	{r3, lr}
 800bc76:	2006      	movs	r0, #6
 800bc78:	f000 f82c 	bl	800bcd4 <raise>
 800bc7c:	2001      	movs	r0, #1
 800bc7e:	f7f8 f9db 	bl	8004038 <_exit>

0800bc82 <_raise_r>:
 800bc82:	291f      	cmp	r1, #31
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	4605      	mov	r5, r0
 800bc88:	460c      	mov	r4, r1
 800bc8a:	d904      	bls.n	800bc96 <_raise_r+0x14>
 800bc8c:	2316      	movs	r3, #22
 800bc8e:	6003      	str	r3, [r0, #0]
 800bc90:	f04f 30ff 	mov.w	r0, #4294967295
 800bc94:	bd38      	pop	{r3, r4, r5, pc}
 800bc96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bc98:	b112      	cbz	r2, 800bca0 <_raise_r+0x1e>
 800bc9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc9e:	b94b      	cbnz	r3, 800bcb4 <_raise_r+0x32>
 800bca0:	4628      	mov	r0, r5
 800bca2:	f000 f831 	bl	800bd08 <_getpid_r>
 800bca6:	4622      	mov	r2, r4
 800bca8:	4601      	mov	r1, r0
 800bcaa:	4628      	mov	r0, r5
 800bcac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcb0:	f000 b818 	b.w	800bce4 <_kill_r>
 800bcb4:	2b01      	cmp	r3, #1
 800bcb6:	d00a      	beq.n	800bcce <_raise_r+0x4c>
 800bcb8:	1c59      	adds	r1, r3, #1
 800bcba:	d103      	bne.n	800bcc4 <_raise_r+0x42>
 800bcbc:	2316      	movs	r3, #22
 800bcbe:	6003      	str	r3, [r0, #0]
 800bcc0:	2001      	movs	r0, #1
 800bcc2:	e7e7      	b.n	800bc94 <_raise_r+0x12>
 800bcc4:	2100      	movs	r1, #0
 800bcc6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bcca:	4620      	mov	r0, r4
 800bccc:	4798      	blx	r3
 800bcce:	2000      	movs	r0, #0
 800bcd0:	e7e0      	b.n	800bc94 <_raise_r+0x12>
	...

0800bcd4 <raise>:
 800bcd4:	4b02      	ldr	r3, [pc, #8]	@ (800bce0 <raise+0xc>)
 800bcd6:	4601      	mov	r1, r0
 800bcd8:	6818      	ldr	r0, [r3, #0]
 800bcda:	f7ff bfd2 	b.w	800bc82 <_raise_r>
 800bcde:	bf00      	nop
 800bce0:	2000001c 	.word	0x2000001c

0800bce4 <_kill_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4d07      	ldr	r5, [pc, #28]	@ (800bd04 <_kill_r+0x20>)
 800bce8:	2300      	movs	r3, #0
 800bcea:	4604      	mov	r4, r0
 800bcec:	4608      	mov	r0, r1
 800bcee:	4611      	mov	r1, r2
 800bcf0:	602b      	str	r3, [r5, #0]
 800bcf2:	f7f8 f991 	bl	8004018 <_kill>
 800bcf6:	1c43      	adds	r3, r0, #1
 800bcf8:	d102      	bne.n	800bd00 <_kill_r+0x1c>
 800bcfa:	682b      	ldr	r3, [r5, #0]
 800bcfc:	b103      	cbz	r3, 800bd00 <_kill_r+0x1c>
 800bcfe:	6023      	str	r3, [r4, #0]
 800bd00:	bd38      	pop	{r3, r4, r5, pc}
 800bd02:	bf00      	nop
 800bd04:	20000808 	.word	0x20000808

0800bd08 <_getpid_r>:
 800bd08:	f7f8 b97e 	b.w	8004008 <_getpid>

0800bd0c <asinf>:
 800bd0c:	b508      	push	{r3, lr}
 800bd0e:	ed2d 8b02 	vpush	{d8}
 800bd12:	eeb0 8a40 	vmov.f32	s16, s0
 800bd16:	f000 f895 	bl	800be44 <__ieee754_asinf>
 800bd1a:	eeb4 8a48 	vcmp.f32	s16, s16
 800bd1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd22:	eef0 8a40 	vmov.f32	s17, s0
 800bd26:	d615      	bvs.n	800bd54 <asinf+0x48>
 800bd28:	eeb0 0a48 	vmov.f32	s0, s16
 800bd2c:	f000 f873 	bl	800be16 <fabsf>
 800bd30:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bd34:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800bd38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd3c:	dd0a      	ble.n	800bd54 <asinf+0x48>
 800bd3e:	f7fe f9a9 	bl	800a094 <__errno>
 800bd42:	ecbd 8b02 	vpop	{d8}
 800bd46:	2321      	movs	r3, #33	@ 0x21
 800bd48:	6003      	str	r3, [r0, #0]
 800bd4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800bd4e:	4804      	ldr	r0, [pc, #16]	@ (800bd60 <asinf+0x54>)
 800bd50:	f000 b872 	b.w	800be38 <nanf>
 800bd54:	eeb0 0a68 	vmov.f32	s0, s17
 800bd58:	ecbd 8b02 	vpop	{d8}
 800bd5c:	bd08      	pop	{r3, pc}
 800bd5e:	bf00      	nop
 800bd60:	0800cf6e 	.word	0x0800cf6e

0800bd64 <atan2f>:
 800bd64:	f000 b954 	b.w	800c010 <__ieee754_atan2f>

0800bd68 <powf>:
 800bd68:	b508      	push	{r3, lr}
 800bd6a:	ed2d 8b04 	vpush	{d8-d9}
 800bd6e:	eeb0 8a60 	vmov.f32	s16, s1
 800bd72:	eeb0 9a40 	vmov.f32	s18, s0
 800bd76:	f000 f9eb 	bl	800c150 <__ieee754_powf>
 800bd7a:	eeb4 8a48 	vcmp.f32	s16, s16
 800bd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd82:	eef0 8a40 	vmov.f32	s17, s0
 800bd86:	d63e      	bvs.n	800be06 <powf+0x9e>
 800bd88:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800bd8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd90:	d112      	bne.n	800bdb8 <powf+0x50>
 800bd92:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bd96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd9a:	d039      	beq.n	800be10 <powf+0xa8>
 800bd9c:	eeb0 0a48 	vmov.f32	s0, s16
 800bda0:	f000 f840 	bl	800be24 <finitef>
 800bda4:	b378      	cbz	r0, 800be06 <powf+0x9e>
 800bda6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdae:	d52a      	bpl.n	800be06 <powf+0x9e>
 800bdb0:	f7fe f970 	bl	800a094 <__errno>
 800bdb4:	2322      	movs	r3, #34	@ 0x22
 800bdb6:	e014      	b.n	800bde2 <powf+0x7a>
 800bdb8:	f000 f834 	bl	800be24 <finitef>
 800bdbc:	b998      	cbnz	r0, 800bde6 <powf+0x7e>
 800bdbe:	eeb0 0a49 	vmov.f32	s0, s18
 800bdc2:	f000 f82f 	bl	800be24 <finitef>
 800bdc6:	b170      	cbz	r0, 800bde6 <powf+0x7e>
 800bdc8:	eeb0 0a48 	vmov.f32	s0, s16
 800bdcc:	f000 f82a 	bl	800be24 <finitef>
 800bdd0:	b148      	cbz	r0, 800bde6 <powf+0x7e>
 800bdd2:	eef4 8a68 	vcmp.f32	s17, s17
 800bdd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdda:	d7e9      	bvc.n	800bdb0 <powf+0x48>
 800bddc:	f7fe f95a 	bl	800a094 <__errno>
 800bde0:	2321      	movs	r3, #33	@ 0x21
 800bde2:	6003      	str	r3, [r0, #0]
 800bde4:	e00f      	b.n	800be06 <powf+0x9e>
 800bde6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800bdea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdee:	d10a      	bne.n	800be06 <powf+0x9e>
 800bdf0:	eeb0 0a49 	vmov.f32	s0, s18
 800bdf4:	f000 f816 	bl	800be24 <finitef>
 800bdf8:	b128      	cbz	r0, 800be06 <powf+0x9e>
 800bdfa:	eeb0 0a48 	vmov.f32	s0, s16
 800bdfe:	f000 f811 	bl	800be24 <finitef>
 800be02:	2800      	cmp	r0, #0
 800be04:	d1d4      	bne.n	800bdb0 <powf+0x48>
 800be06:	eeb0 0a68 	vmov.f32	s0, s17
 800be0a:	ecbd 8b04 	vpop	{d8-d9}
 800be0e:	bd08      	pop	{r3, pc}
 800be10:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800be14:	e7f7      	b.n	800be06 <powf+0x9e>

0800be16 <fabsf>:
 800be16:	ee10 3a10 	vmov	r3, s0
 800be1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be1e:	ee00 3a10 	vmov	s0, r3
 800be22:	4770      	bx	lr

0800be24 <finitef>:
 800be24:	ee10 3a10 	vmov	r3, s0
 800be28:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800be2c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800be30:	bfac      	ite	ge
 800be32:	2000      	movge	r0, #0
 800be34:	2001      	movlt	r0, #1
 800be36:	4770      	bx	lr

0800be38 <nanf>:
 800be38:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800be40 <nanf+0x8>
 800be3c:	4770      	bx	lr
 800be3e:	bf00      	nop
 800be40:	7fc00000 	.word	0x7fc00000

0800be44 <__ieee754_asinf>:
 800be44:	b538      	push	{r3, r4, r5, lr}
 800be46:	ee10 5a10 	vmov	r5, s0
 800be4a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800be4e:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800be52:	ed2d 8b04 	vpush	{d8-d9}
 800be56:	d10c      	bne.n	800be72 <__ieee754_asinf+0x2e>
 800be58:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800bfd0 <__ieee754_asinf+0x18c>
 800be5c:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800bfd4 <__ieee754_asinf+0x190>
 800be60:	ee60 7a27 	vmul.f32	s15, s0, s15
 800be64:	eee0 7a07 	vfma.f32	s15, s0, s14
 800be68:	eeb0 0a67 	vmov.f32	s0, s15
 800be6c:	ecbd 8b04 	vpop	{d8-d9}
 800be70:	bd38      	pop	{r3, r4, r5, pc}
 800be72:	d904      	bls.n	800be7e <__ieee754_asinf+0x3a>
 800be74:	ee70 7a40 	vsub.f32	s15, s0, s0
 800be78:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800be7c:	e7f6      	b.n	800be6c <__ieee754_asinf+0x28>
 800be7e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800be82:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800be86:	d20b      	bcs.n	800bea0 <__ieee754_asinf+0x5c>
 800be88:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800be8c:	d252      	bcs.n	800bf34 <__ieee754_asinf+0xf0>
 800be8e:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800bfd8 <__ieee754_asinf+0x194>
 800be92:	ee70 7a27 	vadd.f32	s15, s0, s15
 800be96:	eef4 7ae8 	vcmpe.f32	s15, s17
 800be9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be9e:	dce5      	bgt.n	800be6c <__ieee754_asinf+0x28>
 800bea0:	f7ff ffb9 	bl	800be16 <fabsf>
 800bea4:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800bea8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800beac:	ee28 8a27 	vmul.f32	s16, s16, s15
 800beb0:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800bfdc <__ieee754_asinf+0x198>
 800beb4:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800bfe0 <__ieee754_asinf+0x19c>
 800beb8:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800bfe4 <__ieee754_asinf+0x1a0>
 800bebc:	eea8 7a27 	vfma.f32	s14, s16, s15
 800bec0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800bfe8 <__ieee754_asinf+0x1a4>
 800bec4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800bec8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800bfec <__ieee754_asinf+0x1a8>
 800becc:	eea7 7a88 	vfma.f32	s14, s15, s16
 800bed0:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800bff0 <__ieee754_asinf+0x1ac>
 800bed4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800bed8:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800bff4 <__ieee754_asinf+0x1b0>
 800bedc:	eea7 9a88 	vfma.f32	s18, s15, s16
 800bee0:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800bff8 <__ieee754_asinf+0x1b4>
 800bee4:	eee8 7a07 	vfma.f32	s15, s16, s14
 800bee8:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800bffc <__ieee754_asinf+0x1b8>
 800beec:	eea7 7a88 	vfma.f32	s14, s15, s16
 800bef0:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800c000 <__ieee754_asinf+0x1bc>
 800bef4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800bef8:	eeb0 0a48 	vmov.f32	s0, s16
 800befc:	eee7 8a88 	vfma.f32	s17, s15, s16
 800bf00:	f000 fd56 	bl	800c9b0 <__ieee754_sqrtf>
 800bf04:	4b3f      	ldr	r3, [pc, #252]	@ (800c004 <__ieee754_asinf+0x1c0>)
 800bf06:	ee29 9a08 	vmul.f32	s18, s18, s16
 800bf0a:	429c      	cmp	r4, r3
 800bf0c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800bf10:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800bf14:	d93d      	bls.n	800bf92 <__ieee754_asinf+0x14e>
 800bf16:	eea0 0a06 	vfma.f32	s0, s0, s12
 800bf1a:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800c008 <__ieee754_asinf+0x1c4>
 800bf1e:	eee0 7a26 	vfma.f32	s15, s0, s13
 800bf22:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800bfd4 <__ieee754_asinf+0x190>
 800bf26:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bf2a:	2d00      	cmp	r5, #0
 800bf2c:	bfd8      	it	le
 800bf2e:	eeb1 0a40 	vnegle.f32	s0, s0
 800bf32:	e79b      	b.n	800be6c <__ieee754_asinf+0x28>
 800bf34:	ee60 7a00 	vmul.f32	s15, s0, s0
 800bf38:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800bfe0 <__ieee754_asinf+0x19c>
 800bf3c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800bfdc <__ieee754_asinf+0x198>
 800bf40:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800bff4 <__ieee754_asinf+0x1b0>
 800bf44:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800bf48:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800bfe8 <__ieee754_asinf+0x1a4>
 800bf4c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bf50:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800bfec <__ieee754_asinf+0x1a8>
 800bf54:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bf58:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800bff0 <__ieee754_asinf+0x1ac>
 800bf5c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bf60:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800bfe4 <__ieee754_asinf+0x1a0>
 800bf64:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bf68:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800bff8 <__ieee754_asinf+0x1b4>
 800bf6c:	eee7 6a86 	vfma.f32	s13, s15, s12
 800bf70:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800bffc <__ieee754_asinf+0x1b8>
 800bf74:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800bf78:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800c000 <__ieee754_asinf+0x1bc>
 800bf7c:	eee6 6a27 	vfma.f32	s13, s12, s15
 800bf80:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf84:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800bf88:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800bf8c:	eea0 0a27 	vfma.f32	s0, s0, s15
 800bf90:	e76c      	b.n	800be6c <__ieee754_asinf+0x28>
 800bf92:	ee10 3a10 	vmov	r3, s0
 800bf96:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bf9a:	f023 030f 	bic.w	r3, r3, #15
 800bf9e:	ee07 3a10 	vmov	s14, r3
 800bfa2:	eea7 8a47 	vfms.f32	s16, s14, s14
 800bfa6:	ee70 5a00 	vadd.f32	s11, s0, s0
 800bfaa:	ee30 0a07 	vadd.f32	s0, s0, s14
 800bfae:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800bfd0 <__ieee754_asinf+0x18c>
 800bfb2:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800bfb6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800c00c <__ieee754_asinf+0x1c8>
 800bfba:	eee5 7a66 	vfms.f32	s15, s10, s13
 800bfbe:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800bfc2:	eeb0 6a40 	vmov.f32	s12, s0
 800bfc6:	eea7 6a66 	vfms.f32	s12, s14, s13
 800bfca:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800bfce:	e7aa      	b.n	800bf26 <__ieee754_asinf+0xe2>
 800bfd0:	b33bbd2e 	.word	0xb33bbd2e
 800bfd4:	3fc90fdb 	.word	0x3fc90fdb
 800bfd8:	7149f2ca 	.word	0x7149f2ca
 800bfdc:	3a4f7f04 	.word	0x3a4f7f04
 800bfe0:	3811ef08 	.word	0x3811ef08
 800bfe4:	3e2aaaab 	.word	0x3e2aaaab
 800bfe8:	bd241146 	.word	0xbd241146
 800bfec:	3e4e0aa8 	.word	0x3e4e0aa8
 800bff0:	bea6b090 	.word	0xbea6b090
 800bff4:	3d9dc62e 	.word	0x3d9dc62e
 800bff8:	bf303361 	.word	0xbf303361
 800bffc:	4001572d 	.word	0x4001572d
 800c000:	c019d139 	.word	0xc019d139
 800c004:	3f799999 	.word	0x3f799999
 800c008:	333bbd2e 	.word	0x333bbd2e
 800c00c:	3f490fdb 	.word	0x3f490fdb

0800c010 <__ieee754_atan2f>:
 800c010:	ee10 2a90 	vmov	r2, s1
 800c014:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c018:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c01c:	b510      	push	{r4, lr}
 800c01e:	eef0 7a40 	vmov.f32	s15, s0
 800c022:	d806      	bhi.n	800c032 <__ieee754_atan2f+0x22>
 800c024:	ee10 0a10 	vmov	r0, s0
 800c028:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c02c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c030:	d904      	bls.n	800c03c <__ieee754_atan2f+0x2c>
 800c032:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c036:	eeb0 0a67 	vmov.f32	s0, s15
 800c03a:	bd10      	pop	{r4, pc}
 800c03c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c040:	d103      	bne.n	800c04a <__ieee754_atan2f+0x3a>
 800c042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c046:	f000 bb53 	b.w	800c6f0 <atanf>
 800c04a:	1794      	asrs	r4, r2, #30
 800c04c:	f004 0402 	and.w	r4, r4, #2
 800c050:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c054:	b943      	cbnz	r3, 800c068 <__ieee754_atan2f+0x58>
 800c056:	2c02      	cmp	r4, #2
 800c058:	d05e      	beq.n	800c118 <__ieee754_atan2f+0x108>
 800c05a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c12c <__ieee754_atan2f+0x11c>
 800c05e:	2c03      	cmp	r4, #3
 800c060:	bf08      	it	eq
 800c062:	eef0 7a47 	vmoveq.f32	s15, s14
 800c066:	e7e6      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c068:	b941      	cbnz	r1, 800c07c <__ieee754_atan2f+0x6c>
 800c06a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800c130 <__ieee754_atan2f+0x120>
 800c06e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c134 <__ieee754_atan2f+0x124>
 800c072:	2800      	cmp	r0, #0
 800c074:	bfb8      	it	lt
 800c076:	eef0 7a47 	vmovlt.f32	s15, s14
 800c07a:	e7dc      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c07c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c080:	d110      	bne.n	800c0a4 <__ieee754_atan2f+0x94>
 800c082:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c086:	f104 34ff 	add.w	r4, r4, #4294967295
 800c08a:	d107      	bne.n	800c09c <__ieee754_atan2f+0x8c>
 800c08c:	2c02      	cmp	r4, #2
 800c08e:	d846      	bhi.n	800c11e <__ieee754_atan2f+0x10e>
 800c090:	4b29      	ldr	r3, [pc, #164]	@ (800c138 <__ieee754_atan2f+0x128>)
 800c092:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c096:	edd3 7a00 	vldr	s15, [r3]
 800c09a:	e7cc      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c09c:	2c02      	cmp	r4, #2
 800c09e:	d841      	bhi.n	800c124 <__ieee754_atan2f+0x114>
 800c0a0:	4b26      	ldr	r3, [pc, #152]	@ (800c13c <__ieee754_atan2f+0x12c>)
 800c0a2:	e7f6      	b.n	800c092 <__ieee754_atan2f+0x82>
 800c0a4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c0a8:	d0df      	beq.n	800c06a <__ieee754_atan2f+0x5a>
 800c0aa:	1a5b      	subs	r3, r3, r1
 800c0ac:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800c0b0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c0b4:	da1a      	bge.n	800c0ec <__ieee754_atan2f+0xdc>
 800c0b6:	2a00      	cmp	r2, #0
 800c0b8:	da01      	bge.n	800c0be <__ieee754_atan2f+0xae>
 800c0ba:	313c      	adds	r1, #60	@ 0x3c
 800c0bc:	db19      	blt.n	800c0f2 <__ieee754_atan2f+0xe2>
 800c0be:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c0c2:	f7ff fea8 	bl	800be16 <fabsf>
 800c0c6:	f000 fb13 	bl	800c6f0 <atanf>
 800c0ca:	eef0 7a40 	vmov.f32	s15, s0
 800c0ce:	2c01      	cmp	r4, #1
 800c0d0:	d012      	beq.n	800c0f8 <__ieee754_atan2f+0xe8>
 800c0d2:	2c02      	cmp	r4, #2
 800c0d4:	d017      	beq.n	800c106 <__ieee754_atan2f+0xf6>
 800c0d6:	2c00      	cmp	r4, #0
 800c0d8:	d0ad      	beq.n	800c036 <__ieee754_atan2f+0x26>
 800c0da:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c140 <__ieee754_atan2f+0x130>
 800c0de:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0e2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800c144 <__ieee754_atan2f+0x134>
 800c0e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c0ea:	e7a4      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c0ec:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800c130 <__ieee754_atan2f+0x120>
 800c0f0:	e7ed      	b.n	800c0ce <__ieee754_atan2f+0xbe>
 800c0f2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c148 <__ieee754_atan2f+0x138>
 800c0f6:	e7ea      	b.n	800c0ce <__ieee754_atan2f+0xbe>
 800c0f8:	ee17 3a90 	vmov	r3, s15
 800c0fc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c100:	ee07 3a90 	vmov	s15, r3
 800c104:	e797      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c106:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c140 <__ieee754_atan2f+0x130>
 800c10a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c10e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c144 <__ieee754_atan2f+0x134>
 800c112:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c116:	e78e      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c118:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800c144 <__ieee754_atan2f+0x134>
 800c11c:	e78b      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c11e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800c14c <__ieee754_atan2f+0x13c>
 800c122:	e788      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c124:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c148 <__ieee754_atan2f+0x138>
 800c128:	e785      	b.n	800c036 <__ieee754_atan2f+0x26>
 800c12a:	bf00      	nop
 800c12c:	c0490fdb 	.word	0xc0490fdb
 800c130:	3fc90fdb 	.word	0x3fc90fdb
 800c134:	bfc90fdb 	.word	0xbfc90fdb
 800c138:	0800d07c 	.word	0x0800d07c
 800c13c:	0800d070 	.word	0x0800d070
 800c140:	33bbbd2e 	.word	0x33bbbd2e
 800c144:	40490fdb 	.word	0x40490fdb
 800c148:	00000000 	.word	0x00000000
 800c14c:	3f490fdb 	.word	0x3f490fdb

0800c150 <__ieee754_powf>:
 800c150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c154:	ee10 4a90 	vmov	r4, s1
 800c158:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800c15c:	ed2d 8b02 	vpush	{d8}
 800c160:	ee10 6a10 	vmov	r6, s0
 800c164:	eeb0 8a40 	vmov.f32	s16, s0
 800c168:	eef0 8a60 	vmov.f32	s17, s1
 800c16c:	d10c      	bne.n	800c188 <__ieee754_powf+0x38>
 800c16e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800c172:	0076      	lsls	r6, r6, #1
 800c174:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800c178:	f240 829c 	bls.w	800c6b4 <__ieee754_powf+0x564>
 800c17c:	ee38 0a28 	vadd.f32	s0, s16, s17
 800c180:	ecbd 8b02 	vpop	{d8}
 800c184:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c188:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800c18c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800c190:	d802      	bhi.n	800c198 <__ieee754_powf+0x48>
 800c192:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800c196:	d908      	bls.n	800c1aa <__ieee754_powf+0x5a>
 800c198:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800c19c:	d1ee      	bne.n	800c17c <__ieee754_powf+0x2c>
 800c19e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800c1a2:	0064      	lsls	r4, r4, #1
 800c1a4:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800c1a8:	e7e6      	b.n	800c178 <__ieee754_powf+0x28>
 800c1aa:	2e00      	cmp	r6, #0
 800c1ac:	da1e      	bge.n	800c1ec <__ieee754_powf+0x9c>
 800c1ae:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800c1b2:	d22b      	bcs.n	800c20c <__ieee754_powf+0xbc>
 800c1b4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800c1b8:	d332      	bcc.n	800c220 <__ieee754_powf+0xd0>
 800c1ba:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800c1be:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800c1c2:	fa49 f503 	asr.w	r5, r9, r3
 800c1c6:	fa05 f303 	lsl.w	r3, r5, r3
 800c1ca:	454b      	cmp	r3, r9
 800c1cc:	d126      	bne.n	800c21c <__ieee754_powf+0xcc>
 800c1ce:	f005 0501 	and.w	r5, r5, #1
 800c1d2:	f1c5 0502 	rsb	r5, r5, #2
 800c1d6:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800c1da:	d122      	bne.n	800c222 <__ieee754_powf+0xd2>
 800c1dc:	2c00      	cmp	r4, #0
 800c1de:	f280 826f 	bge.w	800c6c0 <__ieee754_powf+0x570>
 800c1e2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c1e6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c1ea:	e7c9      	b.n	800c180 <__ieee754_powf+0x30>
 800c1ec:	2500      	movs	r5, #0
 800c1ee:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800c1f2:	d1f0      	bne.n	800c1d6 <__ieee754_powf+0x86>
 800c1f4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800c1f8:	f000 825c 	beq.w	800c6b4 <__ieee754_powf+0x564>
 800c1fc:	d908      	bls.n	800c210 <__ieee754_powf+0xc0>
 800c1fe:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800c560 <__ieee754_powf+0x410>
 800c202:	2c00      	cmp	r4, #0
 800c204:	bfa8      	it	ge
 800c206:	eeb0 0a68 	vmovge.f32	s0, s17
 800c20a:	e7b9      	b.n	800c180 <__ieee754_powf+0x30>
 800c20c:	2502      	movs	r5, #2
 800c20e:	e7ee      	b.n	800c1ee <__ieee754_powf+0x9e>
 800c210:	2c00      	cmp	r4, #0
 800c212:	f280 8252 	bge.w	800c6ba <__ieee754_powf+0x56a>
 800c216:	eeb1 0a68 	vneg.f32	s0, s17
 800c21a:	e7b1      	b.n	800c180 <__ieee754_powf+0x30>
 800c21c:	2500      	movs	r5, #0
 800c21e:	e7da      	b.n	800c1d6 <__ieee754_powf+0x86>
 800c220:	2500      	movs	r5, #0
 800c222:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800c226:	d102      	bne.n	800c22e <__ieee754_powf+0xde>
 800c228:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c22c:	e7a8      	b.n	800c180 <__ieee754_powf+0x30>
 800c22e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800c232:	d109      	bne.n	800c248 <__ieee754_powf+0xf8>
 800c234:	2e00      	cmp	r6, #0
 800c236:	db07      	blt.n	800c248 <__ieee754_powf+0xf8>
 800c238:	eeb0 0a48 	vmov.f32	s0, s16
 800c23c:	ecbd 8b02 	vpop	{d8}
 800c240:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c244:	f000 bbb4 	b.w	800c9b0 <__ieee754_sqrtf>
 800c248:	eeb0 0a48 	vmov.f32	s0, s16
 800c24c:	f7ff fde3 	bl	800be16 <fabsf>
 800c250:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800c254:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800c258:	4647      	mov	r7, r8
 800c25a:	d002      	beq.n	800c262 <__ieee754_powf+0x112>
 800c25c:	f1b8 0f00 	cmp.w	r8, #0
 800c260:	d117      	bne.n	800c292 <__ieee754_powf+0x142>
 800c262:	2c00      	cmp	r4, #0
 800c264:	bfbc      	itt	lt
 800c266:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800c26a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c26e:	2e00      	cmp	r6, #0
 800c270:	da86      	bge.n	800c180 <__ieee754_powf+0x30>
 800c272:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800c276:	ea58 0805 	orrs.w	r8, r8, r5
 800c27a:	d104      	bne.n	800c286 <__ieee754_powf+0x136>
 800c27c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c280:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c284:	e77c      	b.n	800c180 <__ieee754_powf+0x30>
 800c286:	2d01      	cmp	r5, #1
 800c288:	f47f af7a 	bne.w	800c180 <__ieee754_powf+0x30>
 800c28c:	eeb1 0a40 	vneg.f32	s0, s0
 800c290:	e776      	b.n	800c180 <__ieee754_powf+0x30>
 800c292:	0ff0      	lsrs	r0, r6, #31
 800c294:	3801      	subs	r0, #1
 800c296:	ea55 0300 	orrs.w	r3, r5, r0
 800c29a:	d104      	bne.n	800c2a6 <__ieee754_powf+0x156>
 800c29c:	ee38 8a48 	vsub.f32	s16, s16, s16
 800c2a0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800c2a4:	e76c      	b.n	800c180 <__ieee754_powf+0x30>
 800c2a6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800c2aa:	d973      	bls.n	800c394 <__ieee754_powf+0x244>
 800c2ac:	4bad      	ldr	r3, [pc, #692]	@ (800c564 <__ieee754_powf+0x414>)
 800c2ae:	4598      	cmp	r8, r3
 800c2b0:	d808      	bhi.n	800c2c4 <__ieee754_powf+0x174>
 800c2b2:	2c00      	cmp	r4, #0
 800c2b4:	da0b      	bge.n	800c2ce <__ieee754_powf+0x17e>
 800c2b6:	2000      	movs	r0, #0
 800c2b8:	ecbd 8b02 	vpop	{d8}
 800c2bc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2c0:	f000 bb70 	b.w	800c9a4 <__math_oflowf>
 800c2c4:	4ba8      	ldr	r3, [pc, #672]	@ (800c568 <__ieee754_powf+0x418>)
 800c2c6:	4598      	cmp	r8, r3
 800c2c8:	d908      	bls.n	800c2dc <__ieee754_powf+0x18c>
 800c2ca:	2c00      	cmp	r4, #0
 800c2cc:	dcf3      	bgt.n	800c2b6 <__ieee754_powf+0x166>
 800c2ce:	2000      	movs	r0, #0
 800c2d0:	ecbd 8b02 	vpop	{d8}
 800c2d4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2d8:	f000 bb5e 	b.w	800c998 <__math_uflowf>
 800c2dc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c2e0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c2e4:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800c56c <__ieee754_powf+0x41c>
 800c2e8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800c2ec:	eee0 6a67 	vfms.f32	s13, s0, s15
 800c2f0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c2f4:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800c2f8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c2fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c300:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800c570 <__ieee754_powf+0x420>
 800c304:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800c308:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800c574 <__ieee754_powf+0x424>
 800c30c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c310:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800c578 <__ieee754_powf+0x428>
 800c314:	eef0 6a67 	vmov.f32	s13, s15
 800c318:	eee0 6a07 	vfma.f32	s13, s0, s14
 800c31c:	ee16 3a90 	vmov	r3, s13
 800c320:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800c324:	f023 030f 	bic.w	r3, r3, #15
 800c328:	ee06 3a90 	vmov	s13, r3
 800c32c:	eee0 6a47 	vfms.f32	s13, s0, s14
 800c330:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c334:	3d01      	subs	r5, #1
 800c336:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800c33a:	4305      	orrs	r5, r0
 800c33c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c340:	f024 040f 	bic.w	r4, r4, #15
 800c344:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800c348:	bf18      	it	ne
 800c34a:	eeb0 8a47 	vmovne.f32	s16, s14
 800c34e:	ee07 4a10 	vmov	s14, r4
 800c352:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c356:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800c35a:	ee07 3a90 	vmov	s15, r3
 800c35e:	eee7 0a27 	vfma.f32	s1, s14, s15
 800c362:	ee07 4a10 	vmov	s14, r4
 800c366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c36a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c36e:	ee17 1a10 	vmov	r1, s14
 800c372:	2900      	cmp	r1, #0
 800c374:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c378:	f340 80dd 	ble.w	800c536 <__ieee754_powf+0x3e6>
 800c37c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800c380:	f240 80ca 	bls.w	800c518 <__ieee754_powf+0x3c8>
 800c384:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c38c:	bf4c      	ite	mi
 800c38e:	2001      	movmi	r0, #1
 800c390:	2000      	movpl	r0, #0
 800c392:	e791      	b.n	800c2b8 <__ieee754_powf+0x168>
 800c394:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800c398:	bf01      	itttt	eq
 800c39a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800c57c <__ieee754_powf+0x42c>
 800c39e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800c3a2:	f06f 0317 	mvneq.w	r3, #23
 800c3a6:	ee17 7a90 	vmoveq	r7, s15
 800c3aa:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800c3ae:	bf18      	it	ne
 800c3b0:	2300      	movne	r3, #0
 800c3b2:	3a7f      	subs	r2, #127	@ 0x7f
 800c3b4:	441a      	add	r2, r3
 800c3b6:	4b72      	ldr	r3, [pc, #456]	@ (800c580 <__ieee754_powf+0x430>)
 800c3b8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800c3bc:	429f      	cmp	r7, r3
 800c3be:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800c3c2:	dd06      	ble.n	800c3d2 <__ieee754_powf+0x282>
 800c3c4:	4b6f      	ldr	r3, [pc, #444]	@ (800c584 <__ieee754_powf+0x434>)
 800c3c6:	429f      	cmp	r7, r3
 800c3c8:	f340 80a4 	ble.w	800c514 <__ieee754_powf+0x3c4>
 800c3cc:	3201      	adds	r2, #1
 800c3ce:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800c3d2:	2600      	movs	r6, #0
 800c3d4:	4b6c      	ldr	r3, [pc, #432]	@ (800c588 <__ieee754_powf+0x438>)
 800c3d6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800c3da:	ee07 1a10 	vmov	s14, r1
 800c3de:	edd3 5a00 	vldr	s11, [r3]
 800c3e2:	4b6a      	ldr	r3, [pc, #424]	@ (800c58c <__ieee754_powf+0x43c>)
 800c3e4:	ee75 7a87 	vadd.f32	s15, s11, s14
 800c3e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3ec:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800c3f0:	1049      	asrs	r1, r1, #1
 800c3f2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800c3f6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800c3fa:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800c3fe:	ee37 6a65 	vsub.f32	s12, s14, s11
 800c402:	ee07 1a90 	vmov	s15, r1
 800c406:	ee26 5a24 	vmul.f32	s10, s12, s9
 800c40a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800c40e:	ee15 7a10 	vmov	r7, s10
 800c412:	401f      	ands	r7, r3
 800c414:	ee06 7a90 	vmov	s13, r7
 800c418:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800c41c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c420:	ee65 7a05 	vmul.f32	s15, s10, s10
 800c424:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c428:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800c590 <__ieee754_powf+0x440>
 800c42c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800c594 <__ieee754_powf+0x444>
 800c430:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c434:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800c598 <__ieee754_powf+0x448>
 800c438:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c43c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800c56c <__ieee754_powf+0x41c>
 800c440:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c444:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800c59c <__ieee754_powf+0x44c>
 800c448:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c44c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800c5a0 <__ieee754_powf+0x450>
 800c450:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c454:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c458:	ee35 7a26 	vadd.f32	s14, s10, s13
 800c45c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800c460:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c464:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800c468:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800c46c:	eef0 5a67 	vmov.f32	s11, s15
 800c470:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800c474:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c478:	ee15 1a90 	vmov	r1, s11
 800c47c:	4019      	ands	r1, r3
 800c47e:	ee05 1a90 	vmov	s11, r1
 800c482:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800c486:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800c48a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c48e:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c492:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c496:	eeb0 6a67 	vmov.f32	s12, s15
 800c49a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c49e:	ee16 1a10 	vmov	r1, s12
 800c4a2:	4019      	ands	r1, r3
 800c4a4:	ee06 1a10 	vmov	s12, r1
 800c4a8:	eeb0 7a46 	vmov.f32	s14, s12
 800c4ac:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800c4b0:	493c      	ldr	r1, [pc, #240]	@ (800c5a4 <__ieee754_powf+0x454>)
 800c4b2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800c4b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c4ba:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800c5a8 <__ieee754_powf+0x458>
 800c4be:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800c5ac <__ieee754_powf+0x45c>
 800c4c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c4c6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800c5b0 <__ieee754_powf+0x460>
 800c4ca:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c4ce:	ed91 7a00 	vldr	s14, [r1]
 800c4d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c4d6:	ee07 2a10 	vmov	s14, r2
 800c4da:	eef0 6a67 	vmov.f32	s13, s15
 800c4de:	4a35      	ldr	r2, [pc, #212]	@ (800c5b4 <__ieee754_powf+0x464>)
 800c4e0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c4e4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800c4e8:	ed92 5a00 	vldr	s10, [r2]
 800c4ec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c4f0:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c4f4:	ee76 6a87 	vadd.f32	s13, s13, s14
 800c4f8:	ee16 2a90 	vmov	r2, s13
 800c4fc:	4013      	ands	r3, r2
 800c4fe:	ee06 3a90 	vmov	s13, r3
 800c502:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c506:	ee37 7a45 	vsub.f32	s14, s14, s10
 800c50a:	eea6 7a65 	vfms.f32	s14, s12, s11
 800c50e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c512:	e70f      	b.n	800c334 <__ieee754_powf+0x1e4>
 800c514:	2601      	movs	r6, #1
 800c516:	e75d      	b.n	800c3d4 <__ieee754_powf+0x284>
 800c518:	d152      	bne.n	800c5c0 <__ieee754_powf+0x470>
 800c51a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800c5b8 <__ieee754_powf+0x468>
 800c51e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c522:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c526:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c52a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c52e:	f73f af29 	bgt.w	800c384 <__ieee754_powf+0x234>
 800c532:	2386      	movs	r3, #134	@ 0x86
 800c534:	e048      	b.n	800c5c8 <__ieee754_powf+0x478>
 800c536:	4a21      	ldr	r2, [pc, #132]	@ (800c5bc <__ieee754_powf+0x46c>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d907      	bls.n	800c54c <__ieee754_powf+0x3fc>
 800c53c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c544:	bf4c      	ite	mi
 800c546:	2001      	movmi	r0, #1
 800c548:	2000      	movpl	r0, #0
 800c54a:	e6c1      	b.n	800c2d0 <__ieee754_powf+0x180>
 800c54c:	d138      	bne.n	800c5c0 <__ieee754_powf+0x470>
 800c54e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c552:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c55a:	dbea      	blt.n	800c532 <__ieee754_powf+0x3e2>
 800c55c:	e7ee      	b.n	800c53c <__ieee754_powf+0x3ec>
 800c55e:	bf00      	nop
 800c560:	00000000 	.word	0x00000000
 800c564:	3f7ffff3 	.word	0x3f7ffff3
 800c568:	3f800007 	.word	0x3f800007
 800c56c:	3eaaaaab 	.word	0x3eaaaaab
 800c570:	3fb8aa3b 	.word	0x3fb8aa3b
 800c574:	36eca570 	.word	0x36eca570
 800c578:	3fb8aa00 	.word	0x3fb8aa00
 800c57c:	4b800000 	.word	0x4b800000
 800c580:	001cc471 	.word	0x001cc471
 800c584:	005db3d6 	.word	0x005db3d6
 800c588:	0800d098 	.word	0x0800d098
 800c58c:	fffff000 	.word	0xfffff000
 800c590:	3e6c3255 	.word	0x3e6c3255
 800c594:	3e53f142 	.word	0x3e53f142
 800c598:	3e8ba305 	.word	0x3e8ba305
 800c59c:	3edb6db7 	.word	0x3edb6db7
 800c5a0:	3f19999a 	.word	0x3f19999a
 800c5a4:	0800d088 	.word	0x0800d088
 800c5a8:	3f76384f 	.word	0x3f76384f
 800c5ac:	3f763800 	.word	0x3f763800
 800c5b0:	369dc3a0 	.word	0x369dc3a0
 800c5b4:	0800d090 	.word	0x0800d090
 800c5b8:	3338aa3c 	.word	0x3338aa3c
 800c5bc:	43160000 	.word	0x43160000
 800c5c0:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800c5c4:	d971      	bls.n	800c6aa <__ieee754_powf+0x55a>
 800c5c6:	15db      	asrs	r3, r3, #23
 800c5c8:	3b7e      	subs	r3, #126	@ 0x7e
 800c5ca:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800c5ce:	4118      	asrs	r0, r3
 800c5d0:	4408      	add	r0, r1
 800c5d2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c5d6:	4a3c      	ldr	r2, [pc, #240]	@ (800c6c8 <__ieee754_powf+0x578>)
 800c5d8:	3b7f      	subs	r3, #127	@ 0x7f
 800c5da:	411a      	asrs	r2, r3
 800c5dc:	4002      	ands	r2, r0
 800c5de:	ee07 2a10 	vmov	s14, r2
 800c5e2:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800c5e6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800c5ea:	f1c3 0317 	rsb	r3, r3, #23
 800c5ee:	4118      	asrs	r0, r3
 800c5f0:	2900      	cmp	r1, #0
 800c5f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5f6:	bfb8      	it	lt
 800c5f8:	4240      	neglt	r0, r0
 800c5fa:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c5fe:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800c6cc <__ieee754_powf+0x57c>
 800c602:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800c6d0 <__ieee754_powf+0x580>
 800c606:	ee17 3a10 	vmov	r3, s14
 800c60a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800c60e:	f023 030f 	bic.w	r3, r3, #15
 800c612:	ee07 3a10 	vmov	s14, r3
 800c616:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c61a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c61e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c622:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800c6d4 <__ieee754_powf+0x584>
 800c626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c62a:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800c62e:	eef0 6a67 	vmov.f32	s13, s15
 800c632:	eee7 6a06 	vfma.f32	s13, s14, s12
 800c636:	eef0 5a66 	vmov.f32	s11, s13
 800c63a:	eee7 5a46 	vfms.f32	s11, s14, s12
 800c63e:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c642:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c646:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800c6d8 <__ieee754_powf+0x588>
 800c64a:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800c6dc <__ieee754_powf+0x58c>
 800c64e:	eea7 6a25 	vfma.f32	s12, s14, s11
 800c652:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800c6e0 <__ieee754_powf+0x590>
 800c656:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c65a:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800c6e4 <__ieee754_powf+0x594>
 800c65e:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c662:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800c6e8 <__ieee754_powf+0x598>
 800c666:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c66a:	eeb0 6a66 	vmov.f32	s12, s13
 800c66e:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800c672:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800c676:	ee66 5a86 	vmul.f32	s11, s13, s12
 800c67a:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c67e:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800c682:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800c686:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c68a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c68e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c692:	ee10 3a10 	vmov	r3, s0
 800c696:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c69a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c69e:	da06      	bge.n	800c6ae <__ieee754_powf+0x55e>
 800c6a0:	f000 f8fa 	bl	800c898 <scalbnf>
 800c6a4:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c6a8:	e56a      	b.n	800c180 <__ieee754_powf+0x30>
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	e7a5      	b.n	800c5fa <__ieee754_powf+0x4aa>
 800c6ae:	ee00 3a10 	vmov	s0, r3
 800c6b2:	e7f7      	b.n	800c6a4 <__ieee754_powf+0x554>
 800c6b4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c6b8:	e562      	b.n	800c180 <__ieee754_powf+0x30>
 800c6ba:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800c6ec <__ieee754_powf+0x59c>
 800c6be:	e55f      	b.n	800c180 <__ieee754_powf+0x30>
 800c6c0:	eeb0 0a48 	vmov.f32	s0, s16
 800c6c4:	e55c      	b.n	800c180 <__ieee754_powf+0x30>
 800c6c6:	bf00      	nop
 800c6c8:	ff800000 	.word	0xff800000
 800c6cc:	3f317218 	.word	0x3f317218
 800c6d0:	3f317200 	.word	0x3f317200
 800c6d4:	35bfbe8c 	.word	0x35bfbe8c
 800c6d8:	b5ddea0e 	.word	0xb5ddea0e
 800c6dc:	3331bb4c 	.word	0x3331bb4c
 800c6e0:	388ab355 	.word	0x388ab355
 800c6e4:	bb360b61 	.word	0xbb360b61
 800c6e8:	3e2aaaab 	.word	0x3e2aaaab
 800c6ec:	00000000 	.word	0x00000000

0800c6f0 <atanf>:
 800c6f0:	b538      	push	{r3, r4, r5, lr}
 800c6f2:	ee10 5a10 	vmov	r5, s0
 800c6f6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c6fa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800c6fe:	eef0 7a40 	vmov.f32	s15, s0
 800c702:	d310      	bcc.n	800c726 <atanf+0x36>
 800c704:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800c708:	d904      	bls.n	800c714 <atanf+0x24>
 800c70a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800c70e:	eeb0 0a67 	vmov.f32	s0, s15
 800c712:	bd38      	pop	{r3, r4, r5, pc}
 800c714:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800c84c <atanf+0x15c>
 800c718:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800c850 <atanf+0x160>
 800c71c:	2d00      	cmp	r5, #0
 800c71e:	bfc8      	it	gt
 800c720:	eef0 7a47 	vmovgt.f32	s15, s14
 800c724:	e7f3      	b.n	800c70e <atanf+0x1e>
 800c726:	4b4b      	ldr	r3, [pc, #300]	@ (800c854 <atanf+0x164>)
 800c728:	429c      	cmp	r4, r3
 800c72a:	d810      	bhi.n	800c74e <atanf+0x5e>
 800c72c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800c730:	d20a      	bcs.n	800c748 <atanf+0x58>
 800c732:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800c858 <atanf+0x168>
 800c736:	ee30 7a07 	vadd.f32	s14, s0, s14
 800c73a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c73e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c746:	dce2      	bgt.n	800c70e <atanf+0x1e>
 800c748:	f04f 33ff 	mov.w	r3, #4294967295
 800c74c:	e013      	b.n	800c776 <atanf+0x86>
 800c74e:	f7ff fb62 	bl	800be16 <fabsf>
 800c752:	4b42      	ldr	r3, [pc, #264]	@ (800c85c <atanf+0x16c>)
 800c754:	429c      	cmp	r4, r3
 800c756:	d84f      	bhi.n	800c7f8 <atanf+0x108>
 800c758:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800c75c:	429c      	cmp	r4, r3
 800c75e:	d841      	bhi.n	800c7e4 <atanf+0xf4>
 800c760:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800c764:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c768:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c76c:	2300      	movs	r3, #0
 800c76e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c772:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c776:	1c5a      	adds	r2, r3, #1
 800c778:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c77c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800c860 <atanf+0x170>
 800c780:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800c864 <atanf+0x174>
 800c784:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800c868 <atanf+0x178>
 800c788:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c78c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c790:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800c86c <atanf+0x17c>
 800c794:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c798:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800c870 <atanf+0x180>
 800c79c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c7a0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c874 <atanf+0x184>
 800c7a4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c7a8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c878 <atanf+0x188>
 800c7ac:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c7b0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c87c <atanf+0x18c>
 800c7b4:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c7b8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c880 <atanf+0x190>
 800c7bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c7c0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800c884 <atanf+0x194>
 800c7c4:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c7c8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c888 <atanf+0x198>
 800c7cc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c7d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c7d4:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c7d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c7dc:	d121      	bne.n	800c822 <atanf+0x132>
 800c7de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c7e2:	e794      	b.n	800c70e <atanf+0x1e>
 800c7e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c7e8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c7ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c7f6:	e7be      	b.n	800c776 <atanf+0x86>
 800c7f8:	4b24      	ldr	r3, [pc, #144]	@ (800c88c <atanf+0x19c>)
 800c7fa:	429c      	cmp	r4, r3
 800c7fc:	d80b      	bhi.n	800c816 <atanf+0x126>
 800c7fe:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800c802:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c806:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c80a:	2302      	movs	r3, #2
 800c80c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c814:	e7af      	b.n	800c776 <atanf+0x86>
 800c816:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c81a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c81e:	2303      	movs	r3, #3
 800c820:	e7a9      	b.n	800c776 <atanf+0x86>
 800c822:	4a1b      	ldr	r2, [pc, #108]	@ (800c890 <atanf+0x1a0>)
 800c824:	491b      	ldr	r1, [pc, #108]	@ (800c894 <atanf+0x1a4>)
 800c826:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c82a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c82e:	edd3 6a00 	vldr	s13, [r3]
 800c832:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c836:	2d00      	cmp	r5, #0
 800c838:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c83c:	edd2 7a00 	vldr	s15, [r2]
 800c840:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c844:	bfb8      	it	lt
 800c846:	eef1 7a67 	vneglt.f32	s15, s15
 800c84a:	e760      	b.n	800c70e <atanf+0x1e>
 800c84c:	bfc90fdb 	.word	0xbfc90fdb
 800c850:	3fc90fdb 	.word	0x3fc90fdb
 800c854:	3edfffff 	.word	0x3edfffff
 800c858:	7149f2ca 	.word	0x7149f2ca
 800c85c:	3f97ffff 	.word	0x3f97ffff
 800c860:	3c8569d7 	.word	0x3c8569d7
 800c864:	3d4bda59 	.word	0x3d4bda59
 800c868:	bd6ef16b 	.word	0xbd6ef16b
 800c86c:	3d886b35 	.word	0x3d886b35
 800c870:	3dba2e6e 	.word	0x3dba2e6e
 800c874:	3e124925 	.word	0x3e124925
 800c878:	3eaaaaab 	.word	0x3eaaaaab
 800c87c:	bd15a221 	.word	0xbd15a221
 800c880:	bd9d8795 	.word	0xbd9d8795
 800c884:	bde38e38 	.word	0xbde38e38
 800c888:	be4ccccd 	.word	0xbe4ccccd
 800c88c:	401bffff 	.word	0x401bffff
 800c890:	0800d0b0 	.word	0x0800d0b0
 800c894:	0800d0a0 	.word	0x0800d0a0

0800c898 <scalbnf>:
 800c898:	ee10 3a10 	vmov	r3, s0
 800c89c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c8a0:	d02b      	beq.n	800c8fa <scalbnf+0x62>
 800c8a2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c8a6:	d302      	bcc.n	800c8ae <scalbnf+0x16>
 800c8a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c8ac:	4770      	bx	lr
 800c8ae:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c8b2:	d123      	bne.n	800c8fc <scalbnf+0x64>
 800c8b4:	4b24      	ldr	r3, [pc, #144]	@ (800c948 <scalbnf+0xb0>)
 800c8b6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c94c <scalbnf+0xb4>
 800c8ba:	4298      	cmp	r0, r3
 800c8bc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c8c0:	db17      	blt.n	800c8f2 <scalbnf+0x5a>
 800c8c2:	ee10 3a10 	vmov	r3, s0
 800c8c6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c8ca:	3a19      	subs	r2, #25
 800c8cc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c8d0:	4288      	cmp	r0, r1
 800c8d2:	dd15      	ble.n	800c900 <scalbnf+0x68>
 800c8d4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c950 <scalbnf+0xb8>
 800c8d8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c954 <scalbnf+0xbc>
 800c8dc:	ee10 3a10 	vmov	r3, s0
 800c8e0:	eeb0 7a67 	vmov.f32	s14, s15
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	bfb8      	it	lt
 800c8e8:	eef0 7a66 	vmovlt.f32	s15, s13
 800c8ec:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c8f0:	4770      	bx	lr
 800c8f2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c958 <scalbnf+0xc0>
 800c8f6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c8fa:	4770      	bx	lr
 800c8fc:	0dd2      	lsrs	r2, r2, #23
 800c8fe:	e7e5      	b.n	800c8cc <scalbnf+0x34>
 800c900:	4410      	add	r0, r2
 800c902:	28fe      	cmp	r0, #254	@ 0xfe
 800c904:	dce6      	bgt.n	800c8d4 <scalbnf+0x3c>
 800c906:	2800      	cmp	r0, #0
 800c908:	dd06      	ble.n	800c918 <scalbnf+0x80>
 800c90a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c90e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c912:	ee00 3a10 	vmov	s0, r3
 800c916:	4770      	bx	lr
 800c918:	f110 0f16 	cmn.w	r0, #22
 800c91c:	da09      	bge.n	800c932 <scalbnf+0x9a>
 800c91e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c958 <scalbnf+0xc0>
 800c922:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c95c <scalbnf+0xc4>
 800c926:	ee10 3a10 	vmov	r3, s0
 800c92a:	eeb0 7a67 	vmov.f32	s14, s15
 800c92e:	2b00      	cmp	r3, #0
 800c930:	e7d9      	b.n	800c8e6 <scalbnf+0x4e>
 800c932:	3019      	adds	r0, #25
 800c934:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c938:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c93c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c960 <scalbnf+0xc8>
 800c940:	ee07 3a90 	vmov	s15, r3
 800c944:	e7d7      	b.n	800c8f6 <scalbnf+0x5e>
 800c946:	bf00      	nop
 800c948:	ffff3cb0 	.word	0xffff3cb0
 800c94c:	4c000000 	.word	0x4c000000
 800c950:	7149f2ca 	.word	0x7149f2ca
 800c954:	f149f2ca 	.word	0xf149f2ca
 800c958:	0da24260 	.word	0x0da24260
 800c95c:	8da24260 	.word	0x8da24260
 800c960:	33000000 	.word	0x33000000

0800c964 <with_errnof>:
 800c964:	b510      	push	{r4, lr}
 800c966:	ed2d 8b02 	vpush	{d8}
 800c96a:	eeb0 8a40 	vmov.f32	s16, s0
 800c96e:	4604      	mov	r4, r0
 800c970:	f7fd fb90 	bl	800a094 <__errno>
 800c974:	eeb0 0a48 	vmov.f32	s0, s16
 800c978:	ecbd 8b02 	vpop	{d8}
 800c97c:	6004      	str	r4, [r0, #0]
 800c97e:	bd10      	pop	{r4, pc}

0800c980 <xflowf>:
 800c980:	b130      	cbz	r0, 800c990 <xflowf+0x10>
 800c982:	eef1 7a40 	vneg.f32	s15, s0
 800c986:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c98a:	2022      	movs	r0, #34	@ 0x22
 800c98c:	f7ff bfea 	b.w	800c964 <with_errnof>
 800c990:	eef0 7a40 	vmov.f32	s15, s0
 800c994:	e7f7      	b.n	800c986 <xflowf+0x6>
	...

0800c998 <__math_uflowf>:
 800c998:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c9a0 <__math_uflowf+0x8>
 800c99c:	f7ff bff0 	b.w	800c980 <xflowf>
 800c9a0:	10000000 	.word	0x10000000

0800c9a4 <__math_oflowf>:
 800c9a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c9ac <__math_oflowf+0x8>
 800c9a8:	f7ff bfea 	b.w	800c980 <xflowf>
 800c9ac:	70000000 	.word	0x70000000

0800c9b0 <__ieee754_sqrtf>:
 800c9b0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c9b4:	4770      	bx	lr
	...

0800c9b8 <_init>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	bf00      	nop
 800c9bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9be:	bc08      	pop	{r3}
 800c9c0:	469e      	mov	lr, r3
 800c9c2:	4770      	bx	lr

0800c9c4 <_fini>:
 800c9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9c6:	bf00      	nop
 800c9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ca:	bc08      	pop	{r3}
 800c9cc:	469e      	mov	lr, r3
 800c9ce:	4770      	bx	lr
