
32_The_Scheduler_Preemption_Only.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069c0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08006b00  08006b00  00016b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006cb4  08006cb4  00016cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006cbc  08006cbc  00016cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006cc0  08006cc0  00016cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000004  08006cc4  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e14  20000078  08006d38  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20001e8c  08006d38  00021e8c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024b4a  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000440b  00000000  00000000  00044bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002180  00000000  00000000  00049000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002008  00000000  00000000  0004b180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00004eb5  00000000  00000000  0004d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f4c6  00000000  00000000  0005203d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ee0e7  00000000  00000000  00071503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0015f5ea  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000091a4  00000000  00000000  0015f63c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	08006ae8 	.word	0x08006ae8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	08006ae8 	.word	0x08006ae8

08000180 <__aeabi_uldivmod>:
 8000180:	b953      	cbnz	r3, 8000198 <__aeabi_uldivmod+0x18>
 8000182:	b94a      	cbnz	r2, 8000198 <__aeabi_uldivmod+0x18>
 8000184:	2900      	cmp	r1, #0
 8000186:	bf08      	it	eq
 8000188:	2800      	cmpeq	r0, #0
 800018a:	bf1c      	itt	ne
 800018c:	f04f 31ff 	movne.w	r1, #4294967295
 8000190:	f04f 30ff 	movne.w	r0, #4294967295
 8000194:	f000 b974 	b.w	8000480 <__aeabi_idiv0>
 8000198:	f1ad 0c08 	sub.w	ip, sp, #8
 800019c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a0:	f000 f806 	bl	80001b0 <__udivmoddi4>
 80001a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ac:	b004      	add	sp, #16
 80001ae:	4770      	bx	lr

080001b0 <__udivmoddi4>:
 80001b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b4:	9d08      	ldr	r5, [sp, #32]
 80001b6:	4604      	mov	r4, r0
 80001b8:	468e      	mov	lr, r1
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d14d      	bne.n	800025a <__udivmoddi4+0xaa>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4694      	mov	ip, r2
 80001c2:	d969      	bls.n	8000298 <__udivmoddi4+0xe8>
 80001c4:	fab2 f282 	clz	r2, r2
 80001c8:	b152      	cbz	r2, 80001e0 <__udivmoddi4+0x30>
 80001ca:	fa01 f302 	lsl.w	r3, r1, r2
 80001ce:	f1c2 0120 	rsb	r1, r2, #32
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80001da:	ea41 0e03 	orr.w	lr, r1, r3
 80001de:	4094      	lsls	r4, r2
 80001e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80001e4:	0c21      	lsrs	r1, r4, #16
 80001e6:	fbbe f6f8 	udiv	r6, lr, r8
 80001ea:	fa1f f78c 	uxth.w	r7, ip
 80001ee:	fb08 e316 	mls	r3, r8, r6, lr
 80001f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80001f6:	fb06 f107 	mul.w	r1, r6, r7
 80001fa:	4299      	cmp	r1, r3
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x64>
 80001fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000202:	f106 30ff 	add.w	r0, r6, #4294967295
 8000206:	f080 811f 	bcs.w	8000448 <__udivmoddi4+0x298>
 800020a:	4299      	cmp	r1, r3
 800020c:	f240 811c 	bls.w	8000448 <__udivmoddi4+0x298>
 8000210:	3e02      	subs	r6, #2
 8000212:	4463      	add	r3, ip
 8000214:	1a5b      	subs	r3, r3, r1
 8000216:	b2a4      	uxth	r4, r4
 8000218:	fbb3 f0f8 	udiv	r0, r3, r8
 800021c:	fb08 3310 	mls	r3, r8, r0, r3
 8000220:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000224:	fb00 f707 	mul.w	r7, r0, r7
 8000228:	42a7      	cmp	r7, r4
 800022a:	d90a      	bls.n	8000242 <__udivmoddi4+0x92>
 800022c:	eb1c 0404 	adds.w	r4, ip, r4
 8000230:	f100 33ff 	add.w	r3, r0, #4294967295
 8000234:	f080 810a 	bcs.w	800044c <__udivmoddi4+0x29c>
 8000238:	42a7      	cmp	r7, r4
 800023a:	f240 8107 	bls.w	800044c <__udivmoddi4+0x29c>
 800023e:	4464      	add	r4, ip
 8000240:	3802      	subs	r0, #2
 8000242:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000246:	1be4      	subs	r4, r4, r7
 8000248:	2600      	movs	r6, #0
 800024a:	b11d      	cbz	r5, 8000254 <__udivmoddi4+0xa4>
 800024c:	40d4      	lsrs	r4, r2
 800024e:	2300      	movs	r3, #0
 8000250:	e9c5 4300 	strd	r4, r3, [r5]
 8000254:	4631      	mov	r1, r6
 8000256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025a:	428b      	cmp	r3, r1
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0xc2>
 800025e:	2d00      	cmp	r5, #0
 8000260:	f000 80ef 	beq.w	8000442 <__udivmoddi4+0x292>
 8000264:	2600      	movs	r6, #0
 8000266:	e9c5 0100 	strd	r0, r1, [r5]
 800026a:	4630      	mov	r0, r6
 800026c:	4631      	mov	r1, r6
 800026e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000272:	fab3 f683 	clz	r6, r3
 8000276:	2e00      	cmp	r6, #0
 8000278:	d14a      	bne.n	8000310 <__udivmoddi4+0x160>
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__udivmoddi4+0xd4>
 800027e:	4282      	cmp	r2, r0
 8000280:	f200 80f9 	bhi.w	8000476 <__udivmoddi4+0x2c6>
 8000284:	1a84      	subs	r4, r0, r2
 8000286:	eb61 0303 	sbc.w	r3, r1, r3
 800028a:	2001      	movs	r0, #1
 800028c:	469e      	mov	lr, r3
 800028e:	2d00      	cmp	r5, #0
 8000290:	d0e0      	beq.n	8000254 <__udivmoddi4+0xa4>
 8000292:	e9c5 4e00 	strd	r4, lr, [r5]
 8000296:	e7dd      	b.n	8000254 <__udivmoddi4+0xa4>
 8000298:	b902      	cbnz	r2, 800029c <__udivmoddi4+0xec>
 800029a:	deff      	udf	#255	; 0xff
 800029c:	fab2 f282 	clz	r2, r2
 80002a0:	2a00      	cmp	r2, #0
 80002a2:	f040 8092 	bne.w	80003ca <__udivmoddi4+0x21a>
 80002a6:	eba1 010c 	sub.w	r1, r1, ip
 80002aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ae:	fa1f fe8c 	uxth.w	lr, ip
 80002b2:	2601      	movs	r6, #1
 80002b4:	0c20      	lsrs	r0, r4, #16
 80002b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80002ba:	fb07 1113 	mls	r1, r7, r3, r1
 80002be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80002c2:	fb0e f003 	mul.w	r0, lr, r3
 80002c6:	4288      	cmp	r0, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0x12c>
 80002ca:	eb1c 0101 	adds.w	r1, ip, r1
 80002ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0x12a>
 80002d4:	4288      	cmp	r0, r1
 80002d6:	f200 80cb 	bhi.w	8000470 <__udivmoddi4+0x2c0>
 80002da:	4643      	mov	r3, r8
 80002dc:	1a09      	subs	r1, r1, r0
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80002e4:	fb07 1110 	mls	r1, r7, r0, r1
 80002e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80002ec:	fb0e fe00 	mul.w	lr, lr, r0
 80002f0:	45a6      	cmp	lr, r4
 80002f2:	d908      	bls.n	8000306 <__udivmoddi4+0x156>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x154>
 80002fe:	45a6      	cmp	lr, r4
 8000300:	f200 80bb 	bhi.w	800047a <__udivmoddi4+0x2ca>
 8000304:	4608      	mov	r0, r1
 8000306:	eba4 040e 	sub.w	r4, r4, lr
 800030a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030e:	e79c      	b.n	800024a <__udivmoddi4+0x9a>
 8000310:	f1c6 0720 	rsb	r7, r6, #32
 8000314:	40b3      	lsls	r3, r6
 8000316:	fa22 fc07 	lsr.w	ip, r2, r7
 800031a:	ea4c 0c03 	orr.w	ip, ip, r3
 800031e:	fa20 f407 	lsr.w	r4, r0, r7
 8000322:	fa01 f306 	lsl.w	r3, r1, r6
 8000326:	431c      	orrs	r4, r3
 8000328:	40f9      	lsrs	r1, r7
 800032a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800032e:	fa00 f306 	lsl.w	r3, r0, r6
 8000332:	fbb1 f8f9 	udiv	r8, r1, r9
 8000336:	0c20      	lsrs	r0, r4, #16
 8000338:	fa1f fe8c 	uxth.w	lr, ip
 800033c:	fb09 1118 	mls	r1, r9, r8, r1
 8000340:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000344:	fb08 f00e 	mul.w	r0, r8, lr
 8000348:	4288      	cmp	r0, r1
 800034a:	fa02 f206 	lsl.w	r2, r2, r6
 800034e:	d90b      	bls.n	8000368 <__udivmoddi4+0x1b8>
 8000350:	eb1c 0101 	adds.w	r1, ip, r1
 8000354:	f108 3aff 	add.w	sl, r8, #4294967295
 8000358:	f080 8088 	bcs.w	800046c <__udivmoddi4+0x2bc>
 800035c:	4288      	cmp	r0, r1
 800035e:	f240 8085 	bls.w	800046c <__udivmoddi4+0x2bc>
 8000362:	f1a8 0802 	sub.w	r8, r8, #2
 8000366:	4461      	add	r1, ip
 8000368:	1a09      	subs	r1, r1, r0
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000370:	fb09 1110 	mls	r1, r9, r0, r1
 8000374:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	458e      	cmp	lr, r1
 800037e:	d908      	bls.n	8000392 <__udivmoddi4+0x1e2>
 8000380:	eb1c 0101 	adds.w	r1, ip, r1
 8000384:	f100 34ff 	add.w	r4, r0, #4294967295
 8000388:	d26c      	bcs.n	8000464 <__udivmoddi4+0x2b4>
 800038a:	458e      	cmp	lr, r1
 800038c:	d96a      	bls.n	8000464 <__udivmoddi4+0x2b4>
 800038e:	3802      	subs	r0, #2
 8000390:	4461      	add	r1, ip
 8000392:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000396:	fba0 9402 	umull	r9, r4, r0, r2
 800039a:	eba1 010e 	sub.w	r1, r1, lr
 800039e:	42a1      	cmp	r1, r4
 80003a0:	46c8      	mov	r8, r9
 80003a2:	46a6      	mov	lr, r4
 80003a4:	d356      	bcc.n	8000454 <__udivmoddi4+0x2a4>
 80003a6:	d053      	beq.n	8000450 <__udivmoddi4+0x2a0>
 80003a8:	b15d      	cbz	r5, 80003c2 <__udivmoddi4+0x212>
 80003aa:	ebb3 0208 	subs.w	r2, r3, r8
 80003ae:	eb61 010e 	sbc.w	r1, r1, lr
 80003b2:	fa01 f707 	lsl.w	r7, r1, r7
 80003b6:	fa22 f306 	lsr.w	r3, r2, r6
 80003ba:	40f1      	lsrs	r1, r6
 80003bc:	431f      	orrs	r7, r3
 80003be:	e9c5 7100 	strd	r7, r1, [r5]
 80003c2:	2600      	movs	r6, #0
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	40d8      	lsrs	r0, r3
 80003d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d4:	fa21 f303 	lsr.w	r3, r1, r3
 80003d8:	4091      	lsls	r1, r2
 80003da:	4301      	orrs	r1, r0
 80003dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e0:	fa1f fe8c 	uxth.w	lr, ip
 80003e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80003e8:	fb07 3610 	mls	r6, r7, r0, r3
 80003ec:	0c0b      	lsrs	r3, r1, #16
 80003ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80003f2:	fb00 f60e 	mul.w	r6, r0, lr
 80003f6:	429e      	cmp	r6, r3
 80003f8:	fa04 f402 	lsl.w	r4, r4, r2
 80003fc:	d908      	bls.n	8000410 <__udivmoddi4+0x260>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f100 38ff 	add.w	r8, r0, #4294967295
 8000406:	d22f      	bcs.n	8000468 <__udivmoddi4+0x2b8>
 8000408:	429e      	cmp	r6, r3
 800040a:	d92d      	bls.n	8000468 <__udivmoddi4+0x2b8>
 800040c:	3802      	subs	r0, #2
 800040e:	4463      	add	r3, ip
 8000410:	1b9b      	subs	r3, r3, r6
 8000412:	b289      	uxth	r1, r1
 8000414:	fbb3 f6f7 	udiv	r6, r3, r7
 8000418:	fb07 3316 	mls	r3, r7, r6, r3
 800041c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000420:	fb06 f30e 	mul.w	r3, r6, lr
 8000424:	428b      	cmp	r3, r1
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x28a>
 8000428:	eb1c 0101 	adds.w	r1, ip, r1
 800042c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000430:	d216      	bcs.n	8000460 <__udivmoddi4+0x2b0>
 8000432:	428b      	cmp	r3, r1
 8000434:	d914      	bls.n	8000460 <__udivmoddi4+0x2b0>
 8000436:	3e02      	subs	r6, #2
 8000438:	4461      	add	r1, ip
 800043a:	1ac9      	subs	r1, r1, r3
 800043c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000440:	e738      	b.n	80002b4 <__udivmoddi4+0x104>
 8000442:	462e      	mov	r6, r5
 8000444:	4628      	mov	r0, r5
 8000446:	e705      	b.n	8000254 <__udivmoddi4+0xa4>
 8000448:	4606      	mov	r6, r0
 800044a:	e6e3      	b.n	8000214 <__udivmoddi4+0x64>
 800044c:	4618      	mov	r0, r3
 800044e:	e6f8      	b.n	8000242 <__udivmoddi4+0x92>
 8000450:	454b      	cmp	r3, r9
 8000452:	d2a9      	bcs.n	80003a8 <__udivmoddi4+0x1f8>
 8000454:	ebb9 0802 	subs.w	r8, r9, r2
 8000458:	eb64 0e0c 	sbc.w	lr, r4, ip
 800045c:	3801      	subs	r0, #1
 800045e:	e7a3      	b.n	80003a8 <__udivmoddi4+0x1f8>
 8000460:	4646      	mov	r6, r8
 8000462:	e7ea      	b.n	800043a <__udivmoddi4+0x28a>
 8000464:	4620      	mov	r0, r4
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e2>
 8000468:	4640      	mov	r0, r8
 800046a:	e7d1      	b.n	8000410 <__udivmoddi4+0x260>
 800046c:	46d0      	mov	r8, sl
 800046e:	e77b      	b.n	8000368 <__udivmoddi4+0x1b8>
 8000470:	3b02      	subs	r3, #2
 8000472:	4461      	add	r1, ip
 8000474:	e732      	b.n	80002dc <__udivmoddi4+0x12c>
 8000476:	4630      	mov	r0, r6
 8000478:	e709      	b.n	800028e <__udivmoddi4+0xde>
 800047a:	4464      	add	r4, ip
 800047c:	3802      	subs	r0, #2
 800047e:	e742      	b.n	8000306 <__udivmoddi4+0x156>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800048c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000494:	f023 0218 	bic.w	r2, r3, #24
 8000498:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4313      	orrs	r3, r2
 80004a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4313      	orrs	r3, r2
 80004c6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4013      	ands	r3, r2
 80004d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d4:	68fb      	ldr	r3, [r7, #12]
}
 80004d6:	bf00      	nop
 80004d8:	3714      	adds	r7, #20
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
	...

080004e4 <main>:
void vBlueLedControllerTask(void *pvParameters);
void vRedLedControllerTask(void *pvParameters);
void vGreenLedControllerTask(void *pvParameters);

int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af02      	add	r7, sp, #8

  HAL_Init();
 80004ea:	f000 fbe7 	bl	8000cbc <HAL_Init>
  SystemClock_Config();
 80004ee:	f000 f899 	bl	8000624 <SystemClock_Config>
  MX_GPIO_Init();
 80004f2:	f000 f935 	bl	8000760 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 80004f6:	f000 f90b 	bl	8000710 <MX_USB_PCD_Init>
  LPUART1_UART_TX_Init();
 80004fa:	f000 fb79 	bl	8000bf0 <LPUART1_UART_TX_Init>

  xTaskCreate(vOrangeLedControllerTask,
 80004fe:	2300      	movs	r3, #0
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2301      	movs	r3, #1
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2300      	movs	r3, #0
 8000508:	2264      	movs	r2, #100	; 0x64
 800050a:	4912      	ldr	r1, [pc, #72]	; (8000554 <main+0x70>)
 800050c:	4812      	ldr	r0, [pc, #72]	; (8000558 <main+0x74>)
 800050e:	f004 fbde 	bl	8004cce <xTaskCreate>
              100,
              NULL,
              1,
              NULL);

  xTaskCreate(vBlueLedControllerTask,
 8000512:	2300      	movs	r3, #0
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2302      	movs	r3, #2
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2300      	movs	r3, #0
 800051c:	2264      	movs	r2, #100	; 0x64
 800051e:	490f      	ldr	r1, [pc, #60]	; (800055c <main+0x78>)
 8000520:	480f      	ldr	r0, [pc, #60]	; (8000560 <main+0x7c>)
 8000522:	f004 fbd4 	bl	8004cce <xTaskCreate>
              100,
              NULL,
              2,
              NULL);

  xTaskCreate(vRedLedControllerTask,
 8000526:	2300      	movs	r3, #0
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	2302      	movs	r3, #2
 800052c:	9300      	str	r3, [sp, #0]
 800052e:	2300      	movs	r3, #0
 8000530:	2264      	movs	r2, #100	; 0x64
 8000532:	490c      	ldr	r1, [pc, #48]	; (8000564 <main+0x80>)
 8000534:	480c      	ldr	r0, [pc, #48]	; (8000568 <main+0x84>)
 8000536:	f004 fbca 	bl	8004cce <xTaskCreate>
              100,
              NULL,
              2,
              NULL);

  xTaskCreate(vGreenLedControllerTask,
 800053a:	2300      	movs	r3, #0
 800053c:	9301      	str	r3, [sp, #4]
 800053e:	2301      	movs	r3, #1
 8000540:	9300      	str	r3, [sp, #0]
 8000542:	2300      	movs	r3, #0
 8000544:	2264      	movs	r2, #100	; 0x64
 8000546:	4909      	ldr	r1, [pc, #36]	; (800056c <main+0x88>)
 8000548:	4809      	ldr	r0, [pc, #36]	; (8000570 <main+0x8c>)
 800054a:	f004 fbc0 	bl	8004cce <xTaskCreate>
              100,
              NULL,
              1,
              NULL);

  vTaskStartScheduler();
 800054e:	f004 fd19 	bl	8004f84 <vTaskStartScheduler>

  while (1)
 8000552:	e7fe      	b.n	8000552 <main+0x6e>
 8000554:	08006b00 	.word	0x08006b00
 8000558:	08000575 	.word	0x08000575
 800055c:	08006b18 	.word	0x08006b18
 8000560:	080005a1 	.word	0x080005a1
 8000564:	08006b2c 	.word	0x08006b2c
 8000568:	080005cd 	.word	0x080005cd
 800056c:	08006b40 	.word	0x08006b40
 8000570:	080005f9 	.word	0x080005f9

08000574 <vOrangeLedControllerTask>:
  }
  /* USER CODE END 3 */
}

void vOrangeLedControllerTask(void *pvParameters)
{
 8000574:	b480      	push	{r7}
 8000576:	b085      	sub	sp, #20
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		Orange_TaskProfiler++;
 800057c:	4b06      	ldr	r3, [pc, #24]	; (8000598 <vOrangeLedControllerTask+0x24>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	3301      	adds	r3, #1
 8000582:	4a05      	ldr	r2, [pc, #20]	; (8000598 <vOrangeLedControllerTask+0x24>)
 8000584:	6013      	str	r3, [r2, #0]
		for(uint32_t i; i < 700000; i++){}
 8000586:	e002      	b.n	800058e <vOrangeLedControllerTask+0x1a>
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	3301      	adds	r3, #1
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	4a02      	ldr	r2, [pc, #8]	; (800059c <vOrangeLedControllerTask+0x28>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d9f8      	bls.n	8000588 <vOrangeLedControllerTask+0x14>
		Orange_TaskProfiler++;
 8000596:	e7f1      	b.n	800057c <vOrangeLedControllerTask+0x8>
 8000598:	2000038c 	.word	0x2000038c
 800059c:	000aae5f 	.word	0x000aae5f

080005a0 <vBlueLedControllerTask>:
	}
}

void vBlueLedControllerTask(void *pvParameters)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		Blue_TaskProfiler++;
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <vBlueLedControllerTask+0x24>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	3301      	adds	r3, #1
 80005ae:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <vBlueLedControllerTask+0x24>)
 80005b0:	6013      	str	r3, [r2, #0]
		for(uint32_t i; i < 700000; i++){}
 80005b2:	e002      	b.n	80005ba <vBlueLedControllerTask+0x1a>
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	3301      	adds	r3, #1
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	4a02      	ldr	r2, [pc, #8]	; (80005c8 <vBlueLedControllerTask+0x28>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d9f8      	bls.n	80005b4 <vBlueLedControllerTask+0x14>
		Blue_TaskProfiler++;
 80005c2:	e7f1      	b.n	80005a8 <vBlueLedControllerTask+0x8>
 80005c4:	20000394 	.word	0x20000394
 80005c8:	000aae5f 	.word	0x000aae5f

080005cc <vRedLedControllerTask>:
	}
}

void vRedLedControllerTask(void *pvParameters)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		Red_TaskProfiler++;
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <vRedLedControllerTask+0x24>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	3301      	adds	r3, #1
 80005da:	4a05      	ldr	r2, [pc, #20]	; (80005f0 <vRedLedControllerTask+0x24>)
 80005dc:	6013      	str	r3, [r2, #0]
		for(uint32_t i; i < 700000; i++){}
 80005de:	e002      	b.n	80005e6 <vRedLedControllerTask+0x1a>
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	3301      	adds	r3, #1
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	4a02      	ldr	r2, [pc, #8]	; (80005f4 <vRedLedControllerTask+0x28>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d9f8      	bls.n	80005e0 <vRedLedControllerTask+0x14>
		Red_TaskProfiler++;
 80005ee:	e7f1      	b.n	80005d4 <vRedLedControllerTask+0x8>
 80005f0:	20000390 	.word	0x20000390
 80005f4:	000aae5f 	.word	0x000aae5f

080005f8 <vGreenLedControllerTask>:
	}
}

void vGreenLedControllerTask(void *pvParameters)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
	while(1)
	{
		Red_TaskProfiler++;
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <vGreenLedControllerTask+0x24>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	4a05      	ldr	r2, [pc, #20]	; (800061c <vGreenLedControllerTask+0x24>)
 8000608:	6013      	str	r3, [r2, #0]
		for(uint32_t i; i < 700000; i++){}
 800060a:	e002      	b.n	8000612 <vGreenLedControllerTask+0x1a>
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	3301      	adds	r3, #1
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	4a02      	ldr	r2, [pc, #8]	; (8000620 <vGreenLedControllerTask+0x28>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d9f8      	bls.n	800060c <vGreenLedControllerTask+0x14>
		Red_TaskProfiler++;
 800061a:	e7f1      	b.n	8000600 <vGreenLedControllerTask+0x8>
 800061c:	20000390 	.word	0x20000390
 8000620:	000aae5f 	.word	0x000aae5f

08000624 <SystemClock_Config>:
	}
}

void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09a      	sub	sp, #104	; 0x68
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0320 	add.w	r3, r7, #32
 800062e:	2248      	movs	r2, #72	; 0x48
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f006 f98e 	bl	8006954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800064a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000654:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000658:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800065a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	f023 0303 	bic.w	r3, r3, #3
 8000664:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800066e:	f000 ff7b 	bl	8001568 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000672:	2000      	movs	r0, #0
 8000674:	f7ff ff06 	bl	8000484 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	4b24      	ldr	r3, [pc, #144]	; (800070c <SystemClock_Config+0xe8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000680:	4a22      	ldr	r2, [pc, #136]	; (800070c <SystemClock_Config+0xe8>)
 8000682:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b20      	ldr	r3, [pc, #128]	; (800070c <SystemClock_Config+0xe8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000690:	603b      	str	r3, [r7, #0]
 8000692:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000694:	2327      	movs	r3, #39	; 0x27
 8000696:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800069e:	2301      	movs	r3, #1
 80006a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2340      	movs	r3, #64	; 0x40
 80006ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006b0:	2300      	movs	r3, #0
 80006b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006b4:	2360      	movs	r3, #96	; 0x60
 80006b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b8:	2300      	movs	r3, #0
 80006ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006bc:	f107 0320 	add.w	r3, r7, #32
 80006c0:	4618      	mov	r0, r3
 80006c2:	f001 fb43 	bl	8001d4c <HAL_RCC_OscConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80006cc:	f000 f8b2 	bl	8000834 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80006d0:	236f      	movs	r3, #111	; 0x6f
 80006d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80006d4:	2302      	movs	r3, #2
 80006d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2101      	movs	r1, #1
 80006f0:	4618      	mov	r0, r3
 80006f2:	f001 fe9f 	bl	8002434 <HAL_RCC_ClockConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80006fc:	f000 f89a 	bl	8000834 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000700:	f002 fc8c 	bl	800301c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000704:	bf00      	nop
 8000706:	3768      	adds	r7, #104	; 0x68
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	58000400 	.word	0x58000400

08000710 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000714:	4b10      	ldr	r3, [pc, #64]	; (8000758 <MX_USB_PCD_Init+0x48>)
 8000716:	4a11      	ldr	r2, [pc, #68]	; (800075c <MX_USB_PCD_Init+0x4c>)
 8000718:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800071a:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <MX_USB_PCD_Init+0x48>)
 800071c:	2208      	movs	r2, #8
 800071e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000720:	4b0d      	ldr	r3, [pc, #52]	; (8000758 <MX_USB_PCD_Init+0x48>)
 8000722:	2202      	movs	r2, #2
 8000724:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000726:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <MX_USB_PCD_Init+0x48>)
 8000728:	2202      	movs	r2, #2
 800072a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800072c:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <MX_USB_PCD_Init+0x48>)
 800072e:	2200      	movs	r2, #0
 8000730:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000732:	4b09      	ldr	r3, [pc, #36]	; (8000758 <MX_USB_PCD_Init+0x48>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000738:	4b07      	ldr	r3, [pc, #28]	; (8000758 <MX_USB_PCD_Init+0x48>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800073e:	4b06      	ldr	r3, [pc, #24]	; (8000758 <MX_USB_PCD_Init+0x48>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	; (8000758 <MX_USB_PCD_Init+0x48>)
 8000746:	f000 fd6d 	bl	8001224 <HAL_PCD_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000750:	f000 f870 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000094 	.word	0x20000094
 800075c:	40006800 	.word	0x40006800

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b086      	sub	sp, #24
 8000764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000774:	2004      	movs	r0, #4
 8000776:	f7ff fe9b 	bl	80004b0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	2001      	movs	r0, #1
 800077c:	f7ff fe98 	bl	80004b0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000780:	2002      	movs	r0, #2
 8000782:	f7ff fe95 	bl	80004b0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000786:	2008      	movs	r0, #8
 8000788:	f7ff fe92 	bl	80004b0 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2123      	movs	r1, #35	; 0x23
 8000790:	481c      	ldr	r0, [pc, #112]	; (8000804 <MX_GPIO_Init+0xa4>)
 8000792:	f000 fd2f 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000796:	2310      	movs	r3, #16
 8000798:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079a:	2300      	movs	r3, #0
 800079c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2300      	movs	r3, #0
 80007a0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	4619      	mov	r1, r3
 80007a6:	4818      	ldr	r0, [pc, #96]	; (8000808 <MX_GPIO_Init+0xa8>)
 80007a8:	f000 fbb4 	bl	8000f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 80007ac:	2323      	movs	r3, #35	; 0x23
 80007ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	4619      	mov	r1, r3
 80007c0:	4810      	ldr	r0, [pc, #64]	; (8000804 <MX_GPIO_Init+0xa4>)
 80007c2:	f000 fba7 	bl	8000f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80007c6:	2303      	movs	r3, #3
 80007c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	4619      	mov	r1, r3
 80007d6:	480d      	ldr	r0, [pc, #52]	; (800080c <MX_GPIO_Init+0xac>)
 80007d8:	f000 fb9c 	bl	8000f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80007dc:	23c0      	movs	r3, #192	; 0xc0
 80007de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e0:	2302      	movs	r3, #2
 80007e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007e4:	2301      	movs	r3, #1
 80007e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e8:	2300      	movs	r3, #0
 80007ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80007ec:	2307      	movs	r3, #7
 80007ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	4619      	mov	r1, r3
 80007f4:	4803      	ldr	r0, [pc, #12]	; (8000804 <MX_GPIO_Init+0xa4>)
 80007f6:	f000 fb8d 	bl	8000f14 <HAL_GPIO_Init>

}
 80007fa:	bf00      	nop
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	48000400 	.word	0x48000400
 8000808:	48000800 	.word	0x48000800
 800080c:	48000c00 	.word	0x48000c00

08000810 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a04      	ldr	r2, [pc, #16]	; (8000830 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d101      	bne.n	8000826 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000822:	f000 fa6b 	bl	8000cfc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40012c00 	.word	0x40012c00

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	e7fe      	b.n	800083c <Error_Handler+0x8>

0800083e <LL_AHB2_GRP1_EnableClock>:
{
 800083e:	b480      	push	{r7}
 8000840:	b085      	sub	sp, #20
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000846:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800084a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800084c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4313      	orrs	r3, r2
 8000854:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000856:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800085a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4013      	ands	r3, r2
 8000860:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000862:	68fb      	ldr	r3, [r7, #12]
}
 8000864:	bf00      	nop
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr

08000870 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800087c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800087e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	4313      	orrs	r3, r2
 8000886:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800088c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4013      	ands	r3, r2
 8000892:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000894:	68fb      	ldr	r3, [r7, #12]
}
 8000896:	bf00      	nop
 8000898:	3714      	adds	r7, #20
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr

080008a2 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80008a2:	b480      	push	{r7}
 80008a4:	b085      	sub	sp, #20
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80008aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80008b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4313      	orrs	r3, r2
 80008b8:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80008ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4013      	ands	r3, r2
 80008c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008c6:	68fb      	ldr	r3, [r7, #12]
}
 80008c8:	bf00      	nop
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 80008da:	463b      	mov	r3, r7
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	210f      	movs	r1, #15
 80008e6:	f06f 0001 	mvn.w	r0, #1
 80008ea:	f000 faeb 	bl	8000ec4 <HAL_NVIC_SetPriority>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 80008f6:	463b      	mov	r3, r7
 80008f8:	4618      	mov	r0, r3
 80008fa:	f000 fe45 	bl	8001588 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 80008fe:	f000 fe85 	bl	800160c <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b09c      	sub	sp, #112	; 0x70
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	2250      	movs	r2, #80	; 0x50
 800092a:	2100      	movs	r1, #0
 800092c:	4618      	mov	r0, r3
 800092e:	f006 f811 	bl	8006954 <memset>
  if(huart->Instance==LPUART1)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a16      	ldr	r2, [pc, #88]	; (8000990 <HAL_UART_MspInit+0x84>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d124      	bne.n	8000986 <HAL_UART_MspInit+0x7a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800093c:	2302      	movs	r3, #2
 800093e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000940:	2300      	movs	r3, #0
 8000942:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000944:	f107 030c 	add.w	r3, r7, #12
 8000948:	4618      	mov	r0, r3
 800094a:	f002 f9f1 	bl	8002d30 <HAL_RCCEx_PeriphCLKConfig>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000954:	f7ff ff6e 	bl	8000834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000958:	2001      	movs	r0, #1
 800095a:	f7ff ffa2 	bl	80008a2 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	2001      	movs	r0, #1
 8000960:	f7ff ff6d 	bl	800083e <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000964:	230c      	movs	r3, #12
 8000966:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000968:	2302      	movs	r3, #2
 800096a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000974:	2308      	movs	r3, #8
 8000976:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000978:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800097c:	4619      	mov	r1, r3
 800097e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000982:	f000 fac7 	bl	8000f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000986:	bf00      	nop
 8000988:	3770      	adds	r7, #112	; 0x70
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40008000 	.word	0x40008000

08000994 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b09c      	sub	sp, #112	; 0x70
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009ac:	f107 030c 	add.w	r3, r7, #12
 80009b0:	2250      	movs	r2, #80	; 0x50
 80009b2:	2100      	movs	r1, #0
 80009b4:	4618      	mov	r0, r3
 80009b6:	f005 ffcd 	bl	8006954 <memset>
  if(hpcd->Instance==USB)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a1f      	ldr	r2, [pc, #124]	; (8000a3c <HAL_PCD_MspInit+0xa8>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d136      	bne.n	8000a32 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80009c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009c8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80009ca:	2318      	movs	r3, #24
 80009cc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80009ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009d2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80009d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80009d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80009da:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80009de:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80009e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009e4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80009e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80009ea:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ec:	f107 030c 	add.w	r3, r7, #12
 80009f0:	4618      	mov	r0, r3
 80009f2:	f002 f99d 	bl	8002d30 <HAL_RCCEx_PeriphCLKConfig>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 80009fc:	f7ff ff1a 	bl	8000834 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a00:	2001      	movs	r0, #1
 8000a02:	f7ff ff1c 	bl	800083e <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a06:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000a18:	230a      	movs	r3, #10
 8000a1a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a20:	4619      	mov	r1, r3
 8000a22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a26:	f000 fa75 	bl	8000f14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000a2a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000a2e:	f7ff ff1f 	bl	8000870 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000a32:	bf00      	nop
 8000a34:	3770      	adds	r7, #112	; 0x70
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40006800 	.word	0x40006800

08000a40 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4013      	ands	r3, r2
 8000a62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a64:	68fb      	ldr	r3, [r7, #12]
}
 8000a66:	bf00      	nop
 8000a68:	3714      	adds	r7, #20
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
	...

08000a74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08c      	sub	sp, #48	; 0x30
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	2019      	movs	r0, #25
 8000a8a:	f000 fa1b 	bl	8000ec4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a8e:	2019      	movs	r0, #25
 8000a90:	f000 fa32 	bl	8000ef8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a94:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000a98:	f7ff ffd2 	bl	8000a40 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a9c:	f107 0208 	add.w	r2, r7, #8
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	4611      	mov	r1, r2
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 feb0 	bl	800280c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000aac:	f001 fe98 	bl	80027e0 <HAL_RCC_GetPCLK2Freq>
 8000ab0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ab4:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <HAL_InitTick+0x8c>)
 8000ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aba:	0c9b      	lsrs	r3, r3, #18
 8000abc:	3b01      	subs	r3, #1
 8000abe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <HAL_InitTick+0x90>)
 8000ac2:	4a11      	ldr	r2, [pc, #68]	; (8000b08 <HAL_InitTick+0x94>)
 8000ac4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <HAL_InitTick+0x90>)
 8000ac8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000acc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ace:	4a0d      	ldr	r2, [pc, #52]	; (8000b04 <HAL_InitTick+0x90>)
 8000ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ad2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <HAL_InitTick+0x90>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ada:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <HAL_InitTick+0x90>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000ae0:	4808      	ldr	r0, [pc, #32]	; (8000b04 <HAL_InitTick+0x90>)
 8000ae2:	f002 fbb2 	bl	800324a <HAL_TIM_Base_Init>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d104      	bne.n	8000af6 <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000aec:	4805      	ldr	r0, [pc, #20]	; (8000b04 <HAL_InitTick+0x90>)
 8000aee:	f002 fc0d 	bl	800330c <HAL_TIM_Base_Start_IT>
 8000af2:	4603      	mov	r3, r0
 8000af4:	e000      	b.n	8000af8 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3730      	adds	r7, #48	; 0x30
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	431bde83 	.word	0x431bde83
 8000b04:	20000398 	.word	0x20000398
 8000b08:	40012c00 	.word	0x40012c00

08000b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <NMI_Handler+0x4>

08000b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b16:	e7fe      	b.n	8000b16 <HardFault_Handler+0x4>

08000b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b1c:	e7fe      	b.n	8000b1c <MemManage_Handler+0x4>

08000b1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <BusFault_Handler+0x4>

08000b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <UsageFault_Handler+0x4>

08000b2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b3c:	4802      	ldr	r0, [pc, #8]	; (8000b48 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000b3e:	f002 fc33 	bl	80033a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000398 	.word	0x20000398

08000b4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000b50:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <SystemInit+0x98>)
 8000b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b56:	4a23      	ldr	r2, [pc, #140]	; (8000be4 <SystemInit+0x98>)
 8000b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b74:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000b78:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b84:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <SystemInit+0x9c>)
 8000b86:	4013      	ands	r3, r2
 8000b88:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000b96:	f023 0305 	bic.w	r3, r3, #5
 8000b9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ba2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000ba6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000baa:	f023 0301 	bic.w	r3, r3, #1
 8000bae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bb6:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <SystemInit+0xa0>)
 8000bb8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bbe:	4a0b      	ldr	r2, [pc, #44]	; (8000bec <SystemInit+0xa0>)
 8000bc0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000bc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000bcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bd0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000bd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	619a      	str	r2, [r3, #24]
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00
 8000be8:	faf6fefb 	.word	0xfaf6fefb
 8000bec:	22041000 	.word	0x22041000

08000bf0 <LPUART1_UART_TX_Init>:
#include "stm32wbxx_hal.h"

UART_HandleTypeDef hlpuart1;

void LPUART1_UART_TX_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000bf4:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000bf6:	4a14      	ldr	r2, [pc, #80]	; (8000c48 <LPUART1_UART_TX_Init+0x58>)
 8000bf8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000bfa:	4b12      	ldr	r3, [pc, #72]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX;
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c16:	2208      	movs	r2, #8
 8000c18:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c2c:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000c32:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000c38:	4802      	ldr	r0, [pc, #8]	; (8000c44 <LPUART1_UART_TX_Init+0x54>)
 8000c3a:	f002 fd9f 	bl	800377c <HAL_UART_Init>
  {
  }
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200003e4 	.word	0x200003e4
 8000c48:	40008000 	.word	0x40008000

08000c4c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000c4c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c4e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c50:	3304      	adds	r3, #4

08000c52 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c52:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c54:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000c56:	d3f9      	bcc.n	8000c4c <CopyDataInit>
  bx lr
 8000c58:	4770      	bx	lr

08000c5a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000c5a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000c5c:	3004      	adds	r0, #4

08000c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000c5e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000c60:	d3fb      	bcc.n	8000c5a <FillZerobss>
  bx lr
 8000c62:	4770      	bx	lr

08000c64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c64:	480c      	ldr	r0, [pc, #48]	; (8000c98 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000c66:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c68:	f7ff ff70 	bl	8000b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000c6c:	480b      	ldr	r0, [pc, #44]	; (8000c9c <LoopForever+0x8>)
 8000c6e:	490c      	ldr	r1, [pc, #48]	; (8000ca0 <LoopForever+0xc>)
 8000c70:	4a0c      	ldr	r2, [pc, #48]	; (8000ca4 <LoopForever+0x10>)
 8000c72:	2300      	movs	r3, #0
 8000c74:	f7ff ffed 	bl	8000c52 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000c78:	480b      	ldr	r0, [pc, #44]	; (8000ca8 <LoopForever+0x14>)
 8000c7a:	490c      	ldr	r1, [pc, #48]	; (8000cac <LoopForever+0x18>)
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f7ff ffee 	bl	8000c5e <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000c82:	480b      	ldr	r0, [pc, #44]	; (8000cb0 <LoopForever+0x1c>)
 8000c84:	490b      	ldr	r1, [pc, #44]	; (8000cb4 <LoopForever+0x20>)
 8000c86:	2300      	movs	r3, #0
 8000c88:	f7ff ffe9 	bl	8000c5e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c8c:	f005 fe2e 	bl	80068ec <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000c90:	f7ff fc28 	bl	80004e4 <main>

08000c94 <LoopForever>:

LoopForever:
  b LoopForever
 8000c94:	e7fe      	b.n	8000c94 <LoopForever>
 8000c96:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000c98:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000c9c:	20000004 	.word	0x20000004
 8000ca0:	20000078 	.word	0x20000078
 8000ca4:	08006cc4 	.word	0x08006cc4
  INIT_BSS _sbss, _ebss
 8000ca8:	20000078 	.word	0x20000078
 8000cac:	20001e8c 	.word	0x20001e8c
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000cb0:	20030000 	.word	0x20030000
 8000cb4:	20030000 	.word	0x20030000

08000cb8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cb8:	e7fe      	b.n	8000cb8 <ADC1_IRQHandler>
	...

08000cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <HAL_Init+0x3c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <HAL_Init+0x3c>)
 8000ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cd0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd2:	2003      	movs	r0, #3
 8000cd4:	f000 f8eb 	bl	8000eae <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cd8:	200f      	movs	r0, #15
 8000cda:	f7ff fecb 	bl	8000a74 <HAL_InitTick>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d002      	beq.n	8000cea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	71fb      	strb	r3, [r7, #7]
 8000ce8:	e001      	b.n	8000cee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cea:	f7ff fdf3 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cee:	79fb      	ldrb	r3, [r7, #7]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	58004000 	.word	0x58004000

08000cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_IncTick+0x20>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_IncTick+0x24>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <HAL_IncTick+0x24>)
 8000d0e:	6013      	str	r3, [r2, #0]
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	2000000c 	.word	0x2000000c
 8000d20:	20000474 	.word	0x20000474

08000d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return uwTick;
 8000d28:	4b03      	ldr	r3, [pc, #12]	; (8000d38 <HAL_GetTick+0x14>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	20000474 	.word	0x20000474

08000d3c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000d40:	4b03      	ldr	r3, [pc, #12]	; (8000d50 <HAL_GetTickPrio+0x14>)
 8000d42:	681b      	ldr	r3, [r3, #0]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	20000008 	.word	0x20000008

08000d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d64:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <__NVIC_SetPriorityGrouping+0x44>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d70:	4013      	ands	r3, r2
 8000d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d86:	4a04      	ldr	r2, [pc, #16]	; (8000d98 <__NVIC_SetPriorityGrouping+0x44>)
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	60d3      	str	r3, [r2, #12]
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da0:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <__NVIC_GetPriorityGrouping+0x18>)
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	0a1b      	lsrs	r3, r3, #8
 8000da6:	f003 0307 	and.w	r3, r3, #7
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	db0b      	blt.n	8000de2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	f003 021f 	and.w	r2, r3, #31
 8000dd0:	4907      	ldr	r1, [pc, #28]	; (8000df0 <__NVIC_EnableIRQ+0x38>)
 8000dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd6:	095b      	lsrs	r3, r3, #5
 8000dd8:	2001      	movs	r0, #1
 8000dda:	fa00 f202 	lsl.w	r2, r0, r2
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000de2:	bf00      	nop
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000e100 	.word	0xe000e100

08000df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	6039      	str	r1, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	db0a      	blt.n	8000e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	490c      	ldr	r1, [pc, #48]	; (8000e40 <__NVIC_SetPriority+0x4c>)
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	0112      	lsls	r2, r2, #4
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	440b      	add	r3, r1
 8000e18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e1c:	e00a      	b.n	8000e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4908      	ldr	r1, [pc, #32]	; (8000e44 <__NVIC_SetPriority+0x50>)
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	f003 030f 	and.w	r3, r3, #15
 8000e2a:	3b04      	subs	r3, #4
 8000e2c:	0112      	lsls	r2, r2, #4
 8000e2e:	b2d2      	uxtb	r2, r2
 8000e30:	440b      	add	r3, r1
 8000e32:	761a      	strb	r2, [r3, #24]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000e100 	.word	0xe000e100
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b089      	sub	sp, #36	; 0x24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	f1c3 0307 	rsb	r3, r3, #7
 8000e62:	2b04      	cmp	r3, #4
 8000e64:	bf28      	it	cs
 8000e66:	2304      	movcs	r3, #4
 8000e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	2b06      	cmp	r3, #6
 8000e70:	d902      	bls.n	8000e78 <NVIC_EncodePriority+0x30>
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3b03      	subs	r3, #3
 8000e76:	e000      	b.n	8000e7a <NVIC_EncodePriority+0x32>
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43da      	mvns	r2, r3
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	401a      	ands	r2, r3
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e90:	f04f 31ff 	mov.w	r1, #4294967295
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9a:	43d9      	mvns	r1, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea0:	4313      	orrs	r3, r2
         );
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3724      	adds	r7, #36	; 0x24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff ff4c 	bl	8000d54 <__NVIC_SetPriorityGrouping>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
 8000ed0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed2:	f7ff ff63 	bl	8000d9c <__NVIC_GetPriorityGrouping>
 8000ed6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	68b9      	ldr	r1, [r7, #8]
 8000edc:	6978      	ldr	r0, [r7, #20]
 8000ede:	f7ff ffb3 	bl	8000e48 <NVIC_EncodePriority>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff ff82 	bl	8000df4 <__NVIC_SetPriority>
}
 8000ef0:	bf00      	nop
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff ff56 	bl	8000db8 <__NVIC_EnableIRQ>
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b087      	sub	sp, #28
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f22:	e14c      	b.n	80011be <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f30:	4013      	ands	r3, r2
 8000f32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f000 813e 	beq.w	80011b8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0303 	and.w	r3, r3, #3
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d005      	beq.n	8000f54 <HAL_GPIO_Init+0x40>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d130      	bne.n	8000fb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	43db      	mvns	r3, r3
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4013      	ands	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	091b      	lsrs	r3, r3, #4
 8000fa0:	f003 0201 	and.w	r2, r3, #1
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d017      	beq.n	8000ff2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d123      	bne.n	8001046 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	08da      	lsrs	r2, r3, #3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3208      	adds	r2, #8
 8001006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800100a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	220f      	movs	r2, #15
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43db      	mvns	r3, r3
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	691a      	ldr	r2, [r3, #16]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	f003 0307 	and.w	r3, r3, #7
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	08da      	lsrs	r2, r3, #3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3208      	adds	r2, #8
 8001040:	6939      	ldr	r1, [r7, #16]
 8001042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	2203      	movs	r2, #3
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0203 	and.w	r2, r3, #3
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4313      	orrs	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001082:	2b00      	cmp	r3, #0
 8001084:	f000 8098 	beq.w	80011b8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001088:	4a54      	ldr	r2, [pc, #336]	; (80011dc <HAL_GPIO_Init+0x2c8>)
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	089b      	lsrs	r3, r3, #2
 800108e:	3302      	adds	r3, #2
 8001090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001094:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	220f      	movs	r2, #15
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010b2:	d019      	beq.n	80010e8 <HAL_GPIO_Init+0x1d4>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a4a      	ldr	r2, [pc, #296]	; (80011e0 <HAL_GPIO_Init+0x2cc>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d013      	beq.n	80010e4 <HAL_GPIO_Init+0x1d0>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4a49      	ldr	r2, [pc, #292]	; (80011e4 <HAL_GPIO_Init+0x2d0>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d00d      	beq.n	80010e0 <HAL_GPIO_Init+0x1cc>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a48      	ldr	r2, [pc, #288]	; (80011e8 <HAL_GPIO_Init+0x2d4>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d007      	beq.n	80010dc <HAL_GPIO_Init+0x1c8>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a47      	ldr	r2, [pc, #284]	; (80011ec <HAL_GPIO_Init+0x2d8>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d101      	bne.n	80010d8 <HAL_GPIO_Init+0x1c4>
 80010d4:	2304      	movs	r3, #4
 80010d6:	e008      	b.n	80010ea <HAL_GPIO_Init+0x1d6>
 80010d8:	2307      	movs	r3, #7
 80010da:	e006      	b.n	80010ea <HAL_GPIO_Init+0x1d6>
 80010dc:	2303      	movs	r3, #3
 80010de:	e004      	b.n	80010ea <HAL_GPIO_Init+0x1d6>
 80010e0:	2302      	movs	r3, #2
 80010e2:	e002      	b.n	80010ea <HAL_GPIO_Init+0x1d6>
 80010e4:	2301      	movs	r3, #1
 80010e6:	e000      	b.n	80010ea <HAL_GPIO_Init+0x1d6>
 80010e8:	2300      	movs	r3, #0
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	f002 0203 	and.w	r2, r2, #3
 80010f0:	0092      	lsls	r2, r2, #2
 80010f2:	4093      	lsls	r3, r2
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010fa:	4938      	ldr	r1, [pc, #224]	; (80011dc <HAL_GPIO_Init+0x2c8>)
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	089b      	lsrs	r3, r3, #2
 8001100:	3302      	adds	r3, #2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001108:	4b39      	ldr	r3, [pc, #228]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	43db      	mvns	r3, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800112c:	4a30      	ldr	r2, [pc, #192]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001132:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4313      	orrs	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001156:	4a26      	ldr	r2, [pc, #152]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800115c:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 800115e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001162:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	43db      	mvns	r3, r3
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4013      	ands	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4313      	orrs	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001182:	4a1b      	ldr	r2, [pc, #108]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800118a:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 800118c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	43db      	mvns	r3, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011b0:	4a0f      	ldr	r2, [pc, #60]	; (80011f0 <HAL_GPIO_Init+0x2dc>)
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	fa22 f303 	lsr.w	r3, r2, r3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	f47f aeab 	bne.w	8000f24 <HAL_GPIO_Init+0x10>
  }
}
 80011ce:	bf00      	nop
 80011d0:	bf00      	nop
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	40010000 	.word	0x40010000
 80011e0:	48000400 	.word	0x48000400
 80011e4:	48000800 	.word	0x48000800
 80011e8:	48000c00 	.word	0x48000c00
 80011ec:	48001000 	.word	0x48001000
 80011f0:	58000800 	.word	0x58000800

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001210:	e002      	b.n	8001218 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001226:	b08b      	sub	sp, #44	; 0x2c
 8001228:	af06      	add	r7, sp, #24
 800122a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e0dd      	b.n	80013f2 <HAL_PCD_Init+0x1ce>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d106      	bne.n	8001250 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2200      	movs	r2, #0
 8001246:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff fba2 	bl	8000994 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2203      	movs	r2, #3
 8001254:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* DMA Not supported for FS instance, Force to Zero */
  hpcd->Init.dma_enable = 0U;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f002 feb5 	bl	8003fd2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	e04d      	b.n	800130a <HAL_PCD_Init+0xe6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	1c5a      	adds	r2, r3, #1
 8001274:	4613      	mov	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	440b      	add	r3, r1
 800127e:	3305      	adds	r3, #5
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	4613      	mov	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	440b      	add	r3, r1
 8001294:	3304      	adds	r3, #4
 8001296:	7bfa      	ldrb	r2, [r7, #15]
 8001298:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800129a:	7bfa      	ldrb	r2, [r7, #15]
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	b298      	uxth	r0, r3
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	440b      	add	r3, r1
 80012ac:	333a      	adds	r3, #58	; 0x3a
 80012ae:	4602      	mov	r2, r0
 80012b0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	6879      	ldr	r1, [r7, #4]
 80012b6:	1c5a      	adds	r2, r3, #1
 80012b8:	4613      	mov	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	440b      	add	r3, r1
 80012c2:	3307      	adds	r3, #7
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80012c8:	7bfa      	ldrb	r2, [r7, #15]
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	4613      	mov	r3, r2
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4413      	add	r3, r2
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	440b      	add	r3, r1
 80012d6:	333c      	adds	r3, #60	; 0x3c
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80012dc:	7bfa      	ldrb	r2, [r7, #15]
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	4613      	mov	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	440b      	add	r3, r1
 80012ea:	3340      	adds	r3, #64	; 0x40
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80012f0:	7bfa      	ldrb	r2, [r7, #15]
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	4613      	mov	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	440b      	add	r3, r1
 80012fe:	3344      	adds	r3, #68	; 0x44
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	3301      	adds	r3, #1
 8001308:	73fb      	strb	r3, [r7, #15]
 800130a:	7bfa      	ldrb	r2, [r7, #15]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	429a      	cmp	r2, r3
 8001312:	d3ac      	bcc.n	800126e <HAL_PCD_Init+0x4a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001314:	2300      	movs	r3, #0
 8001316:	73fb      	strb	r3, [r7, #15]
 8001318:	e044      	b.n	80013a4 <HAL_PCD_Init+0x180>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800131a:	7bfa      	ldrb	r2, [r7, #15]
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	00db      	lsls	r3, r3, #3
 8001326:	440b      	add	r3, r1
 8001328:	f203 136d 	addw	r3, r3, #365	; 0x16d
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001330:	7bfa      	ldrb	r2, [r7, #15]
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	4613      	mov	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	00db      	lsls	r3, r3, #3
 800133c:	440b      	add	r3, r1
 800133e:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8001342:	7bfa      	ldrb	r2, [r7, #15]
 8001344:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001346:	7bfa      	ldrb	r2, [r7, #15]
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	440b      	add	r3, r1
 8001354:	f203 136f 	addw	r3, r3, #367	; 0x16f
 8001358:	2200      	movs	r2, #0
 800135a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800135c:	7bfa      	ldrb	r2, [r7, #15]
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	440b      	add	r3, r1
 800136a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001372:	7bfa      	ldrb	r2, [r7, #15]
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	440b      	add	r3, r1
 8001380:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001388:	7bfa      	ldrb	r2, [r7, #15]
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	440b      	add	r3, r1
 8001396:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	3301      	adds	r3, #1
 80013a2:	73fb      	strb	r3, [r7, #15]
 80013a4:	7bfa      	ldrb	r2, [r7, #15]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d3b5      	bcc.n	800131a <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	687e      	ldr	r6, [r7, #4]
 80013b6:	466d      	mov	r5, sp
 80013b8:	f106 0410 	add.w	r4, r6, #16
 80013bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80013c8:	1d33      	adds	r3, r6, #4
 80013ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013cc:	6838      	ldr	r0, [r7, #0]
 80013ce:	f002 fe1b 	bl	8004008 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2201      	movs	r2, #1
 80013de:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d102      	bne.n	80013f0 <HAL_PCD_Init+0x1cc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f000 f805 	bl	80013fa <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013fa <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b085      	sub	sp, #20
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2201      	movs	r2, #1
 800140c:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800141e:	b29b      	uxth	r3, r3
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	b29a      	uxth	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001432:	b29b      	uxth	r3, r3
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	b29a      	uxth	r2, r3
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
	...

08001450 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <LL_EXTI_EnableIT_0_31+0x24>)
 800145a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800145e:	4905      	ldr	r1, [pc, #20]	; (8001474 <LL_EXTI_EnableIT_0_31+0x24>)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4313      	orrs	r3, r2
 8001464:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	58000800 	.word	0x58000800

08001478 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <LL_EXTI_DisableIT_0_31+0x28>)
 8001482:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	43db      	mvns	r3, r3
 800148a:	4905      	ldr	r1, [pc, #20]	; (80014a0 <LL_EXTI_DisableIT_0_31+0x28>)
 800148c:	4013      	ands	r3, r2
 800148e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	58000800 	.word	0x58000800

080014a4 <LL_C2_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 80014ac:	4b07      	ldr	r3, [pc, #28]	; (80014cc <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80014ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	4905      	ldr	r1, [pc, #20]	; (80014cc <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80014b8:	4013      	ands	r3, r2
 80014ba:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	58000800 	.word	0x58000800

080014d0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4904      	ldr	r1, [pc, #16]	; (80014f0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	600b      	str	r3, [r1, #0]

}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	58000800 	.word	0x58000800

080014f4 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	43db      	mvns	r3, r3
 8001504:	4904      	ldr	r1, [pc, #16]	; (8001518 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001506:	4013      	ands	r3, r2
 8001508:	600b      	str	r3, [r1, #0]

}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	58000800 	.word	0x58000800

0800151c <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	4904      	ldr	r1, [pc, #16]	; (800153c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	58000800 	.word	0x58000800

08001540 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001548:	4b06      	ldr	r3, [pc, #24]	; (8001564 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800154a:	685a      	ldr	r2, [r3, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	43db      	mvns	r3, r3
 8001550:	4904      	ldr	r1, [pc, #16]	; (8001564 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001552:	4013      	ands	r3, r2
 8001554:	604b      	str	r3, [r1, #4]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	58000800 	.word	0x58000800

08001568 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a04      	ldr	r2, [pc, #16]	; (8001584 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001576:	6013      	str	r3, [r2, #0]
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	58000400 	.word	0x58000400

08001588 <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8001590:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <HAL_PWR_ConfigPVD+0x80>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 020e 	bic.w	r2, r3, #14
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	491a      	ldr	r1, [pc, #104]	; (8001608 <HAL_PWR_ConfigPVD+0x80>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  
  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 80015a2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015a6:	f7ff ff67 	bl	8001478 <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 80015aa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015ae:	f7ff ff79 	bl	80014a4 <LL_C2_EXTI_DisableIT_0_31>
    
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80015b2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015b6:	f7ff ffc3 	bl	8001540 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 80015ba:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015be:	f7ff ff99 	bl	80014f4 <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80015ce:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015d2:	f7ff ff3d 	bl	8001450 <LL_EXTI_EnableIT_0_31>
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80015e2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015e6:	f7ff ff73 	bl	80014d0 <LL_EXTI_EnableRisingTrig_0_31>
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d003      	beq.n	80015fe <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80015f6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80015fa:	f7ff ff8f 	bl	800151c <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	58000400 	.word	0x58000400

0800160c <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_PWR_EnablePVD+0x1c>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	4a04      	ldr	r2, [pc, #16]	; (8001628 <HAL_PWR_EnablePVD+0x1c>)
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	6053      	str	r3, [r2, #4]
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	58000400 	.word	0x58000400

0800162c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <HAL_PWREx_GetVoltageRange+0x18>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	58000400 	.word	0x58000400

08001648 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800164c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001656:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800165a:	d101      	bne.n	8001660 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800165c:	2301      	movs	r3, #1
 800165e:	e000      	b.n	8001662 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <LL_RCC_HSE_Enable>:
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001670:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800167a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800167e:	6013      	str	r3, [r2, #0]
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <LL_RCC_HSE_Disable>:
{
 800168a:	b480      	push	{r7}
 800168c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800168e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001698:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800169c:	6013      	str	r3, [r2, #0]
}
 800169e:	bf00      	nop
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <LL_RCC_HSE_IsReady>:
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80016ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80016ba:	d101      	bne.n	80016c0 <LL_RCC_HSE_IsReady+0x18>
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <LL_RCC_HSE_IsReady+0x1a>
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <LL_RCC_HSI_Enable>:
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80016d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016de:	6013      	str	r3, [r2, #0]
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_RCC_HSI_Disable>:
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80016ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016fc:	6013      	str	r3, [r2, #0]
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <LL_RCC_HSI_IsReady>:
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800170c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800171a:	d101      	bne.n	8001720 <LL_RCC_HSI_IsReady+0x18>
 800171c:	2301      	movs	r3, #1
 800171e:	e000      	b.n	8001722 <LL_RCC_HSI_IsReady+0x1a>
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_RCC_HSI_SetCalibTrimming>:
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	061b      	lsls	r3, r3, #24
 8001742:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001746:	4313      	orrs	r3, r2
 8001748:	604b      	str	r3, [r1, #4]
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <LL_RCC_HSI48_Enable>:
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800175a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800175e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001762:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <LL_RCC_HSI48_Disable>:
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800177c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001780:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001784:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001788:	f023 0301 	bic.w	r3, r3, #1
 800178c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <LL_RCC_HSI48_IsReady>:
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800179e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d101      	bne.n	80017b2 <LL_RCC_HSI48_IsReady+0x18>
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <LL_RCC_HSI48_IsReady+0x1a>
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr

080017be <LL_RCC_LSE_Enable>:
{
 80017be:	b480      	push	{r7}
 80017c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80017c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <LL_RCC_LSE_Disable>:
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80017e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017f0:	f023 0301 	bic.w	r3, r3, #1
 80017f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <LL_RCC_LSE_EnableBypass>:
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800180a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800180e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001812:	f043 0304 	orr.w	r3, r3, #4
 8001816:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800181a:	bf00      	nop
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <LL_RCC_LSE_DisableBypass>:
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800182c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001830:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001834:	f023 0304 	bic.w	r3, r3, #4
 8001838:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800184a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800184e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b02      	cmp	r3, #2
 8001858:	d101      	bne.n	800185e <LL_RCC_LSE_IsReady+0x18>
 800185a:	2301      	movs	r3, #1
 800185c:	e000      	b.n	8001860 <LL_RCC_LSE_IsReady+0x1a>
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800186e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001876:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001894:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001898:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800189c:	f023 0301 	bic.w	r3, r3, #1
 80018a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80018b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d101      	bne.n	80018c6 <LL_RCC_LSI1_IsReady+0x18>
 80018c2:	2301      	movs	r3, #1
 80018c4:	e000      	b.n	80018c8 <LL_RCC_LSI1_IsReady+0x1a>
 80018c6:	2300      	movs	r3, #0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80018d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018e2:	f043 0304 	orr.w	r3, r3, #4
 80018e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80018f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001900:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001904:	f023 0304 	bic.w	r3, r3, #4
 8001908:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800191a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800191e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001922:	f003 0308 	and.w	r3, r3, #8
 8001926:	2b08      	cmp	r3, #8
 8001928:	d101      	bne.n	800192e <LL_RCC_LSI2_IsReady+0x18>
 800192a:	2301      	movs	r3, #1
 800192c:	e000      	b.n	8001930 <LL_RCC_LSI2_IsReady+0x1a>
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800193a:	b480      	push	{r7}
 800193c:	b083      	sub	sp, #12
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800194a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	021b      	lsls	r3, r3, #8
 8001952:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001956:	4313      	orrs	r3, r2
 8001958:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800196c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800198a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001994:	f023 0301 	bic.w	r3, r3, #1
 8001998:	6013      	str	r3, [r2, #0]
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80019a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d101      	bne.n	80019ba <LL_RCC_MSI_IsReady+0x16>
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <LL_RCC_MSI_IsReady+0x18>
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80019ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4313      	orrs	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80019f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019fe:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2bb0      	cmp	r3, #176	; 0xb0
 8001a04:	d901      	bls.n	8001a0a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001a06:	23b0      	movs	r3, #176	; 0xb0
 8001a08:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001a0a:	687b      	ldr	r3, [r7, #4]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	021b      	lsls	r3, r3, #8
 8001a2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a32:	4313      	orrs	r3, r2
 8001a34:	604b      	str	r3, [r1, #4]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001a4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f023 0203 	bic.w	r2, r3, #3
 8001a54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	608b      	str	r3, [r1, #8]
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f003 030c 	and.w	r3, r3, #12
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	608b      	str	r3, [r1, #8]
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001ab2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ab6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001aba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001abe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001ade:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ae2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ae6:	f023 020f 	bic.w	r2, r3, #15
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	091b      	lsrs	r3, r3, #4
 8001aee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001af2:	4313      	orrs	r3, r2
 8001af4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	608b      	str	r3, [r1, #8]
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001b34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	608b      	str	r3, [r1, #8]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001b58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b74:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001b78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b8e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001b92:	011b      	lsls	r3, r3, #4
 8001b94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001ba6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001bbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001bd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001be0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be4:	6013      	str	r3, [r2, #0]
}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001bf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c02:	6013      	str	r3, [r2, #0]
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001c12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c20:	d101      	bne.n	8001c26 <LL_RCC_PLL_IsReady+0x18>
 8001c22:	2301      	movs	r3, #1
 8001c24:	e000      	b.n	8001c28 <LL_RCC_PLL_IsReady+0x1a>
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001c36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001c50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001c68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	f003 0303 	and.w	r3, r3, #3
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001c98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ca6:	d101      	bne.n	8001cac <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cc0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ccc:	d101      	bne.n	8001cd2 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001ce2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ce6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf2:	d101      	bne.n	8001cf8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d16:	d101      	bne.n	8001d1c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e000      	b.n	8001d1e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001d3a:	d101      	bne.n	8001d40 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e000      	b.n	8001d42 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b08d      	sub	sp, #52	; 0x34
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e363      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0320 	and.w	r3, r3, #32
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 808d 	beq.w	8001e86 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d6c:	f7ff fe7d 	bl	8001a6a <LL_RCC_GetSysClkSource>
 8001d70:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d72:	f7ff ff83 	bl	8001c7c <LL_RCC_PLL_GetMainSource>
 8001d76:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d005      	beq.n	8001d8a <HAL_RCC_OscConfig+0x3e>
 8001d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d80:	2b0c      	cmp	r3, #12
 8001d82:	d147      	bne.n	8001e14 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d144      	bne.n	8001e14 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e347      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001d9a:	f7ff fe28 	bl	80019ee <LL_RCC_MSI_GetRange>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	429c      	cmp	r4, r3
 8001da2:	d914      	bls.n	8001dce <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da8:	4618      	mov	r0, r3
 8001daa:	f000 fd61 	bl	8002870 <RCC_SetFlashLatencyFromMSIRange>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e336      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff fe02 	bl	80019c6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fe26 	bl	8001a18 <LL_RCC_MSI_SetCalibTrimming>
 8001dcc:	e013      	b.n	8001df6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff fdf7 	bl	80019c6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fe1b 	bl	8001a18 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 fd42 	bl	8002870 <RCC_SetFlashLatencyFromMSIRange>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e317      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001df6:	f000 fcc9 	bl	800278c <HAL_RCC_GetHCLKFreq>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4aa4      	ldr	r2, [pc, #656]	; (8002090 <HAL_RCC_OscConfig+0x344>)
 8001dfe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e00:	4ba4      	ldr	r3, [pc, #656]	; (8002094 <HAL_RCC_OscConfig+0x348>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fe35 	bl	8000a74 <HAL_InitTick>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d039      	beq.n	8001e84 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e308      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d01e      	beq.n	8001e5a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e1c:	f7ff fda4 	bl	8001968 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e20:	f7fe ff80 	bl	8000d24 <HAL_GetTick>
 8001e24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e28:	f7fe ff7c 	bl	8000d24 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e2f5      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001e3a:	f7ff fdb3 	bl	80019a4 <LL_RCC_MSI_IsReady>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f1      	beq.n	8001e28 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fdbc 	bl	80019c6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff fde0 	bl	8001a18 <LL_RCC_MSI_SetCalibTrimming>
 8001e58:	e015      	b.n	8001e86 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e5a:	f7ff fd94 	bl	8001986 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e5e:	f7fe ff61 	bl	8000d24 <HAL_GetTick>
 8001e62:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e66:	f7fe ff5d 	bl	8000d24 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e2d6      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001e78:	f7ff fd94 	bl	80019a4 <LL_RCC_MSI_IsReady>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1f1      	bne.n	8001e66 <HAL_RCC_OscConfig+0x11a>
 8001e82:	e000      	b.n	8001e86 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001e84:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d047      	beq.n	8001f22 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e92:	f7ff fdea 	bl	8001a6a <LL_RCC_GetSysClkSource>
 8001e96:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e98:	f7ff fef0 	bl	8001c7c <LL_RCC_PLL_GetMainSource>
 8001e9c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d005      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x164>
 8001ea4:	6a3b      	ldr	r3, [r7, #32]
 8001ea6:	2b0c      	cmp	r3, #12
 8001ea8:	d108      	bne.n	8001ebc <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	2b03      	cmp	r3, #3
 8001eae:	d105      	bne.n	8001ebc <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d134      	bne.n	8001f22 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e2b4      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec4:	d102      	bne.n	8001ecc <HAL_RCC_OscConfig+0x180>
 8001ec6:	f7ff fbd1 	bl	800166c <LL_RCC_HSE_Enable>
 8001eca:	e001      	b.n	8001ed0 <HAL_RCC_OscConfig+0x184>
 8001ecc:	f7ff fbdd 	bl	800168a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d012      	beq.n	8001efe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7fe ff24 	bl	8000d24 <HAL_GetTick>
 8001edc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee0:	f7fe ff20 	bl	8000d24 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b64      	cmp	r3, #100	; 0x64
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e299      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001ef2:	f7ff fbd9 	bl	80016a8 <LL_RCC_HSE_IsReady>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0f1      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x194>
 8001efc:	e011      	b.n	8001f22 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001efe:	f7fe ff11 	bl	8000d24 <HAL_GetTick>
 8001f02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f06:	f7fe ff0d 	bl	8000d24 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b64      	cmp	r3, #100	; 0x64
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e286      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001f18:	f7ff fbc6 	bl	80016a8 <LL_RCC_HSE_IsReady>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f1      	bne.n	8001f06 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d04c      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f2e:	f7ff fd9c 	bl	8001a6a <LL_RCC_GetSysClkSource>
 8001f32:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f34:	f7ff fea2 	bl	8001c7c <LL_RCC_PLL_GetMainSource>
 8001f38:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	2b04      	cmp	r3, #4
 8001f3e:	d005      	beq.n	8001f4c <HAL_RCC_OscConfig+0x200>
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	2b0c      	cmp	r3, #12
 8001f44:	d10e      	bne.n	8001f64 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d10b      	bne.n	8001f64 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e266      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fbe5 	bl	800172c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001f62:	e031      	b.n	8001fc8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d019      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f6c:	f7ff fbae 	bl	80016cc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f70:	f7fe fed8 	bl	8000d24 <HAL_GetTick>
 8001f74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f78:	f7fe fed4 	bl	8000d24 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e24d      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001f8a:	f7ff fbbd 	bl	8001708 <LL_RCC_HSI_IsReady>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f1      	beq.n	8001f78 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fbc7 	bl	800172c <LL_RCC_HSI_SetCalibTrimming>
 8001f9e:	e013      	b.n	8001fc8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa0:	f7ff fba3 	bl	80016ea <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa4:	f7fe febe 	bl	8000d24 <HAL_GetTick>
 8001fa8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fac:	f7fe feba 	bl	8000d24 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e233      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001fbe:	f7ff fba3 	bl	8001708 <LL_RCC_HSI_IsReady>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1f1      	bne.n	8001fac <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0308 	and.w	r3, r3, #8
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d106      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 80a3 	beq.w	8002128 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d076      	beq.n	80020d8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0310 	and.w	r3, r3, #16
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d046      	beq.n	8002084 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001ff6:	f7ff fc5a 	bl	80018ae <LL_RCC_LSI1_IsReady>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d113      	bne.n	8002028 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002000:	f7ff fc33 	bl	800186a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002004:	f7fe fe8e 	bl	8000d24 <HAL_GetTick>
 8002008:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800200c:	f7fe fe8a 	bl	8000d24 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e203      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800201e:	f7ff fc46 	bl	80018ae <LL_RCC_LSI1_IsReady>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0f1      	beq.n	800200c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002028:	f7ff fc53 	bl	80018d2 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202c:	f7fe fe7a 	bl	8000d24 <HAL_GetTick>
 8002030:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002034:	f7fe fe76 	bl	8000d24 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b03      	cmp	r3, #3
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e1ef      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002046:	f7ff fc66 	bl	8001916 <LL_RCC_LSI2_IsReady>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0f1      	beq.n	8002034 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff fc70 	bl	800193a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800205a:	f7ff fc17 	bl	800188c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205e:	f7fe fe61 	bl	8000d24 <HAL_GetTick>
 8002062:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002066:	f7fe fe5d 	bl	8000d24 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e1d6      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002078:	f7ff fc19 	bl	80018ae <LL_RCC_LSI1_IsReady>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f1      	bne.n	8002066 <HAL_RCC_OscConfig+0x31a>
 8002082:	e051      	b.n	8002128 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002084:	f7ff fbf1 	bl	800186a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002088:	f7fe fe4c 	bl	8000d24 <HAL_GetTick>
 800208c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800208e:	e00c      	b.n	80020aa <HAL_RCC_OscConfig+0x35e>
 8002090:	20000004 	.word	0x20000004
 8002094:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002098:	f7fe fe44 	bl	8000d24 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e1bd      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80020aa:	f7ff fc00 	bl	80018ae <LL_RCC_LSI1_IsReady>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d0f1      	beq.n	8002098 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80020b4:	f7ff fc1e 	bl	80018f4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80020ba:	f7fe fe33 	bl	8000d24 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e1ac      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80020cc:	f7ff fc23 	bl	8001916 <LL_RCC_LSI2_IsReady>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1f1      	bne.n	80020ba <HAL_RCC_OscConfig+0x36e>
 80020d6:	e027      	b.n	8002128 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80020d8:	f7ff fc0c 	bl	80018f4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020dc:	f7fe fe22 	bl	8000d24 <HAL_GetTick>
 80020e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80020e4:	f7fe fe1e 	bl	8000d24 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b03      	cmp	r3, #3
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e197      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80020f6:	f7ff fc0e 	bl	8001916 <LL_RCC_LSI2_IsReady>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f1      	bne.n	80020e4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002100:	f7ff fbc4 	bl	800188c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002104:	f7fe fe0e 	bl	8000d24 <HAL_GetTick>
 8002108:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800210c:	f7fe fe0a 	bl	8000d24 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e183      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800211e:	f7ff fbc6 	bl	80018ae <LL_RCC_LSI1_IsReady>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1f1      	bne.n	800210c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d05b      	beq.n	80021ec <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002134:	4ba7      	ldr	r3, [pc, #668]	; (80023d4 <HAL_RCC_OscConfig+0x688>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213c:	2b00      	cmp	r3, #0
 800213e:	d114      	bne.n	800216a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002140:	f7ff fa12 	bl	8001568 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002144:	f7fe fdee 	bl	8000d24 <HAL_GetTick>
 8002148:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800214c:	f7fe fdea 	bl	8000d24 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e163      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800215e:	4b9d      	ldr	r3, [pc, #628]	; (80023d4 <HAL_RCC_OscConfig+0x688>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0f0      	beq.n	800214c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d102      	bne.n	8002178 <HAL_RCC_OscConfig+0x42c>
 8002172:	f7ff fb24 	bl	80017be <LL_RCC_LSE_Enable>
 8002176:	e00c      	b.n	8002192 <HAL_RCC_OscConfig+0x446>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b05      	cmp	r3, #5
 800217e:	d104      	bne.n	800218a <HAL_RCC_OscConfig+0x43e>
 8002180:	f7ff fb3f 	bl	8001802 <LL_RCC_LSE_EnableBypass>
 8002184:	f7ff fb1b 	bl	80017be <LL_RCC_LSE_Enable>
 8002188:	e003      	b.n	8002192 <HAL_RCC_OscConfig+0x446>
 800218a:	f7ff fb29 	bl	80017e0 <LL_RCC_LSE_Disable>
 800218e:	f7ff fb49 	bl	8001824 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d014      	beq.n	80021c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219a:	f7fe fdc3 	bl	8000d24 <HAL_GetTick>
 800219e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80021a0:	e00a      	b.n	80021b8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a2:	f7fe fdbf 	bl	8000d24 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e136      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80021b8:	f7ff fb45 	bl	8001846 <LL_RCC_LSE_IsReady>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0ef      	beq.n	80021a2 <HAL_RCC_OscConfig+0x456>
 80021c2:	e013      	b.n	80021ec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c4:	f7fe fdae 	bl	8000d24 <HAL_GetTick>
 80021c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80021ca:	e00a      	b.n	80021e2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021cc:	f7fe fdaa 	bl	8000d24 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e121      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80021e2:	f7ff fb30 	bl	8001846 <LL_RCC_LSE_IsReady>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1ef      	bne.n	80021cc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d02c      	beq.n	8002252 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d014      	beq.n	800222a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002200:	f7ff faa9 	bl	8001756 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002204:	f7fe fd8e 	bl	8000d24 <HAL_GetTick>
 8002208:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800220c:	f7fe fd8a 	bl	8000d24 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e103      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800221e:	f7ff fabc 	bl	800179a <LL_RCC_HSI48_IsReady>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f1      	beq.n	800220c <HAL_RCC_OscConfig+0x4c0>
 8002228:	e013      	b.n	8002252 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800222a:	f7ff faa5 	bl	8001778 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222e:	f7fe fd79 	bl	8000d24 <HAL_GetTick>
 8002232:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002236:	f7fe fd75 	bl	8000d24 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e0ee      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002248:	f7ff faa7 	bl	800179a <LL_RCC_HSI48_IsReady>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f1      	bne.n	8002236 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002256:	2b00      	cmp	r3, #0
 8002258:	f000 80e4 	beq.w	8002424 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800225c:	f7ff fc05 	bl	8001a6a <LL_RCC_GetSysClkSource>
 8002260:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002262:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226e:	2b02      	cmp	r3, #2
 8002270:	f040 80b4 	bne.w	80023dc <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0203 	and.w	r2, r3, #3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	429a      	cmp	r2, r3
 8002280:	d123      	bne.n	80022ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800228c:	429a      	cmp	r2, r3
 800228e:	d11c      	bne.n	80022ca <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	0a1b      	lsrs	r3, r3, #8
 8002294:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800229c:	429a      	cmp	r2, r3
 800229e:	d114      	bne.n	80022ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d10d      	bne.n	80022ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d106      	bne.n	80022ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d05d      	beq.n	8002386 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d058      	beq.n	8002382 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80022d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e0a1      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80022e2:	f7ff fc85 	bl	8001bf0 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022e6:	f7fe fd1d 	bl	8000d24 <HAL_GetTick>
 80022ea:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ee:	f7fe fd19 	bl	8000d24 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e092      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1ef      	bne.n	80022ee <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800230e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	4b30      	ldr	r3, [pc, #192]	; (80023d8 <HAL_RCC_OscConfig+0x68c>)
 8002316:	4013      	ands	r3, r2
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002320:	4311      	orrs	r1, r2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002326:	0212      	lsls	r2, r2, #8
 8002328:	4311      	orrs	r1, r2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800232e:	4311      	orrs	r1, r2
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002334:	4311      	orrs	r1, r2
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800233a:	430a      	orrs	r2, r1
 800233c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002340:	4313      	orrs	r3, r2
 8002342:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002344:	f7ff fc45 	bl	8001bd2 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002356:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002358:	f7fe fce4 	bl	8000d24 <HAL_GetTick>
 800235c:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002360:	f7fe fce0 	bl	8000d24 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e059      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0ef      	beq.n	8002360 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002380:	e050      	b.n	8002424 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e04f      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002386:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d147      	bne.n	8002424 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002394:	f7ff fc1d 	bl	8001bd2 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023a8:	f7fe fcbc 	bl	8000d24 <HAL_GetTick>
 80023ac:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b0:	f7fe fcb8 	bl	8000d24 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e031      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0ef      	beq.n	80023b0 <HAL_RCC_OscConfig+0x664>
 80023d0:	e028      	b.n	8002424 <HAL_RCC_OscConfig+0x6d8>
 80023d2:	bf00      	nop
 80023d4:	58000400 	.word	0x58000400
 80023d8:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	2b0c      	cmp	r3, #12
 80023e0:	d01e      	beq.n	8002420 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e2:	f7ff fc05 	bl	8001bf0 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e6:	f7fe fc9d 	bl	8000d24 <HAL_GetTick>
 80023ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ee:	f7fe fc99 	bl	8000d24 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e012      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1ef      	bne.n	80023ee <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800240e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002412:	68da      	ldr	r2, [r3, #12]
 8002414:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002418:	4b05      	ldr	r3, [pc, #20]	; (8002430 <HAL_RCC_OscConfig+0x6e4>)
 800241a:	4013      	ands	r3, r2
 800241c:	60cb      	str	r3, [r1, #12]
 800241e:	e001      	b.n	8002424 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e000      	b.n	8002426 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3734      	adds	r7, #52	; 0x34
 800242a:	46bd      	mov	sp, r7
 800242c:	bd90      	pop	{r4, r7, pc}
 800242e:	bf00      	nop
 8002430:	eefefffc 	.word	0xeefefffc

08002434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e12d      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002448:	4b98      	ldr	r3, [pc, #608]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d91b      	bls.n	800248e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	4b95      	ldr	r3, [pc, #596]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f023 0207 	bic.w	r2, r3, #7
 800245e:	4993      	ldr	r1, [pc, #588]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	4313      	orrs	r3, r2
 8002464:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002466:	f7fe fc5d 	bl	8000d24 <HAL_GetTick>
 800246a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246c:	e008      	b.n	8002480 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800246e:	f7fe fc59 	bl	8000d24 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e111      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002480:	4b8a      	ldr	r3, [pc, #552]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	429a      	cmp	r2, r3
 800248c:	d1ef      	bne.n	800246e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d016      	beq.n	80024c8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff faef 	bl	8001a82 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80024a4:	f7fe fc3e 	bl	8000d24 <HAL_GetTick>
 80024a8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80024aa:	e008      	b.n	80024be <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80024ac:	f7fe fc3a 	bl	8000d24 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e0f2      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80024be:	f7ff fbe9 	bl	8001c94 <LL_RCC_IsActiveFlag_HPRE>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f1      	beq.n	80024ac <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0320 	and.w	r3, r3, #32
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d016      	beq.n	8002502 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fae6 	bl	8001aaa <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80024de:	f7fe fc21 	bl	8000d24 <HAL_GetTick>
 80024e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80024e6:	f7fe fc1d 	bl	8000d24 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e0d5      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80024f8:	f7ff fbde 	bl	8001cb8 <LL_RCC_IsActiveFlag_C2HPRE>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0f1      	beq.n	80024e6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d016      	beq.n	800253c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fadf 	bl	8001ad6 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002518:	f7fe fc04 	bl	8000d24 <HAL_GetTick>
 800251c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800251e:	e008      	b.n	8002532 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002520:	f7fe fc00 	bl	8000d24 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e0b8      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002532:	f7ff fbd4 	bl	8001cde <LL_RCC_IsActiveFlag_SHDHPRE>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0f1      	beq.n	8002520 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d016      	beq.n	8002576 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff fad9 	bl	8001b04 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002552:	f7fe fbe7 	bl	8000d24 <HAL_GetTick>
 8002556:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002558:	e008      	b.n	800256c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800255a:	f7fe fbe3 	bl	8000d24 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e09b      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800256c:	f7ff fbca 	bl	8001d04 <LL_RCC_IsActiveFlag_PPRE1>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f1      	beq.n	800255a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d017      	beq.n	80025b2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff facf 	bl	8001b2c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800258e:	f7fe fbc9 	bl	8000d24 <HAL_GetTick>
 8002592:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002596:	f7fe fbc5 	bl	8000d24 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e07d      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80025a8:	f7ff fbbe 	bl	8001d28 <LL_RCC_IsActiveFlag_PPRE2>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f1      	beq.n	8002596 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d043      	beq.n	8002646 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d106      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80025c6:	f7ff f86f 	bl	80016a8 <LL_RCC_HSE_IsReady>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d11e      	bne.n	800260e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e067      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b03      	cmp	r3, #3
 80025da:	d106      	bne.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80025dc:	f7ff fb17 	bl	8001c0e <LL_RCC_PLL_IsReady>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d113      	bne.n	800260e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e05c      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d106      	bne.n	8002600 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80025f2:	f7ff f9d7 	bl	80019a4 <LL_RCC_MSI_IsReady>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d108      	bne.n	800260e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e051      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002600:	f7ff f882 	bl	8001708 <LL_RCC_HSI_IsReady>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e04a      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff fa15 	bl	8001a42 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002618:	f7fe fb84 	bl	8000d24 <HAL_GetTick>
 800261c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	e00a      	b.n	8002636 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002620:	f7fe fb80 	bl	8000d24 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	f241 3288 	movw	r2, #5000	; 0x1388
 800262e:	4293      	cmp	r3, r2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e036      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	f7ff fa18 	bl	8001a6a <LL_RCC_GetSysClkSource>
 800263a:	4602      	mov	r2, r0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	429a      	cmp	r2, r3
 8002644:	d1ec      	bne.n	8002620 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002646:	4b19      	ldr	r3, [pc, #100]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	d21b      	bcs.n	800268c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002654:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f023 0207 	bic.w	r2, r3, #7
 800265c:	4913      	ldr	r1, [pc, #76]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	4313      	orrs	r3, r2
 8002662:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002664:	f7fe fb5e 	bl	8000d24 <HAL_GetTick>
 8002668:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266a:	e008      	b.n	800267e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800266c:	f7fe fb5a 	bl	8000d24 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e012      	b.n	80026a4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800267e:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <HAL_RCC_ClockConfig+0x278>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d1ef      	bne.n	800266c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800268c:	f000 f87e 	bl	800278c <HAL_RCC_GetHCLKFreq>
 8002690:	4603      	mov	r3, r0
 8002692:	4a07      	ldr	r2, [pc, #28]	; (80026b0 <HAL_RCC_ClockConfig+0x27c>)
 8002694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002696:	f7fe fb51 	bl	8000d3c <HAL_GetTickPrio>
 800269a:	4603      	mov	r3, r0
 800269c:	4618      	mov	r0, r3
 800269e:	f7fe f9e9 	bl	8000a74 <HAL_InitTick>
 80026a2:	4603      	mov	r3, r0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	58004000 	.word	0x58004000
 80026b0:	20000004 	.word	0x20000004

080026b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b4:	b590      	push	{r4, r7, lr}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ba:	f7ff f9d6 	bl	8001a6a <LL_RCC_GetSysClkSource>
 80026be:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10a      	bne.n	80026dc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80026c6:	f7ff f992 	bl	80019ee <LL_RCC_MSI_GetRange>
 80026ca:	4603      	mov	r3, r0
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	4a2b      	ldr	r2, [pc, #172]	; (8002780 <HAL_RCC_GetSysClockFreq+0xcc>)
 80026d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	e04b      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d102      	bne.n	80026e8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026e2:	4b28      	ldr	r3, [pc, #160]	; (8002784 <HAL_RCC_GetSysClockFreq+0xd0>)
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	e045      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b08      	cmp	r3, #8
 80026ec:	d10a      	bne.n	8002704 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80026ee:	f7fe ffab 	bl	8001648 <LL_RCC_HSE_IsEnabledDiv2>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d102      	bne.n	80026fe <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80026f8:	4b22      	ldr	r3, [pc, #136]	; (8002784 <HAL_RCC_GetSysClockFreq+0xd0>)
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	e03a      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80026fe:	4b22      	ldr	r3, [pc, #136]	; (8002788 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	e037      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002704:	f7ff faba 	bl	8001c7c <LL_RCC_PLL_GetMainSource>
 8002708:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b02      	cmp	r3, #2
 800270e:	d003      	beq.n	8002718 <HAL_RCC_GetSysClockFreq+0x64>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	2b03      	cmp	r3, #3
 8002714:	d003      	beq.n	800271e <HAL_RCC_GetSysClockFreq+0x6a>
 8002716:	e00d      	b.n	8002734 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002718:	4b1a      	ldr	r3, [pc, #104]	; (8002784 <HAL_RCC_GetSysClockFreq+0xd0>)
 800271a:	60bb      	str	r3, [r7, #8]
        break;
 800271c:	e015      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800271e:	f7fe ff93 	bl	8001648 <LL_RCC_HSE_IsEnabledDiv2>
 8002722:	4603      	mov	r3, r0
 8002724:	2b01      	cmp	r3, #1
 8002726:	d102      	bne.n	800272e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002728:	4b16      	ldr	r3, [pc, #88]	; (8002784 <HAL_RCC_GetSysClockFreq+0xd0>)
 800272a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800272c:	e00d      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800272e:	4b16      	ldr	r3, [pc, #88]	; (8002788 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002730:	60bb      	str	r3, [r7, #8]
        break;
 8002732:	e00a      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002734:	f7ff f95b 	bl	80019ee <LL_RCC_MSI_GetRange>
 8002738:	4603      	mov	r3, r0
 800273a:	091b      	lsrs	r3, r3, #4
 800273c:	f003 030f 	and.w	r3, r3, #15
 8002740:	4a0f      	ldr	r2, [pc, #60]	; (8002780 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002746:	60bb      	str	r3, [r7, #8]
        break;
 8002748:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800274a:	f7ff fa72 	bl	8001c32 <LL_RCC_PLL_GetN>
 800274e:	4602      	mov	r2, r0
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	fb03 f402 	mul.w	r4, r3, r2
 8002756:	f7ff fa85 	bl	8001c64 <LL_RCC_PLL_GetDivider>
 800275a:	4603      	mov	r3, r0
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	3301      	adds	r3, #1
 8002760:	fbb4 f4f3 	udiv	r4, r4, r3
 8002764:	f7ff fa72 	bl	8001c4c <LL_RCC_PLL_GetR>
 8002768:	4603      	mov	r3, r0
 800276a:	0f5b      	lsrs	r3, r3, #29
 800276c:	3301      	adds	r3, #1
 800276e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002772:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002774:	68fb      	ldr	r3, [r7, #12]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}
 800277e:	bf00      	nop
 8002780:	08006bfc 	.word	0x08006bfc
 8002784:	00f42400 	.word	0x00f42400
 8002788:	01e84800 	.word	0x01e84800

0800278c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800278c:	b598      	push	{r3, r4, r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002790:	f7ff ff90 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8002794:	4604      	mov	r4, r0
 8002796:	f7ff f9dd 	bl	8001b54 <LL_RCC_GetAHBPrescaler>
 800279a:	4603      	mov	r3, r0
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	4a03      	ldr	r2, [pc, #12]	; (80027b0 <HAL_RCC_GetHCLKFreq+0x24>)
 80027a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	bd98      	pop	{r3, r4, r7, pc}
 80027b0:	08006b9c 	.word	0x08006b9c

080027b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027b4:	b598      	push	{r3, r4, r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80027b8:	f7ff ffe8 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027bc:	4604      	mov	r4, r0
 80027be:	f7ff f9f0 	bl	8001ba2 <LL_RCC_GetAPB1Prescaler>
 80027c2:	4603      	mov	r3, r0
 80027c4:	0a1b      	lsrs	r3, r3, #8
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	4a04      	ldr	r2, [pc, #16]	; (80027dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80027cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d0:	f003 031f 	and.w	r3, r3, #31
 80027d4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80027d8:	4618      	mov	r0, r3
 80027da:	bd98      	pop	{r3, r4, r7, pc}
 80027dc:	08006bdc 	.word	0x08006bdc

080027e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e0:	b598      	push	{r3, r4, r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80027e4:	f7ff ffd2 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027e8:	4604      	mov	r4, r0
 80027ea:	f7ff f9e6 	bl	8001bba <LL_RCC_GetAPB2Prescaler>
 80027ee:	4603      	mov	r3, r0
 80027f0:	0adb      	lsrs	r3, r3, #11
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	4a04      	ldr	r2, [pc, #16]	; (8002808 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027fc:	f003 031f 	and.w	r3, r3, #31
 8002800:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002804:	4618      	mov	r0, r3
 8002806:	bd98      	pop	{r3, r4, r7, pc}
 8002808:	08006bdc 	.word	0x08006bdc

0800280c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	226f      	movs	r2, #111	; 0x6f
 800281a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800281c:	f7ff f925 	bl	8001a6a <LL_RCC_GetSysClkSource>
 8002820:	4602      	mov	r2, r0
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002826:	f7ff f995 	bl	8001b54 <LL_RCC_GetAHBPrescaler>
 800282a:	4602      	mov	r2, r0
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002830:	f7ff f9b7 	bl	8001ba2 <LL_RCC_GetAPB1Prescaler>
 8002834:	4602      	mov	r2, r0
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800283a:	f7ff f9be 	bl	8001bba <LL_RCC_GetAPB2Prescaler>
 800283e:	4602      	mov	r2, r0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002844:	f7ff f992 	bl	8001b6c <LL_C2_RCC_GetAHBPrescaler>
 8002848:	4602      	mov	r2, r0
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800284e:	f7ff f99a 	bl	8001b86 <LL_RCC_GetAHB4Prescaler>
 8002852:	4602      	mov	r2, r0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002858:	4b04      	ldr	r3, [pc, #16]	; (800286c <HAL_RCC_GetClockConfig+0x60>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0207 	and.w	r2, r3, #7
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	601a      	str	r2, [r3, #0]
}
 8002864:	bf00      	nop
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	58004000 	.word	0x58004000

08002870 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002870:	b590      	push	{r4, r7, lr}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2bb0      	cmp	r3, #176	; 0xb0
 800287c:	d903      	bls.n	8002886 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800287e:	4b15      	ldr	r3, [pc, #84]	; (80028d4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	e007      	b.n	8002896 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	091b      	lsrs	r3, r3, #4
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	4a11      	ldr	r2, [pc, #68]	; (80028d4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002894:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002896:	f7ff f976 	bl	8001b86 <LL_RCC_GetAHB4Prescaler>
 800289a:	4603      	mov	r3, r0
 800289c:	091b      	lsrs	r3, r3, #4
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	4a0d      	ldr	r2, [pc, #52]	; (80028d8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80028a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ae:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	4a0a      	ldr	r2, [pc, #40]	; (80028dc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80028b4:	fba2 2303 	umull	r2, r3, r2, r3
 80028b8:	0c9c      	lsrs	r4, r3, #18
 80028ba:	f7fe feb7 	bl	800162c <HAL_PWREx_GetVoltageRange>
 80028be:	4603      	mov	r3, r0
 80028c0:	4619      	mov	r1, r3
 80028c2:	4620      	mov	r0, r4
 80028c4:	f000 f80c 	bl	80028e0 <RCC_SetFlashLatency>
 80028c8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd90      	pop	{r4, r7, pc}
 80028d2:	bf00      	nop
 80028d4:	08006bfc 	.word	0x08006bfc
 80028d8:	08006b9c 	.word	0x08006b9c
 80028dc:	431bde83 	.word	0x431bde83

080028e0 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80028e0:	b590      	push	{r4, r7, lr}
 80028e2:	b093      	sub	sp, #76	; 0x4c
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80028ea:	4b37      	ldr	r3, [pc, #220]	; (80029c8 <RCC_SetFlashLatency+0xe8>)
 80028ec:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80028f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80028f6:	4a35      	ldr	r2, [pc, #212]	; (80029cc <RCC_SetFlashLatency+0xec>)
 80028f8:	f107 031c 	add.w	r3, r7, #28
 80028fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80028fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002902:	4b33      	ldr	r3, [pc, #204]	; (80029d0 <RCC_SetFlashLatency+0xf0>)
 8002904:	f107 040c 	add.w	r4, r7, #12
 8002908:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800290a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800290e:	2300      	movs	r3, #0
 8002910:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002918:	d11a      	bne.n	8002950 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800291a:	2300      	movs	r3, #0
 800291c:	643b      	str	r3, [r7, #64]	; 0x40
 800291e:	e013      	b.n	8002948 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	3348      	adds	r3, #72	; 0x48
 8002926:	443b      	add	r3, r7
 8002928:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	429a      	cmp	r2, r3
 8002930:	d807      	bhi.n	8002942 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002932:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	3348      	adds	r3, #72	; 0x48
 8002938:	443b      	add	r3, r7
 800293a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800293e:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002940:	e020      	b.n	8002984 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002942:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002944:	3301      	adds	r3, #1
 8002946:	643b      	str	r3, [r7, #64]	; 0x40
 8002948:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800294a:	2b03      	cmp	r3, #3
 800294c:	d9e8      	bls.n	8002920 <RCC_SetFlashLatency+0x40>
 800294e:	e019      	b.n	8002984 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002950:	2300      	movs	r3, #0
 8002952:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002954:	e013      	b.n	800297e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	3348      	adds	r3, #72	; 0x48
 800295c:	443b      	add	r3, r7
 800295e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	429a      	cmp	r2, r3
 8002966:	d807      	bhi.n	8002978 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	3348      	adds	r3, #72	; 0x48
 800296e:	443b      	add	r3, r7
 8002970:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002974:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002976:	e005      	b.n	8002984 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800297a:	3301      	adds	r3, #1
 800297c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800297e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002980:	2b02      	cmp	r3, #2
 8002982:	d9e8      	bls.n	8002956 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002984:	4b13      	ldr	r3, [pc, #76]	; (80029d4 <RCC_SetFlashLatency+0xf4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f023 0207 	bic.w	r2, r3, #7
 800298c:	4911      	ldr	r1, [pc, #68]	; (80029d4 <RCC_SetFlashLatency+0xf4>)
 800298e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002990:	4313      	orrs	r3, r2
 8002992:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002994:	f7fe f9c6 	bl	8000d24 <HAL_GetTick>
 8002998:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800299a:	e008      	b.n	80029ae <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800299c:	f7fe f9c2 	bl	8000d24 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e007      	b.n	80029be <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80029ae:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <RCC_SetFlashLatency+0xf4>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d1ef      	bne.n	800299c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	374c      	adds	r7, #76	; 0x4c
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd90      	pop	{r4, r7, pc}
 80029c6:	bf00      	nop
 80029c8:	08006b58 	.word	0x08006b58
 80029cc:	08006b68 	.word	0x08006b68
 80029d0:	08006b74 	.word	0x08006b74
 80029d4:	58004000 	.word	0x58004000

080029d8 <LL_RCC_LSE_IsEnabled>:
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80029dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <LL_RCC_LSE_IsEnabled+0x18>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <LL_RCC_LSE_IsEnabled+0x1a>
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_RCC_LSE_IsReady>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d101      	bne.n	8002a14 <LL_RCC_LSE_IsReady+0x18>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <LL_RCC_LSE_IsReady+0x1a>
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <LL_RCC_MSI_EnablePLLMode>:
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a2e:	f043 0304 	orr.w	r3, r3, #4
 8002a32:	6013      	str	r3, [r2, #0]
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <LL_RCC_SetRFWKPClockSource>:
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a4e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <LL_RCC_SetSMPSClockSource>:
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a78:	f023 0203 	bic.w	r2, r3, #3
 8002a7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <LL_RCC_SetSMPSPrescaler>:
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002a9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002aa4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <LL_RCC_SetUSARTClockSource>:
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002ac2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aca:	f023 0203 	bic.w	r2, r3, #3
 8002ace:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <LL_RCC_SetLPUARTClockSource>:
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002aee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002afa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <LL_RCC_SetI2CClockSource>:
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002b1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	091b      	lsrs	r3, r3, #4
 8002b26:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002b36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <LL_RCC_SetLPTIMClockSource>:
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002b54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b58:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	0c1b      	lsrs	r3, r3, #16
 8002b60:	041b      	lsls	r3, r3, #16
 8002b62:	43db      	mvns	r3, r3
 8002b64:	401a      	ands	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	041b      	lsls	r3, r3, #16
 8002b6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <LL_RCC_SetSAIClockSource>:
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002b88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b90:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <LL_RCC_SetRNGClockSource>:
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bbc:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002bc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_RCC_SetCLK48ClockSource>:
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002be0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002bec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <LL_RCC_SetUSBClockSource>:
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ffe3 	bl	8002bd8 <LL_RCC_SetCLK48ClockSource>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <LL_RCC_SetADCClockSource>:
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002c22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002c2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr

08002c46 <LL_RCC_SetRTCClockSource>:
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002c4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <LL_RCC_GetRTCClockSource>:
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002c76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <LL_RCC_ForceBackupDomainReset>:
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002c90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ca0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002ca4:	bf00      	nop
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <LL_RCC_ReleaseBackupDomainReset>:
{
 8002cae:	b480      	push	{r7}
 8002cb0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002cb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_RCC_PLLSAI1_Enable>:
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cde:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ce2:	6013      	str	r3, [r2, #0]
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_RCC_PLLSAI1_Disable>:
{
 8002cee:	b480      	push	{r7}
 8002cf0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cfc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d00:	6013      	str	r3, [r2, #0]
}
 8002d02:	bf00      	nop
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <LL_RCC_PLLSAI1_IsReady>:
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002d10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d1e:	d101      	bne.n	8002d24 <LL_RCC_PLLSAI1_IsReady+0x18>
 8002d20:	2301      	movs	r3, #1
 8002d22:	e000      	b.n	8002d26 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002d38:	2300      	movs	r3, #0
 8002d3a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d034      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d50:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d54:	d021      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002d56:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d5a:	d81b      	bhi.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d5c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d60:	d01d      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002d62:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d66:	d815      	bhi.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00b      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002d6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d70:	d110      	bne.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d80:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002d82:	e00d      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3304      	adds	r3, #4
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 f94d 	bl	8003028 <RCCEx_PLLSAI1_ConfigNP>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002d92:	e005      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	77fb      	strb	r3, [r7, #31]
        break;
 8002d98:	e002      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002d9a:	bf00      	nop
 8002d9c:	e000      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002d9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da0:	7ffb      	ldrb	r3, [r7, #31]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d105      	bne.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff fee8 	bl	8002b80 <LL_RCC_SetSAIClockSource>
 8002db0:	e001      	b.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db2:	7ffb      	ldrb	r3, [r7, #31]
 8002db4:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d046      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002dc2:	f7ff ff56 	bl	8002c72 <LL_RCC_GetRTCClockSource>
 8002dc6:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d03c      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002dd2:	f7fe fbc9 	bl	8001568 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d105      	bne.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ff30 	bl	8002c46 <LL_RCC_SetRTCClockSource>
 8002de6:	e02e      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df0:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002df2:	f7ff ff4b 	bl	8002c8c <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002df6:	f7ff ff5a 	bl	8002cae <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8002e08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8002e12:	f7ff fde1 	bl	80029d8 <LL_RCC_LSE_IsEnabled>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d114      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e1c:	f7fd ff82 	bl	8000d24 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8002e22:	e00b      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e24:	f7fd ff7e 	bl	8000d24 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d902      	bls.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	77fb      	strb	r3, [r7, #31]
              break;
 8002e3a:	e004      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8002e3c:	f7ff fdde 	bl	80029fc <LL_RCC_LSE_IsReady>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d1ee      	bne.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8002e46:	7ffb      	ldrb	r3, [r7, #31]
 8002e48:	77bb      	strb	r3, [r7, #30]
 8002e4a:	e001      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4c:	7ffb      	ldrb	r3, [r7, #31]
 8002e4e:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d004      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fe2a 	bl	8002aba <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d004      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff fe35 	bl	8002ae6 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0310 	and.w	r3, r3, #16
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d004      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff fe5d 	bl	8002b4c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0320 	and.w	r3, r3, #32
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d004      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff fe52 	bl	8002b4c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d004      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fe2a 	bl	8002b12 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d004      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff fe1f 	bl	8002b12 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d022      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff fe8d 	bl	8002c04 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ef2:	d107      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002ef4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002efe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f02:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f0c:	d10b      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3304      	adds	r3, #4
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 f8e3 	bl	80030de <RCCEx_PLLSAI1_ConfigNQ>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002f1c:	7ffb      	ldrb	r3, [r7, #31]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8002f22:	7ffb      	ldrb	r3, [r7, #31]
 8002f24:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d02b      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f3a:	d008      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f44:	d003      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d105      	bne.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fe2a 	bl	8002bac <LL_RCC_SetRNGClockSource>
 8002f58:	e00a      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	2000      	movs	r0, #0
 8002f66:	f7ff fe21 	bl	8002bac <LL_RCC_SetRNGClockSource>
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f7ff fe34 	bl	8002bd8 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f74:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8002f78:	d107      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002f7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f88:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d022      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff fe3d 	bl	8002c1a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fa8:	d107      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002faa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fb8:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fc2:	d10b      	bne.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 f8e3 	bl	8003194 <RCCEx_PLLSAI1_ConfigNR>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002fd2:	7ffb      	ldrb	r3, [r7, #31]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8002fd8:	7ffb      	ldrb	r3, [r7, #31]
 8002fda:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff fd26 	bl	8002a3e <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d009      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fd45 	bl	8002a92 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fd2c 	bl	8002a6a <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003012:	7fbb      	ldrb	r3, [r7, #30]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3720      	adds	r7, #32
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003020:	f7ff fcfe 	bl	8002a20 <LL_RCC_MSI_EnablePLLMode>
}
 8003024:	bf00      	nop
 8003026:	bd80      	pop	{r7, pc}

08003028 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003034:	f7ff fe5b 	bl	8002cee <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003038:	f7fd fe74 	bl	8000d24 <HAL_GetTick>
 800303c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800303e:	e009      	b.n	8003054 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003040:	f7fd fe70 	bl	8000d24 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d902      	bls.n	8003054 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	73fb      	strb	r3, [r7, #15]
      break;
 8003052:	e004      	b.n	800305e <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003054:	f7ff fe5a 	bl	8002d0c <LL_RCC_PLLSAI1_IsReady>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1f0      	bne.n	8003040 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d137      	bne.n	80030d4 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	021b      	lsls	r3, r3, #8
 8003074:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003078:	4313      	orrs	r3, r2
 800307a:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800307c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800308e:	4313      	orrs	r3, r2
 8003090:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003092:	f7ff fe1d 	bl	8002cd0 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003096:	f7fd fe45 	bl	8000d24 <HAL_GetTick>
 800309a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800309c:	e009      	b.n	80030b2 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800309e:	f7fd fe41 	bl	8000d24 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d902      	bls.n	80030b2 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	73fb      	strb	r3, [r7, #15]
        break;
 80030b0:	e004      	b.n	80030bc <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80030b2:	f7ff fe2b 	bl	8002d0c <LL_RCC_PLLSAI1_IsReady>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d1f0      	bne.n	800309e <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d108      	bne.n	80030d4 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80030c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030c6:	691a      	ldr	r2, [r3, #16]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030d0:	4313      	orrs	r3, r2
 80030d2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b084      	sub	sp, #16
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80030ea:	f7ff fe00 	bl	8002cee <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80030ee:	f7fd fe19 	bl	8000d24 <HAL_GetTick>
 80030f2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80030f4:	e009      	b.n	800310a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030f6:	f7fd fe15 	bl	8000d24 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d902      	bls.n	800310a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	73fb      	strb	r3, [r7, #15]
      break;
 8003108:	e004      	b.n	8003114 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800310a:	f7ff fdff 	bl	8002d0c <LL_RCC_PLLSAI1_IsReady>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1f0      	bne.n	80030f6 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003114:	7bfb      	ldrb	r3, [r7, #15]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d137      	bne.n	800318a <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800311a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	021b      	lsls	r3, r3, #8
 800312a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800312e:	4313      	orrs	r3, r2
 8003130:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003132:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003144:	4313      	orrs	r3, r2
 8003146:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003148:	f7ff fdc2 	bl	8002cd0 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314c:	f7fd fdea 	bl	8000d24 <HAL_GetTick>
 8003150:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003152:	e009      	b.n	8003168 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003154:	f7fd fde6 	bl	8000d24 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d902      	bls.n	8003168 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	73fb      	strb	r3, [r7, #15]
        break;
 8003166:	e004      	b.n	8003172 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003168:	f7ff fdd0 	bl	8002d0c <LL_RCC_PLLSAI1_IsReady>
 800316c:	4603      	mov	r3, r0
 800316e:	2b01      	cmp	r3, #1
 8003170:	d1f0      	bne.n	8003154 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d108      	bne.n	800318a <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003178:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800317c:	691a      	ldr	r2, [r3, #16]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003186:	4313      	orrs	r3, r2
 8003188:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800319c:	2300      	movs	r3, #0
 800319e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80031a0:	f7ff fda5 	bl	8002cee <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80031a4:	f7fd fdbe 	bl	8000d24 <HAL_GetTick>
 80031a8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80031aa:	e009      	b.n	80031c0 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031ac:	f7fd fdba 	bl	8000d24 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d902      	bls.n	80031c0 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	73fb      	strb	r3, [r7, #15]
      break;
 80031be:	e004      	b.n	80031ca <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80031c0:	f7ff fda4 	bl	8002d0c <LL_RCC_PLLSAI1_IsReady>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1f0      	bne.n	80031ac <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d137      	bne.n	8003240 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80031d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	021b      	lsls	r3, r3, #8
 80031e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031e4:	4313      	orrs	r3, r2
 80031e6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80031e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031fa:	4313      	orrs	r3, r2
 80031fc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80031fe:	f7ff fd67 	bl	8002cd0 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003202:	f7fd fd8f 	bl	8000d24 <HAL_GetTick>
 8003206:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003208:	e009      	b.n	800321e <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800320a:	f7fd fd8b 	bl	8000d24 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d902      	bls.n	800321e <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	73fb      	strb	r3, [r7, #15]
        break;
 800321c:	e004      	b.n	8003228 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800321e:	f7ff fd75 	bl	8002d0c <LL_RCC_PLLSAI1_IsReady>
 8003222:	4603      	mov	r3, r0
 8003224:	2b01      	cmp	r3, #1
 8003226:	d1f0      	bne.n	800320a <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003228:	7bfb      	ldrb	r3, [r7, #15]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d108      	bne.n	8003240 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800322e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003232:	691a      	ldr	r2, [r3, #16]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800323c:	4313      	orrs	r3, r2
 800323e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003240:	7bfb      	ldrb	r3, [r7, #15]
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b082      	sub	sp, #8
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e049      	b.n	80032f0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d106      	bne.n	8003276 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 f841 	bl	80032f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2202      	movs	r2, #2
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3304      	adds	r3, #4
 8003286:	4619      	mov	r1, r3
 8003288:	4610      	mov	r0, r2
 800328a:	f000 f9d5 	bl	8003638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b01      	cmp	r3, #1
 800331e:	d001      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e036      	b.n	8003392 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2202      	movs	r2, #2
 8003328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0201 	orr.w	r2, r2, #1
 800333a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a17      	ldr	r2, [pc, #92]	; (80033a0 <HAL_TIM_Base_Start_IT+0x94>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d004      	beq.n	8003350 <HAL_TIM_Base_Start_IT+0x44>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800334e:	d115      	bne.n	800337c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689a      	ldr	r2, [r3, #8]
 8003356:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <HAL_TIM_Base_Start_IT+0x98>)
 8003358:	4013      	ands	r3, r2
 800335a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b06      	cmp	r3, #6
 8003360:	d015      	beq.n	800338e <HAL_TIM_Base_Start_IT+0x82>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003368:	d011      	beq.n	800338e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0201 	orr.w	r2, r2, #1
 8003378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800337a:	e008      	b.n	800338e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f042 0201 	orr.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	e000      	b.n	8003390 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800338e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3714      	adds	r7, #20
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	40012c00 	.word	0x40012c00
 80033a4:	00010007 	.word	0x00010007

080033a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d122      	bne.n	8003404 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d11b      	bne.n	8003404 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f06f 0202 	mvn.w	r2, #2
 80033d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d003      	beq.n	80033f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f905 	bl	80035fa <HAL_TIM_IC_CaptureCallback>
 80033f0:	e005      	b.n	80033fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 f8f7 	bl	80035e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f908 	bl	800360e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	2b04      	cmp	r3, #4
 8003410:	d122      	bne.n	8003458 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b04      	cmp	r3, #4
 800341e:	d11b      	bne.n	8003458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f06f 0204 	mvn.w	r2, #4
 8003428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2202      	movs	r2, #2
 800342e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f8db 	bl	80035fa <HAL_TIM_IC_CaptureCallback>
 8003444:	e005      	b.n	8003452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f8cd 	bl	80035e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f8de 	bl	800360e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b08      	cmp	r3, #8
 8003464:	d122      	bne.n	80034ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f003 0308 	and.w	r3, r3, #8
 8003470:	2b08      	cmp	r3, #8
 8003472:	d11b      	bne.n	80034ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f06f 0208 	mvn.w	r2, #8
 800347c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2204      	movs	r2, #4
 8003482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	69db      	ldr	r3, [r3, #28]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f8b1 	bl	80035fa <HAL_TIM_IC_CaptureCallback>
 8003498:	e005      	b.n	80034a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f8a3 	bl	80035e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 f8b4 	bl	800360e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	f003 0310 	and.w	r3, r3, #16
 80034b6:	2b10      	cmp	r3, #16
 80034b8:	d122      	bne.n	8003500 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	2b10      	cmp	r3, #16
 80034c6:	d11b      	bne.n	8003500 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f06f 0210 	mvn.w	r2, #16
 80034d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2208      	movs	r2, #8
 80034d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f887 	bl	80035fa <HAL_TIM_IC_CaptureCallback>
 80034ec:	e005      	b.n	80034fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f879 	bl	80035e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f88a 	bl	800360e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b01      	cmp	r3, #1
 800350c:	d10e      	bne.n	800352c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b01      	cmp	r3, #1
 800351a:	d107      	bne.n	800352c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f06f 0201 	mvn.w	r2, #1
 8003524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7fd f972 	bl	8000810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003536:	2b80      	cmp	r3, #128	; 0x80
 8003538:	d10e      	bne.n	8003558 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003544:	2b80      	cmp	r3, #128	; 0x80
 8003546:	d107      	bne.n	8003558 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f8de 	bl	8003714 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003566:	d10e      	bne.n	8003586 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003572:	2b80      	cmp	r3, #128	; 0x80
 8003574:	d107      	bne.n	8003586 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800357e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f8d1 	bl	8003728 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003590:	2b40      	cmp	r3, #64	; 0x40
 8003592:	d10e      	bne.n	80035b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359e:	2b40      	cmp	r3, #64	; 0x40
 80035a0:	d107      	bne.n	80035b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f838 	bl	8003622 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	2b20      	cmp	r3, #32
 80035be:	d10e      	bne.n	80035de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	2b20      	cmp	r3, #32
 80035cc:	d107      	bne.n	80035de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f06f 0220 	mvn.w	r2, #32
 80035d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f000 f891 	bl	8003700 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035de:	bf00      	nop
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b083      	sub	sp, #12
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800360e:	b480      	push	{r7}
 8003610:	b083      	sub	sp, #12
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003622:	b480      	push	{r7}
 8003624:	b083      	sub	sp, #12
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800362a:	bf00      	nop
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
	...

08003638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a2a      	ldr	r2, [pc, #168]	; (80036f4 <TIM_Base_SetConfig+0xbc>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d003      	beq.n	8003658 <TIM_Base_SetConfig+0x20>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003656:	d108      	bne.n	800366a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800365e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4313      	orrs	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a21      	ldr	r2, [pc, #132]	; (80036f4 <TIM_Base_SetConfig+0xbc>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d00b      	beq.n	800368a <TIM_Base_SetConfig+0x52>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003678:	d007      	beq.n	800368a <TIM_Base_SetConfig+0x52>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a1e      	ldr	r2, [pc, #120]	; (80036f8 <TIM_Base_SetConfig+0xc0>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d003      	beq.n	800368a <TIM_Base_SetConfig+0x52>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a1d      	ldr	r2, [pc, #116]	; (80036fc <TIM_Base_SetConfig+0xc4>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d108      	bne.n	800369c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	4313      	orrs	r3, r2
 800369a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a0c      	ldr	r2, [pc, #48]	; (80036f4 <TIM_Base_SetConfig+0xbc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d007      	beq.n	80036d8 <TIM_Base_SetConfig+0xa0>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a0b      	ldr	r2, [pc, #44]	; (80036f8 <TIM_Base_SetConfig+0xc0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d003      	beq.n	80036d8 <TIM_Base_SetConfig+0xa0>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a0a      	ldr	r2, [pc, #40]	; (80036fc <TIM_Base_SetConfig+0xc4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d103      	bne.n	80036e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	691a      	ldr	r2, [r3, #16]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	615a      	str	r2, [r3, #20]
}
 80036e6:	bf00      	nop
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	40012c00 	.word	0x40012c00
 80036f8:	40014400 	.word	0x40014400
 80036fc:	40014800 	.word	0x40014800

08003700 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_RCC_GetUSARTClockSource>:
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003748:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4013      	ands	r3, r2
}
 8003750:	4618      	mov	r0, r3
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <LL_RCC_GetLPUARTClockSource>:
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003764:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003768:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4013      	ands	r3, r2
}
 8003770:	4618      	mov	r0, r3
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e042      	b.n	8003814 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003794:	2b00      	cmp	r3, #0
 8003796:	d106      	bne.n	80037a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7fd f8b3 	bl	800090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2224      	movs	r2, #36	; 0x24
 80037aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0201 	bic.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f82c 	bl	800381c <UART_SetConfig>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e022      	b.n	8003814 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d002      	beq.n	80037dc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 fa46 	bl	8003c68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0201 	orr.w	r2, r2, #1
 800380a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 facd 	bl	8003dac <UART_CheckIdleState>
 8003812:	4603      	mov	r3, r0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800381c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003820:	b08c      	sub	sp, #48	; 0x30
 8003822:	af00      	add	r7, sp, #0
 8003824:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003826:	2300      	movs	r3, #0
 8003828:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	431a      	orrs	r2, r3
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	431a      	orrs	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	4313      	orrs	r3, r2
 8003842:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	4baf      	ldr	r3, [pc, #700]	; (8003b08 <UART_SetConfig+0x2ec>)
 800384c:	4013      	ands	r3, r2
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	6812      	ldr	r2, [r2, #0]
 8003852:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003854:	430b      	orrs	r3, r1
 8003856:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4aa4      	ldr	r2, [pc, #656]	; (8003b0c <UART_SetConfig+0x2f0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d004      	beq.n	8003888 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003884:	4313      	orrs	r3, r2
 8003886:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003892:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800389c:	430b      	orrs	r3, r1
 800389e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a6:	f023 010f 	bic.w	r1, r3, #15
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a95      	ldr	r2, [pc, #596]	; (8003b10 <UART_SetConfig+0x2f4>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d125      	bne.n	800390c <UART_SetConfig+0xf0>
 80038c0:	2003      	movs	r0, #3
 80038c2:	f7ff ff3b 	bl	800373c <LL_RCC_GetUSARTClockSource>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d81b      	bhi.n	8003904 <UART_SetConfig+0xe8>
 80038cc:	a201      	add	r2, pc, #4	; (adr r2, 80038d4 <UART_SetConfig+0xb8>)
 80038ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d2:	bf00      	nop
 80038d4:	080038e5 	.word	0x080038e5
 80038d8:	080038f5 	.word	0x080038f5
 80038dc:	080038ed 	.word	0x080038ed
 80038e0:	080038fd 	.word	0x080038fd
 80038e4:	2301      	movs	r3, #1
 80038e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038ea:	e042      	b.n	8003972 <UART_SetConfig+0x156>
 80038ec:	2302      	movs	r3, #2
 80038ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038f2:	e03e      	b.n	8003972 <UART_SetConfig+0x156>
 80038f4:	2304      	movs	r3, #4
 80038f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038fa:	e03a      	b.n	8003972 <UART_SetConfig+0x156>
 80038fc:	2308      	movs	r3, #8
 80038fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003902:	e036      	b.n	8003972 <UART_SetConfig+0x156>
 8003904:	2310      	movs	r3, #16
 8003906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800390a:	e032      	b.n	8003972 <UART_SetConfig+0x156>
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a7e      	ldr	r2, [pc, #504]	; (8003b0c <UART_SetConfig+0x2f0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d12a      	bne.n	800396c <UART_SetConfig+0x150>
 8003916:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800391a:	f7ff ff1f 	bl	800375c <LL_RCC_GetLPUARTClockSource>
 800391e:	4603      	mov	r3, r0
 8003920:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003924:	d01a      	beq.n	800395c <UART_SetConfig+0x140>
 8003926:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800392a:	d81b      	bhi.n	8003964 <UART_SetConfig+0x148>
 800392c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003930:	d00c      	beq.n	800394c <UART_SetConfig+0x130>
 8003932:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003936:	d815      	bhi.n	8003964 <UART_SetConfig+0x148>
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <UART_SetConfig+0x128>
 800393c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003940:	d008      	beq.n	8003954 <UART_SetConfig+0x138>
 8003942:	e00f      	b.n	8003964 <UART_SetConfig+0x148>
 8003944:	2300      	movs	r3, #0
 8003946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800394a:	e012      	b.n	8003972 <UART_SetConfig+0x156>
 800394c:	2302      	movs	r3, #2
 800394e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003952:	e00e      	b.n	8003972 <UART_SetConfig+0x156>
 8003954:	2304      	movs	r3, #4
 8003956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800395a:	e00a      	b.n	8003972 <UART_SetConfig+0x156>
 800395c:	2308      	movs	r3, #8
 800395e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003962:	e006      	b.n	8003972 <UART_SetConfig+0x156>
 8003964:	2310      	movs	r3, #16
 8003966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800396a:	e002      	b.n	8003972 <UART_SetConfig+0x156>
 800396c:	2310      	movs	r3, #16
 800396e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a65      	ldr	r2, [pc, #404]	; (8003b0c <UART_SetConfig+0x2f0>)
 8003978:	4293      	cmp	r3, r2
 800397a:	f040 8097 	bne.w	8003aac <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800397e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003982:	2b08      	cmp	r3, #8
 8003984:	d823      	bhi.n	80039ce <UART_SetConfig+0x1b2>
 8003986:	a201      	add	r2, pc, #4	; (adr r2, 800398c <UART_SetConfig+0x170>)
 8003988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800398c:	080039b1 	.word	0x080039b1
 8003990:	080039cf 	.word	0x080039cf
 8003994:	080039b9 	.word	0x080039b9
 8003998:	080039cf 	.word	0x080039cf
 800399c:	080039bf 	.word	0x080039bf
 80039a0:	080039cf 	.word	0x080039cf
 80039a4:	080039cf 	.word	0x080039cf
 80039a8:	080039cf 	.word	0x080039cf
 80039ac:	080039c7 	.word	0x080039c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039b0:	f7fe ff00 	bl	80027b4 <HAL_RCC_GetPCLK1Freq>
 80039b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80039b6:	e010      	b.n	80039da <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039b8:	4b56      	ldr	r3, [pc, #344]	; (8003b14 <UART_SetConfig+0x2f8>)
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80039bc:	e00d      	b.n	80039da <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039be:	f7fe fe79 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80039c2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80039c4:	e009      	b.n	80039da <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80039cc:	e005      	b.n	80039da <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80039d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80039da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 812a 	beq.w	8003c36 <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e6:	4a4c      	ldr	r2, [pc, #304]	; (8003b18 <UART_SetConfig+0x2fc>)
 80039e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	4413      	add	r3, r2
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d305      	bcc.n	8003a12 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d903      	bls.n	8003a1a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003a18:	e10d      	b.n	8003c36 <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	60bb      	str	r3, [r7, #8]
 8003a20:	60fa      	str	r2, [r7, #12]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a26:	4a3c      	ldr	r2, [pc, #240]	; (8003b18 <UART_SetConfig+0x2fc>)
 8003a28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2200      	movs	r2, #0
 8003a30:	603b      	str	r3, [r7, #0]
 8003a32:	607a      	str	r2, [r7, #4]
 8003a34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a3c:	f7fc fba0 	bl	8000180 <__aeabi_uldivmod>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	4610      	mov	r0, r2
 8003a46:	4619      	mov	r1, r3
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	f04f 0300 	mov.w	r3, #0
 8003a50:	020b      	lsls	r3, r1, #8
 8003a52:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003a56:	0202      	lsls	r2, r0, #8
 8003a58:	6979      	ldr	r1, [r7, #20]
 8003a5a:	6849      	ldr	r1, [r1, #4]
 8003a5c:	0849      	lsrs	r1, r1, #1
 8003a5e:	2000      	movs	r0, #0
 8003a60:	460c      	mov	r4, r1
 8003a62:	4605      	mov	r5, r0
 8003a64:	eb12 0804 	adds.w	r8, r2, r4
 8003a68:	eb43 0905 	adc.w	r9, r3, r5
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	469a      	mov	sl, r3
 8003a74:	4693      	mov	fp, r2
 8003a76:	4652      	mov	r2, sl
 8003a78:	465b      	mov	r3, fp
 8003a7a:	4640      	mov	r0, r8
 8003a7c:	4649      	mov	r1, r9
 8003a7e:	f7fc fb7f 	bl	8000180 <__aeabi_uldivmod>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4613      	mov	r3, r2
 8003a88:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a90:	d308      	bcc.n	8003aa4 <UART_SetConfig+0x288>
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a98:	d204      	bcs.n	8003aa4 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6a3a      	ldr	r2, [r7, #32]
 8003aa0:	60da      	str	r2, [r3, #12]
 8003aa2:	e0c8      	b.n	8003c36 <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003aaa:	e0c4      	b.n	8003c36 <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ab4:	d16d      	bne.n	8003b92 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8003ab6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003aba:	3b01      	subs	r3, #1
 8003abc:	2b07      	cmp	r3, #7
 8003abe:	d82d      	bhi.n	8003b1c <UART_SetConfig+0x300>
 8003ac0:	a201      	add	r2, pc, #4	; (adr r2, 8003ac8 <UART_SetConfig+0x2ac>)
 8003ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac6:	bf00      	nop
 8003ac8:	08003ae9 	.word	0x08003ae9
 8003acc:	08003af1 	.word	0x08003af1
 8003ad0:	08003b1d 	.word	0x08003b1d
 8003ad4:	08003af7 	.word	0x08003af7
 8003ad8:	08003b1d 	.word	0x08003b1d
 8003adc:	08003b1d 	.word	0x08003b1d
 8003ae0:	08003b1d 	.word	0x08003b1d
 8003ae4:	08003aff 	.word	0x08003aff
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ae8:	f7fe fe7a 	bl	80027e0 <HAL_RCC_GetPCLK2Freq>
 8003aec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003aee:	e01b      	b.n	8003b28 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003af0:	4b08      	ldr	r3, [pc, #32]	; (8003b14 <UART_SetConfig+0x2f8>)
 8003af2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003af4:	e018      	b.n	8003b28 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003af6:	f7fe fddd 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003afa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003afc:	e014      	b.n	8003b28 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003afe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b04:	e010      	b.n	8003b28 <UART_SetConfig+0x30c>
 8003b06:	bf00      	nop
 8003b08:	cfff69f3 	.word	0xcfff69f3
 8003b0c:	40008000 	.word	0x40008000
 8003b10:	40013800 	.word	0x40013800
 8003b14:	00f42400 	.word	0x00f42400
 8003b18:	08006c3c 	.word	0x08006c3c
      default:
        pclk = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003b26:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 8083 	beq.w	8003c36 <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	4a4a      	ldr	r2, [pc, #296]	; (8003c60 <UART_SetConfig+0x444>)
 8003b36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b42:	005a      	lsls	r2, r3, #1
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	085b      	lsrs	r3, r3, #1
 8003b4a:	441a      	add	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b54:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	2b0f      	cmp	r3, #15
 8003b5a:	d916      	bls.n	8003b8a <UART_SetConfig+0x36e>
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b62:	d212      	bcs.n	8003b8a <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	f023 030f 	bic.w	r3, r3, #15
 8003b6c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	085b      	lsrs	r3, r3, #1
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	8bfb      	ldrh	r3, [r7, #30]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	8bfa      	ldrh	r2, [r7, #30]
 8003b86:	60da      	str	r2, [r3, #12]
 8003b88:	e055      	b.n	8003c36 <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003b90:	e051      	b.n	8003c36 <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b96:	3b01      	subs	r3, #1
 8003b98:	2b07      	cmp	r3, #7
 8003b9a:	d822      	bhi.n	8003be2 <UART_SetConfig+0x3c6>
 8003b9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ba4 <UART_SetConfig+0x388>)
 8003b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba2:	bf00      	nop
 8003ba4:	08003bc5 	.word	0x08003bc5
 8003ba8:	08003bcd 	.word	0x08003bcd
 8003bac:	08003be3 	.word	0x08003be3
 8003bb0:	08003bd3 	.word	0x08003bd3
 8003bb4:	08003be3 	.word	0x08003be3
 8003bb8:	08003be3 	.word	0x08003be3
 8003bbc:	08003be3 	.word	0x08003be3
 8003bc0:	08003bdb 	.word	0x08003bdb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bc4:	f7fe fe0c 	bl	80027e0 <HAL_RCC_GetPCLK2Freq>
 8003bc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003bca:	e010      	b.n	8003bee <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bcc:	4b25      	ldr	r3, [pc, #148]	; (8003c64 <UART_SetConfig+0x448>)
 8003bce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003bd0:	e00d      	b.n	8003bee <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bd2:	f7fe fd6f 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003bd6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003bd8:	e009      	b.n	8003bee <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bde:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003be0:	e005      	b.n	8003bee <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003bec:	bf00      	nop
    }

    if (pclk != 0U)
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d020      	beq.n	8003c36 <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	4a19      	ldr	r2, [pc, #100]	; (8003c60 <UART_SetConfig+0x444>)
 8003bfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	085b      	lsrs	r3, r3, #1
 8003c0c:	441a      	add	r2, r3
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c16:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	2b0f      	cmp	r3, #15
 8003c1c:	d908      	bls.n	8003c30 <UART_SetConfig+0x414>
 8003c1e:	6a3b      	ldr	r3, [r7, #32]
 8003c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c24:	d204      	bcs.n	8003c30 <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6a3a      	ldr	r2, [r7, #32]
 8003c2c:	60da      	str	r2, [r3, #12]
 8003c2e:	e002      	b.n	8003c36 <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003c52:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3730      	adds	r7, #48	; 0x30
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c60:	08006c3c 	.word	0x08006c3c
 8003c64:	00f42400 	.word	0x00f42400

08003c68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00a      	beq.n	8003cd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	f003 0308 	and.w	r3, r3, #8
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfc:	f003 0310 	and.w	r3, r3, #16
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00a      	beq.n	8003d1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d01a      	beq.n	8003d7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d66:	d10a      	bne.n	8003d7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	605a      	str	r2, [r3, #4]
  }
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af02      	add	r7, sp, #8
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003dbc:	f7fc ffb2 	bl	8000d24 <HAL_GetTick>
 8003dc0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b08      	cmp	r3, #8
 8003dce:	d10e      	bne.n	8003dee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 f82f 	bl	8003e42 <UART_WaitOnFlagUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e025      	b.n	8003e3a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d10e      	bne.n	8003e1a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f819 	bl	8003e42 <UART_WaitOnFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e00f      	b.n	8003e3a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b09c      	sub	sp, #112	; 0x70
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	60f8      	str	r0, [r7, #12]
 8003e4a:	60b9      	str	r1, [r7, #8]
 8003e4c:	603b      	str	r3, [r7, #0]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e52:	e0a9      	b.n	8003fa8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5a:	f000 80a5 	beq.w	8003fa8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e5e:	f7fc ff61 	bl	8000d24 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d302      	bcc.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x32>
 8003e6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d140      	bne.n	8003ef6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e7c:	e853 3f00 	ldrex	r3, [r3]
 8003e80:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e88:	667b      	str	r3, [r7, #100]	; 0x64
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e94:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003e98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e9a:	e841 2300 	strex	r3, r2, [r1]
 8003e9e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1e6      	bne.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3308      	adds	r3, #8
 8003eac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	663b      	str	r3, [r7, #96]	; 0x60
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3308      	adds	r3, #8
 8003ec4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003ec6:	64ba      	str	r2, [r7, #72]	; 0x48
 8003ec8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ecc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ece:	e841 2300 	strex	r3, r2, [r1]
 8003ed2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e5      	bne.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e069      	b.n	8003fca <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0304 	and.w	r3, r3, #4
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d051      	beq.n	8003fa8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	69db      	ldr	r3, [r3, #28]
 8003f0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f12:	d149      	bne.n	8003fa8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f1c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f26:	e853 3f00 	ldrex	r3, [r3]
 8003f2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f32:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	461a      	mov	r2, r3
 8003f3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f3c:	637b      	str	r3, [r7, #52]	; 0x34
 8003f3e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f44:	e841 2300 	strex	r3, r2, [r1]
 8003f48:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1e6      	bne.n	8003f1e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3308      	adds	r3, #8
 8003f56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	e853 3f00 	ldrex	r3, [r3]
 8003f5e:	613b      	str	r3, [r7, #16]
   return(result);
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	f023 0301 	bic.w	r3, r3, #1
 8003f66:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	3308      	adds	r3, #8
 8003f6e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f70:	623a      	str	r2, [r7, #32]
 8003f72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f74:	69f9      	ldr	r1, [r7, #28]
 8003f76:	6a3a      	ldr	r2, [r7, #32]
 8003f78:	e841 2300 	strex	r3, r2, [r1]
 8003f7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e5      	bne.n	8003f50 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e010      	b.n	8003fca <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	69da      	ldr	r2, [r3, #28]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	68ba      	ldr	r2, [r7, #8]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	bf0c      	ite	eq
 8003fb8:	2301      	moveq	r3, #1
 8003fba:	2300      	movne	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	79fb      	ldrb	r3, [r7, #7]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	f43f af46 	beq.w	8003e54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3770      	adds	r7, #112	; 0x70
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b085      	sub	sp, #20
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003fda:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8003fde:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	43db      	mvns	r3, r3
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004008:	b084      	sub	sp, #16
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
 8004012:	f107 0014 	add.w	r0, r7, #20
 8004016:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	b004      	add	sp, #16
 8004048:	4770      	bx	lr
	...

0800404c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004050:	4b05      	ldr	r3, [pc, #20]	; (8004068 <SysTick_Handler+0x1c>)
 8004052:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004054:	f001 fbe4 	bl	8005820 <xTaskGetSchedulerState>
 8004058:	4603      	mov	r3, r0
 800405a:	2b01      	cmp	r3, #1
 800405c:	d001      	beq.n	8004062 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800405e:	f002 f9cb 	bl	80063f8 <xPortSysTickHandler>
  }
}
 8004062:	bf00      	nop
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	e000e010 	.word	0xe000e010

0800406c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4a07      	ldr	r2, [pc, #28]	; (8004098 <vApplicationGetIdleTaskMemory+0x2c>)
 800407c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	4a06      	ldr	r2, [pc, #24]	; (800409c <vApplicationGetIdleTaskMemory+0x30>)
 8004082:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2280      	movs	r2, #128	; 0x80
 8004088:	601a      	str	r2, [r3, #0]
}
 800408a:	bf00      	nop
 800408c:	3714      	adds	r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	20000478 	.word	0x20000478
 800409c:	20000534 	.word	0x20000534

080040a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4a07      	ldr	r2, [pc, #28]	; (80040cc <vApplicationGetTimerTaskMemory+0x2c>)
 80040b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	4a06      	ldr	r2, [pc, #24]	; (80040d0 <vApplicationGetTimerTaskMemory+0x30>)
 80040b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040be:	601a      	str	r2, [r3, #0]
}
 80040c0:	bf00      	nop
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	20000734 	.word	0x20000734
 80040d0:	200007f0 	.word	0x200007f0

080040d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f103 0208 	add.w	r2, r3, #8
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f04f 32ff 	mov.w	r2, #4294967295
 80040ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f103 0208 	add.w	r2, r3, #8
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f103 0208 	add.w	r2, r3, #8
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800412e:	b480      	push	{r7}
 8004130:	b085      	sub	sp, #20
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	601a      	str	r2, [r3, #0]
}
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004176:	b480      	push	{r7}
 8004178:	b085      	sub	sp, #20
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
 800417e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418c:	d103      	bne.n	8004196 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	60fb      	str	r3, [r7, #12]
 8004194:	e00c      	b.n	80041b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3308      	adds	r3, #8
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	e002      	b.n	80041a4 <vListInsert+0x2e>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d2f6      	bcs.n	800419e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	601a      	str	r2, [r3, #0]
}
 80041dc:	bf00      	nop
 80041de:	3714      	adds	r7, #20
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6892      	ldr	r2, [r2, #8]
 80041fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6852      	ldr	r2, [r2, #4]
 8004208:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	429a      	cmp	r2, r3
 8004212:	d103      	bne.n	800421c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689a      	ldr	r2, [r3, #8]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	1e5a      	subs	r2, r3, #1
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3714      	adds	r7, #20
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10a      	bne.n	8004266 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004262:	bf00      	nop
 8004264:	e7fe      	b.n	8004264 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004266:	f002 f835 	bl	80062d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	68f9      	ldr	r1, [r7, #12]
 8004274:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004276:	fb01 f303 	mul.w	r3, r1, r3
 800427a:	441a      	add	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004296:	3b01      	subs	r3, #1
 8004298:	68f9      	ldr	r1, [r7, #12]
 800429a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800429c:	fb01 f303 	mul.w	r3, r1, r3
 80042a0:	441a      	add	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	22ff      	movs	r2, #255	; 0xff
 80042aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	22ff      	movs	r2, #255	; 0xff
 80042b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d114      	bne.n	80042e6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01a      	beq.n	80042fa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	3310      	adds	r3, #16
 80042c8:	4618      	mov	r0, r3
 80042ca:	f001 f8e7 	bl	800549c <xTaskRemoveFromEventList>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d012      	beq.n	80042fa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80042d4:	4b0c      	ldr	r3, [pc, #48]	; (8004308 <xQueueGenericReset+0xcc>)
 80042d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	e009      	b.n	80042fa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	3310      	adds	r3, #16
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7ff fef2 	bl	80040d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	3324      	adds	r3, #36	; 0x24
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff feed 	bl	80040d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80042fa:	f002 f81b 	bl	8006334 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80042fe:	2301      	movs	r3, #1
}
 8004300:	4618      	mov	r0, r3
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	e000ed04 	.word	0xe000ed04

0800430c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800430c:	b580      	push	{r7, lr}
 800430e:	b08e      	sub	sp, #56	; 0x38
 8004310:	af02      	add	r7, sp, #8
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
 8004318:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10a      	bne.n	8004336 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004332:	bf00      	nop
 8004334:	e7fe      	b.n	8004334 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10a      	bne.n	8004352 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004340:	f383 8811 	msr	BASEPRI, r3
 8004344:	f3bf 8f6f 	isb	sy
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800434e:	bf00      	nop
 8004350:	e7fe      	b.n	8004350 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <xQueueGenericCreateStatic+0x52>
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <xQueueGenericCreateStatic+0x56>
 800435e:	2301      	movs	r3, #1
 8004360:	e000      	b.n	8004364 <xQueueGenericCreateStatic+0x58>
 8004362:	2300      	movs	r3, #0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10a      	bne.n	800437e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436c:	f383 8811 	msr	BASEPRI, r3
 8004370:	f3bf 8f6f 	isb	sy
 8004374:	f3bf 8f4f 	dsb	sy
 8004378:	623b      	str	r3, [r7, #32]
}
 800437a:	bf00      	nop
 800437c:	e7fe      	b.n	800437c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d102      	bne.n	800438a <xQueueGenericCreateStatic+0x7e>
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <xQueueGenericCreateStatic+0x82>
 800438a:	2301      	movs	r3, #1
 800438c:	e000      	b.n	8004390 <xQueueGenericCreateStatic+0x84>
 800438e:	2300      	movs	r3, #0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10a      	bne.n	80043aa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004398:	f383 8811 	msr	BASEPRI, r3
 800439c:	f3bf 8f6f 	isb	sy
 80043a0:	f3bf 8f4f 	dsb	sy
 80043a4:	61fb      	str	r3, [r7, #28]
}
 80043a6:	bf00      	nop
 80043a8:	e7fe      	b.n	80043a8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043aa:	2350      	movs	r3, #80	; 0x50
 80043ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2b50      	cmp	r3, #80	; 0x50
 80043b2:	d00a      	beq.n	80043ca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80043b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b8:	f383 8811 	msr	BASEPRI, r3
 80043bc:	f3bf 8f6f 	isb	sy
 80043c0:	f3bf 8f4f 	dsb	sy
 80043c4:	61bb      	str	r3, [r7, #24]
}
 80043c6:	bf00      	nop
 80043c8:	e7fe      	b.n	80043c8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80043ca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80043d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00d      	beq.n	80043f2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043de:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80043e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	4613      	mov	r3, r2
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	68b9      	ldr	r1, [r7, #8]
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f805 	bl	80043fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80043f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3730      	adds	r7, #48	; 0x30
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
 8004408:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d103      	bne.n	8004418 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	e002      	b.n	800441e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800442a:	2101      	movs	r1, #1
 800442c:	69b8      	ldr	r0, [r7, #24]
 800442e:	f7ff ff05 	bl	800423c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	78fa      	ldrb	r2, [r7, #3]
 8004436:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800443a:	bf00      	nop
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08e      	sub	sp, #56	; 0x38
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
 8004450:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004452:	2300      	movs	r3, #0
 8004454:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800445a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10a      	bne.n	8004476 <xQueueGenericSend+0x32>
	__asm volatile
 8004460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004464:	f383 8811 	msr	BASEPRI, r3
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	f3bf 8f4f 	dsb	sy
 8004470:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004472:	bf00      	nop
 8004474:	e7fe      	b.n	8004474 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d103      	bne.n	8004484 <xQueueGenericSend+0x40>
 800447c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <xQueueGenericSend+0x44>
 8004484:	2301      	movs	r3, #1
 8004486:	e000      	b.n	800448a <xQueueGenericSend+0x46>
 8004488:	2300      	movs	r3, #0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d10a      	bne.n	80044a4 <xQueueGenericSend+0x60>
	__asm volatile
 800448e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004492:	f383 8811 	msr	BASEPRI, r3
 8004496:	f3bf 8f6f 	isb	sy
 800449a:	f3bf 8f4f 	dsb	sy
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
}
 80044a0:	bf00      	nop
 80044a2:	e7fe      	b.n	80044a2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d103      	bne.n	80044b2 <xQueueGenericSend+0x6e>
 80044aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d101      	bne.n	80044b6 <xQueueGenericSend+0x72>
 80044b2:	2301      	movs	r3, #1
 80044b4:	e000      	b.n	80044b8 <xQueueGenericSend+0x74>
 80044b6:	2300      	movs	r3, #0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10a      	bne.n	80044d2 <xQueueGenericSend+0x8e>
	__asm volatile
 80044bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c0:	f383 8811 	msr	BASEPRI, r3
 80044c4:	f3bf 8f6f 	isb	sy
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	623b      	str	r3, [r7, #32]
}
 80044ce:	bf00      	nop
 80044d0:	e7fe      	b.n	80044d0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044d2:	f001 f9a5 	bl	8005820 <xTaskGetSchedulerState>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d102      	bne.n	80044e2 <xQueueGenericSend+0x9e>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <xQueueGenericSend+0xa2>
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <xQueueGenericSend+0xa4>
 80044e6:	2300      	movs	r3, #0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10a      	bne.n	8004502 <xQueueGenericSend+0xbe>
	__asm volatile
 80044ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f0:	f383 8811 	msr	BASEPRI, r3
 80044f4:	f3bf 8f6f 	isb	sy
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	61fb      	str	r3, [r7, #28]
}
 80044fe:	bf00      	nop
 8004500:	e7fe      	b.n	8004500 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004502:	f001 fee7 	bl	80062d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004508:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800450a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450e:	429a      	cmp	r2, r3
 8004510:	d302      	bcc.n	8004518 <xQueueGenericSend+0xd4>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d129      	bne.n	800456c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	68b9      	ldr	r1, [r7, #8]
 800451c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800451e:	f000 fa0b 	bl	8004938 <prvCopyDataToQueue>
 8004522:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	2b00      	cmp	r3, #0
 800452a:	d010      	beq.n	800454e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800452c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452e:	3324      	adds	r3, #36	; 0x24
 8004530:	4618      	mov	r0, r3
 8004532:	f000 ffb3 	bl	800549c <xTaskRemoveFromEventList>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d013      	beq.n	8004564 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800453c:	4b3f      	ldr	r3, [pc, #252]	; (800463c <xQueueGenericSend+0x1f8>)
 800453e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	e00a      	b.n	8004564 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800454e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004554:	4b39      	ldr	r3, [pc, #228]	; (800463c <xQueueGenericSend+0x1f8>)
 8004556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004564:	f001 fee6 	bl	8006334 <vPortExitCritical>
				return pdPASS;
 8004568:	2301      	movs	r3, #1
 800456a:	e063      	b.n	8004634 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d103      	bne.n	800457a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004572:	f001 fedf 	bl	8006334 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004576:	2300      	movs	r3, #0
 8004578:	e05c      	b.n	8004634 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800457a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800457c:	2b00      	cmp	r3, #0
 800457e:	d106      	bne.n	800458e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004580:	f107 0314 	add.w	r3, r7, #20
 8004584:	4618      	mov	r0, r3
 8004586:	f000 ffed 	bl	8005564 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800458a:	2301      	movs	r3, #1
 800458c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800458e:	f001 fed1 	bl	8006334 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004592:	f000 fd67 	bl	8005064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004596:	f001 fe9d 	bl	80062d4 <vPortEnterCritical>
 800459a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045a0:	b25b      	sxtb	r3, r3
 80045a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a6:	d103      	bne.n	80045b0 <xQueueGenericSend+0x16c>
 80045a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045b6:	b25b      	sxtb	r3, r3
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045bc:	d103      	bne.n	80045c6 <xQueueGenericSend+0x182>
 80045be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045c6:	f001 feb5 	bl	8006334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045ca:	1d3a      	adds	r2, r7, #4
 80045cc:	f107 0314 	add.w	r3, r7, #20
 80045d0:	4611      	mov	r1, r2
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 ffdc 	bl	8005590 <xTaskCheckForTimeOut>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d124      	bne.n	8004628 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80045de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045e0:	f000 faa2 	bl	8004b28 <prvIsQueueFull>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d018      	beq.n	800461c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80045ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ec:	3310      	adds	r3, #16
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	4611      	mov	r1, r2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 ff02 	bl	80053fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80045f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045fa:	f000 fa2d 	bl	8004a58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80045fe:	f000 fd3f 	bl	8005080 <xTaskResumeAll>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	f47f af7c 	bne.w	8004502 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800460a:	4b0c      	ldr	r3, [pc, #48]	; (800463c <xQueueGenericSend+0x1f8>)
 800460c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004610:	601a      	str	r2, [r3, #0]
 8004612:	f3bf 8f4f 	dsb	sy
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	e772      	b.n	8004502 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800461c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800461e:	f000 fa1b 	bl	8004a58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004622:	f000 fd2d 	bl	8005080 <xTaskResumeAll>
 8004626:	e76c      	b.n	8004502 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004628:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800462a:	f000 fa15 	bl	8004a58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800462e:	f000 fd27 	bl	8005080 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004632:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004634:	4618      	mov	r0, r3
 8004636:	3738      	adds	r7, #56	; 0x38
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	e000ed04 	.word	0xe000ed04

08004640 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b090      	sub	sp, #64	; 0x40
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
 800464c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10a      	bne.n	800466e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800465c:	f383 8811 	msr	BASEPRI, r3
 8004660:	f3bf 8f6f 	isb	sy
 8004664:	f3bf 8f4f 	dsb	sy
 8004668:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800466a:	bf00      	nop
 800466c:	e7fe      	b.n	800466c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d103      	bne.n	800467c <xQueueGenericSendFromISR+0x3c>
 8004674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <xQueueGenericSendFromISR+0x40>
 800467c:	2301      	movs	r3, #1
 800467e:	e000      	b.n	8004682 <xQueueGenericSendFromISR+0x42>
 8004680:	2300      	movs	r3, #0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800468a:	f383 8811 	msr	BASEPRI, r3
 800468e:	f3bf 8f6f 	isb	sy
 8004692:	f3bf 8f4f 	dsb	sy
 8004696:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004698:	bf00      	nop
 800469a:	e7fe      	b.n	800469a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d103      	bne.n	80046aa <xQueueGenericSendFromISR+0x6a>
 80046a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d101      	bne.n	80046ae <xQueueGenericSendFromISR+0x6e>
 80046aa:	2301      	movs	r3, #1
 80046ac:	e000      	b.n	80046b0 <xQueueGenericSendFromISR+0x70>
 80046ae:	2300      	movs	r3, #0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80046b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b8:	f383 8811 	msr	BASEPRI, r3
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	623b      	str	r3, [r7, #32]
}
 80046c6:	bf00      	nop
 80046c8:	e7fe      	b.n	80046c8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046ca:	f001 fee5 	bl	8006498 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80046ce:	f3ef 8211 	mrs	r2, BASEPRI
 80046d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d6:	f383 8811 	msr	BASEPRI, r3
 80046da:	f3bf 8f6f 	isb	sy
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	61fa      	str	r2, [r7, #28]
 80046e4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80046e6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046e8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <xQueueGenericSendFromISR+0xbc>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d12f      	bne.n	800475c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80046fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004702:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	68b9      	ldr	r1, [r7, #8]
 8004710:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004712:	f000 f911 	bl	8004938 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004716:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800471a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800471e:	d112      	bne.n	8004746 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	2b00      	cmp	r3, #0
 8004726:	d016      	beq.n	8004756 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472a:	3324      	adds	r3, #36	; 0x24
 800472c:	4618      	mov	r0, r3
 800472e:	f000 feb5 	bl	800549c <xTaskRemoveFromEventList>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00e      	beq.n	8004756 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00b      	beq.n	8004756 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	e007      	b.n	8004756 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004746:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800474a:	3301      	adds	r3, #1
 800474c:	b2db      	uxtb	r3, r3
 800474e:	b25a      	sxtb	r2, r3
 8004750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004752:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004756:	2301      	movs	r3, #1
 8004758:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800475a:	e001      	b.n	8004760 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800475c:	2300      	movs	r3, #0
 800475e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004762:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800476a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800476c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800476e:	4618      	mov	r0, r3
 8004770:	3740      	adds	r7, #64	; 0x40
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08c      	sub	sp, #48	; 0x30
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004784:	2300      	movs	r3, #0
 8004786:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10a      	bne.n	80047a8 <xQueueReceive+0x30>
	__asm volatile
 8004792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004796:	f383 8811 	msr	BASEPRI, r3
 800479a:	f3bf 8f6f 	isb	sy
 800479e:	f3bf 8f4f 	dsb	sy
 80047a2:	623b      	str	r3, [r7, #32]
}
 80047a4:	bf00      	nop
 80047a6:	e7fe      	b.n	80047a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d103      	bne.n	80047b6 <xQueueReceive+0x3e>
 80047ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <xQueueReceive+0x42>
 80047b6:	2301      	movs	r3, #1
 80047b8:	e000      	b.n	80047bc <xQueueReceive+0x44>
 80047ba:	2300      	movs	r3, #0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10a      	bne.n	80047d6 <xQueueReceive+0x5e>
	__asm volatile
 80047c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	61fb      	str	r3, [r7, #28]
}
 80047d2:	bf00      	nop
 80047d4:	e7fe      	b.n	80047d4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047d6:	f001 f823 	bl	8005820 <xTaskGetSchedulerState>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d102      	bne.n	80047e6 <xQueueReceive+0x6e>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <xQueueReceive+0x72>
 80047e6:	2301      	movs	r3, #1
 80047e8:	e000      	b.n	80047ec <xQueueReceive+0x74>
 80047ea:	2300      	movs	r3, #0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10a      	bne.n	8004806 <xQueueReceive+0x8e>
	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	61bb      	str	r3, [r7, #24]
}
 8004802:	bf00      	nop
 8004804:	e7fe      	b.n	8004804 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004806:	f001 fd65 	bl	80062d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800480a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004812:	2b00      	cmp	r3, #0
 8004814:	d01f      	beq.n	8004856 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800481a:	f000 f8f7 	bl	8004a0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004820:	1e5a      	subs	r2, r3, #1
 8004822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004824:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00f      	beq.n	800484e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	3310      	adds	r3, #16
 8004832:	4618      	mov	r0, r3
 8004834:	f000 fe32 	bl	800549c <xTaskRemoveFromEventList>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d007      	beq.n	800484e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800483e:	4b3d      	ldr	r3, [pc, #244]	; (8004934 <xQueueReceive+0x1bc>)
 8004840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	f3bf 8f4f 	dsb	sy
 800484a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800484e:	f001 fd71 	bl	8006334 <vPortExitCritical>
				return pdPASS;
 8004852:	2301      	movs	r3, #1
 8004854:	e069      	b.n	800492a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d103      	bne.n	8004864 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800485c:	f001 fd6a 	bl	8006334 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004860:	2300      	movs	r3, #0
 8004862:	e062      	b.n	800492a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004866:	2b00      	cmp	r3, #0
 8004868:	d106      	bne.n	8004878 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800486a:	f107 0310 	add.w	r3, r7, #16
 800486e:	4618      	mov	r0, r3
 8004870:	f000 fe78 	bl	8005564 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004874:	2301      	movs	r3, #1
 8004876:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004878:	f001 fd5c 	bl	8006334 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800487c:	f000 fbf2 	bl	8005064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004880:	f001 fd28 	bl	80062d4 <vPortEnterCritical>
 8004884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004886:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800488a:	b25b      	sxtb	r3, r3
 800488c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004890:	d103      	bne.n	800489a <xQueueReceive+0x122>
 8004892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048a0:	b25b      	sxtb	r3, r3
 80048a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a6:	d103      	bne.n	80048b0 <xQueueReceive+0x138>
 80048a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048b0:	f001 fd40 	bl	8006334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048b4:	1d3a      	adds	r2, r7, #4
 80048b6:	f107 0310 	add.w	r3, r7, #16
 80048ba:	4611      	mov	r1, r2
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fe67 	bl	8005590 <xTaskCheckForTimeOut>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d123      	bne.n	8004910 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ca:	f000 f917 	bl	8004afc <prvIsQueueEmpty>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d017      	beq.n	8004904 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d6:	3324      	adds	r3, #36	; 0x24
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	4611      	mov	r1, r2
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 fd8d 	bl	80053fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048e4:	f000 f8b8 	bl	8004a58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048e8:	f000 fbca 	bl	8005080 <xTaskResumeAll>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d189      	bne.n	8004806 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80048f2:	4b10      	ldr	r3, [pc, #64]	; (8004934 <xQueueReceive+0x1bc>)
 80048f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	f3bf 8f4f 	dsb	sy
 80048fe:	f3bf 8f6f 	isb	sy
 8004902:	e780      	b.n	8004806 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004906:	f000 f8a7 	bl	8004a58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800490a:	f000 fbb9 	bl	8005080 <xTaskResumeAll>
 800490e:	e77a      	b.n	8004806 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004912:	f000 f8a1 	bl	8004a58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004916:	f000 fbb3 	bl	8005080 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800491a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800491c:	f000 f8ee 	bl	8004afc <prvIsQueueEmpty>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	f43f af6f 	beq.w	8004806 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004928:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800492a:	4618      	mov	r0, r3
 800492c:	3730      	adds	r7, #48	; 0x30
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	e000ed04 	.word	0xe000ed04

08004938 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004944:	2300      	movs	r3, #0
 8004946:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10d      	bne.n	8004972 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d14d      	bne.n	80049fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	4618      	mov	r0, r3
 8004964:	f000 ff7a 	bl	800585c <xTaskPriorityDisinherit>
 8004968:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	609a      	str	r2, [r3, #8]
 8004970:	e043      	b.n	80049fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d119      	bne.n	80049ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6858      	ldr	r0, [r3, #4]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004980:	461a      	mov	r2, r3
 8004982:	68b9      	ldr	r1, [r7, #8]
 8004984:	f001 ffd8 	bl	8006938 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	685a      	ldr	r2, [r3, #4]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004990:	441a      	add	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d32b      	bcc.n	80049fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	605a      	str	r2, [r3, #4]
 80049aa:	e026      	b.n	80049fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	68d8      	ldr	r0, [r3, #12]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	461a      	mov	r2, r3
 80049b6:	68b9      	ldr	r1, [r7, #8]
 80049b8:	f001 ffbe 	bl	8006938 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c4:	425b      	negs	r3, r3
 80049c6:	441a      	add	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d207      	bcs.n	80049e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e0:	425b      	negs	r3, r3
 80049e2:	441a      	add	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d105      	bne.n	80049fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1c5a      	adds	r2, r3, #1
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004a02:	697b      	ldr	r3, [r7, #20]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3718      	adds	r7, #24
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d018      	beq.n	8004a50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a26:	441a      	add	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d303      	bcc.n	8004a40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68d9      	ldr	r1, [r3, #12]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a48:	461a      	mov	r2, r3
 8004a4a:	6838      	ldr	r0, [r7, #0]
 8004a4c:	f001 ff74 	bl	8006938 <memcpy>
	}
}
 8004a50:	bf00      	nop
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004a60:	f001 fc38 	bl	80062d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a6c:	e011      	b.n	8004a92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d012      	beq.n	8004a9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	3324      	adds	r3, #36	; 0x24
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 fd0e 	bl	800549c <xTaskRemoveFromEventList>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004a86:	f000 fde5 	bl	8005654 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	dce9      	bgt.n	8004a6e <prvUnlockQueue+0x16>
 8004a9a:	e000      	b.n	8004a9e <prvUnlockQueue+0x46>
					break;
 8004a9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	22ff      	movs	r2, #255	; 0xff
 8004aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004aa6:	f001 fc45 	bl	8006334 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004aaa:	f001 fc13 	bl	80062d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ab4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ab6:	e011      	b.n	8004adc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d012      	beq.n	8004ae6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	3310      	adds	r3, #16
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fce9 	bl	800549c <xTaskRemoveFromEventList>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d001      	beq.n	8004ad4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004ad0:	f000 fdc0 	bl	8005654 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004ad4:	7bbb      	ldrb	r3, [r7, #14]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004adc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	dce9      	bgt.n	8004ab8 <prvUnlockQueue+0x60>
 8004ae4:	e000      	b.n	8004ae8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ae6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	22ff      	movs	r2, #255	; 0xff
 8004aec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004af0:	f001 fc20 	bl	8006334 <vPortExitCritical>
}
 8004af4:	bf00      	nop
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b04:	f001 fbe6 	bl	80062d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d102      	bne.n	8004b16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b10:	2301      	movs	r3, #1
 8004b12:	60fb      	str	r3, [r7, #12]
 8004b14:	e001      	b.n	8004b1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b16:	2300      	movs	r3, #0
 8004b18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b1a:	f001 fc0b 	bl	8006334 <vPortExitCritical>

	return xReturn;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b30:	f001 fbd0 	bl	80062d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d102      	bne.n	8004b46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b40:	2301      	movs	r3, #1
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	e001      	b.n	8004b4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b46:	2300      	movs	r3, #0
 8004b48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b4a:	f001 fbf3 	bl	8006334 <vPortExitCritical>

	return xReturn;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	e014      	b.n	8004b92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004b68:	4a0f      	ldr	r2, [pc, #60]	; (8004ba8 <vQueueAddToRegistry+0x50>)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10b      	bne.n	8004b8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004b74:	490c      	ldr	r1, [pc, #48]	; (8004ba8 <vQueueAddToRegistry+0x50>)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004b7e:	4a0a      	ldr	r2, [pc, #40]	; (8004ba8 <vQueueAddToRegistry+0x50>)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	4413      	add	r3, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004b8a:	e006      	b.n	8004b9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2b07      	cmp	r3, #7
 8004b96:	d9e7      	bls.n	8004b68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	20000bf0 	.word	0x20000bf0

08004bac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004bbc:	f001 fb8a 	bl	80062d4 <vPortEnterCritical>
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bc6:	b25b      	sxtb	r3, r3
 8004bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bcc:	d103      	bne.n	8004bd6 <vQueueWaitForMessageRestricted+0x2a>
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bdc:	b25b      	sxtb	r3, r3
 8004bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be2:	d103      	bne.n	8004bec <vQueueWaitForMessageRestricted+0x40>
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004bec:	f001 fba2 	bl	8006334 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d106      	bne.n	8004c06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	3324      	adds	r3, #36	; 0x24
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	68b9      	ldr	r1, [r7, #8]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 fc1f 	bl	8005444 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c06:	6978      	ldr	r0, [r7, #20]
 8004c08:	f7ff ff26 	bl	8004a58 <prvUnlockQueue>
	}
 8004c0c:	bf00      	nop
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b08e      	sub	sp, #56	; 0x38
 8004c18:	af04      	add	r7, sp, #16
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
 8004c20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d10a      	bne.n	8004c3e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2c:	f383 8811 	msr	BASEPRI, r3
 8004c30:	f3bf 8f6f 	isb	sy
 8004c34:	f3bf 8f4f 	dsb	sy
 8004c38:	623b      	str	r3, [r7, #32]
}
 8004c3a:	bf00      	nop
 8004c3c:	e7fe      	b.n	8004c3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10a      	bne.n	8004c5a <xTaskCreateStatic+0x46>
	__asm volatile
 8004c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c48:	f383 8811 	msr	BASEPRI, r3
 8004c4c:	f3bf 8f6f 	isb	sy
 8004c50:	f3bf 8f4f 	dsb	sy
 8004c54:	61fb      	str	r3, [r7, #28]
}
 8004c56:	bf00      	nop
 8004c58:	e7fe      	b.n	8004c58 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c5a:	23bc      	movs	r3, #188	; 0xbc
 8004c5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	2bbc      	cmp	r3, #188	; 0xbc
 8004c62:	d00a      	beq.n	8004c7a <xTaskCreateStatic+0x66>
	__asm volatile
 8004c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c68:	f383 8811 	msr	BASEPRI, r3
 8004c6c:	f3bf 8f6f 	isb	sy
 8004c70:	f3bf 8f4f 	dsb	sy
 8004c74:	61bb      	str	r3, [r7, #24]
}
 8004c76:	bf00      	nop
 8004c78:	e7fe      	b.n	8004c78 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c7a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d01e      	beq.n	8004cc0 <xTaskCreateStatic+0xac>
 8004c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01b      	beq.n	8004cc0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c90:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c94:	2202      	movs	r2, #2
 8004c96:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	9303      	str	r3, [sp, #12]
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca0:	9302      	str	r3, [sp, #8]
 8004ca2:	f107 0314 	add.w	r3, r7, #20
 8004ca6:	9301      	str	r3, [sp, #4]
 8004ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f000 f850 	bl	8004d58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cba:	f000 f8f3 	bl	8004ea4 <prvAddNewTaskToReadyList>
 8004cbe:	e001      	b.n	8004cc4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004cc4:	697b      	ldr	r3, [r7, #20]
	}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3728      	adds	r7, #40	; 0x28
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b08c      	sub	sp, #48	; 0x30
 8004cd2:	af04      	add	r7, sp, #16
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	603b      	str	r3, [r7, #0]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004cde:	88fb      	ldrh	r3, [r7, #6]
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f001 fc18 	bl	8006518 <pvPortMalloc>
 8004ce8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00e      	beq.n	8004d0e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004cf0:	20bc      	movs	r0, #188	; 0xbc
 8004cf2:	f001 fc11 	bl	8006518 <pvPortMalloc>
 8004cf6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	631a      	str	r2, [r3, #48]	; 0x30
 8004d04:	e005      	b.n	8004d12 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d06:	6978      	ldr	r0, [r7, #20]
 8004d08:	f001 fcd2 	bl	80066b0 <vPortFree>
 8004d0c:	e001      	b.n	8004d12 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d017      	beq.n	8004d48 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d20:	88fa      	ldrh	r2, [r7, #6]
 8004d22:	2300      	movs	r3, #0
 8004d24:	9303      	str	r3, [sp, #12]
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	9302      	str	r3, [sp, #8]
 8004d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2c:	9301      	str	r3, [sp, #4]
 8004d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	68b9      	ldr	r1, [r7, #8]
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 f80e 	bl	8004d58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d3c:	69f8      	ldr	r0, [r7, #28]
 8004d3e:	f000 f8b1 	bl	8004ea4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d42:	2301      	movs	r3, #1
 8004d44:	61bb      	str	r3, [r7, #24]
 8004d46:	e002      	b.n	8004d4e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d48:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d4e:	69bb      	ldr	r3, [r7, #24]
	}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3720      	adds	r7, #32
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
 8004d64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d68:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	461a      	mov	r2, r3
 8004d70:	21a5      	movs	r1, #165	; 0xa5
 8004d72:	f001 fdef 	bl	8006954 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d80:	3b01      	subs	r3, #1
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	4413      	add	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	f023 0307 	bic.w	r3, r3, #7
 8004d8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	f003 0307 	and.w	r3, r3, #7
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00a      	beq.n	8004db0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9e:	f383 8811 	msr	BASEPRI, r3
 8004da2:	f3bf 8f6f 	isb	sy
 8004da6:	f3bf 8f4f 	dsb	sy
 8004daa:	617b      	str	r3, [r7, #20]
}
 8004dac:	bf00      	nop
 8004dae:	e7fe      	b.n	8004dae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d01f      	beq.n	8004df6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004db6:	2300      	movs	r3, #0
 8004db8:	61fb      	str	r3, [r7, #28]
 8004dba:	e012      	b.n	8004de2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	7819      	ldrb	r1, [r3, #0]
 8004dc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	4413      	add	r3, r2
 8004dca:	3334      	adds	r3, #52	; 0x34
 8004dcc:	460a      	mov	r2, r1
 8004dce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d006      	beq.n	8004dea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	3301      	adds	r3, #1
 8004de0:	61fb      	str	r3, [r7, #28]
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	2b0f      	cmp	r3, #15
 8004de6:	d9e9      	bls.n	8004dbc <prvInitialiseNewTask+0x64>
 8004de8:	e000      	b.n	8004dec <prvInitialiseNewTask+0x94>
			{
				break;
 8004dea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004df4:	e003      	b.n	8004dfe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e00:	2b37      	cmp	r3, #55	; 0x37
 8004e02:	d901      	bls.n	8004e08 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e04:	2337      	movs	r3, #55	; 0x37
 8004e06:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e0c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e12:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e16:	2200      	movs	r2, #0
 8004e18:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff f978 	bl	8004114 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e26:	3318      	adds	r3, #24
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff f973 	bl	8004114 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e36:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e42:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e46:	2200      	movs	r2, #0
 8004e48:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e56:	3354      	adds	r3, #84	; 0x54
 8004e58:	2260      	movs	r2, #96	; 0x60
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f001 fd79 	bl	8006954 <memset>
 8004e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e64:	4a0c      	ldr	r2, [pc, #48]	; (8004e98 <prvInitialiseNewTask+0x140>)
 8004e66:	659a      	str	r2, [r3, #88]	; 0x58
 8004e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6a:	4a0c      	ldr	r2, [pc, #48]	; (8004e9c <prvInitialiseNewTask+0x144>)
 8004e6c:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e70:	4a0b      	ldr	r2, [pc, #44]	; (8004ea0 <prvInitialiseNewTask+0x148>)
 8004e72:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e74:	683a      	ldr	r2, [r7, #0]
 8004e76:	68f9      	ldr	r1, [r7, #12]
 8004e78:	69b8      	ldr	r0, [r7, #24]
 8004e7a:	f001 f8ff 	bl	800607c <pxPortInitialiseStack>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e82:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e8e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e90:	bf00      	nop
 8004e92:	3720      	adds	r7, #32
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	08006c74 	.word	0x08006c74
 8004e9c:	08006c94 	.word	0x08006c94
 8004ea0:	08006c54 	.word	0x08006c54

08004ea4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004eac:	f001 fa12 	bl	80062d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004eb0:	4b2d      	ldr	r3, [pc, #180]	; (8004f68 <prvAddNewTaskToReadyList+0xc4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	4a2c      	ldr	r2, [pc, #176]	; (8004f68 <prvAddNewTaskToReadyList+0xc4>)
 8004eb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004eba:	4b2c      	ldr	r3, [pc, #176]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d109      	bne.n	8004ed6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ec2:	4a2a      	ldr	r2, [pc, #168]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ec8:	4b27      	ldr	r3, [pc, #156]	; (8004f68 <prvAddNewTaskToReadyList+0xc4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d110      	bne.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ed0:	f000 fbe4 	bl	800569c <prvInitialiseTaskLists>
 8004ed4:	e00d      	b.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ed6:	4b26      	ldr	r3, [pc, #152]	; (8004f70 <prvAddNewTaskToReadyList+0xcc>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d109      	bne.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ede:	4b23      	ldr	r3, [pc, #140]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d802      	bhi.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004eec:	4a1f      	ldr	r2, [pc, #124]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004ef2:	4b20      	ldr	r3, [pc, #128]	; (8004f74 <prvAddNewTaskToReadyList+0xd0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	4a1e      	ldr	r2, [pc, #120]	; (8004f74 <prvAddNewTaskToReadyList+0xd0>)
 8004efa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004efc:	4b1d      	ldr	r3, [pc, #116]	; (8004f74 <prvAddNewTaskToReadyList+0xd0>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f08:	4b1b      	ldr	r3, [pc, #108]	; (8004f78 <prvAddNewTaskToReadyList+0xd4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d903      	bls.n	8004f18 <prvAddNewTaskToReadyList+0x74>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	4a18      	ldr	r2, [pc, #96]	; (8004f78 <prvAddNewTaskToReadyList+0xd4>)
 8004f16:	6013      	str	r3, [r2, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	4a15      	ldr	r2, [pc, #84]	; (8004f7c <prvAddNewTaskToReadyList+0xd8>)
 8004f26:	441a      	add	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	3304      	adds	r3, #4
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4610      	mov	r0, r2
 8004f30:	f7ff f8fd 	bl	800412e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f34:	f001 f9fe 	bl	8006334 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f38:	4b0d      	ldr	r3, [pc, #52]	; (8004f70 <prvAddNewTaskToReadyList+0xcc>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00e      	beq.n	8004f5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f40:	4b0a      	ldr	r3, [pc, #40]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d207      	bcs.n	8004f5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f4e:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <prvAddNewTaskToReadyList+0xdc>)
 8004f50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f5e:	bf00      	nop
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20001104 	.word	0x20001104
 8004f6c:	20000c30 	.word	0x20000c30
 8004f70:	20001110 	.word	0x20001110
 8004f74:	20001120 	.word	0x20001120
 8004f78:	2000110c 	.word	0x2000110c
 8004f7c:	20000c34 	.word	0x20000c34
 8004f80:	e000ed04 	.word	0xe000ed04

08004f84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b08a      	sub	sp, #40	; 0x28
 8004f88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f92:	463a      	mov	r2, r7
 8004f94:	1d39      	adds	r1, r7, #4
 8004f96:	f107 0308 	add.w	r3, r7, #8
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff f866 	bl	800406c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004fa0:	6839      	ldr	r1, [r7, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	9202      	str	r2, [sp, #8]
 8004fa8:	9301      	str	r3, [sp, #4]
 8004faa:	2300      	movs	r3, #0
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	2300      	movs	r3, #0
 8004fb0:	460a      	mov	r2, r1
 8004fb2:	4924      	ldr	r1, [pc, #144]	; (8005044 <vTaskStartScheduler+0xc0>)
 8004fb4:	4824      	ldr	r0, [pc, #144]	; (8005048 <vTaskStartScheduler+0xc4>)
 8004fb6:	f7ff fe2d 	bl	8004c14 <xTaskCreateStatic>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	4a23      	ldr	r2, [pc, #140]	; (800504c <vTaskStartScheduler+0xc8>)
 8004fbe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004fc0:	4b22      	ldr	r3, [pc, #136]	; (800504c <vTaskStartScheduler+0xc8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	e001      	b.n	8004fd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d102      	bne.n	8004fde <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004fd8:	f000 fd02 	bl	80059e0 <xTimerCreateTimerTask>
 8004fdc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d11b      	bne.n	800501c <vTaskStartScheduler+0x98>
	__asm volatile
 8004fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe8:	f383 8811 	msr	BASEPRI, r3
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	f3bf 8f4f 	dsb	sy
 8004ff4:	613b      	str	r3, [r7, #16]
}
 8004ff6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ff8:	4b15      	ldr	r3, [pc, #84]	; (8005050 <vTaskStartScheduler+0xcc>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	3354      	adds	r3, #84	; 0x54
 8004ffe:	4a15      	ldr	r2, [pc, #84]	; (8005054 <vTaskStartScheduler+0xd0>)
 8005000:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005002:	4b15      	ldr	r3, [pc, #84]	; (8005058 <vTaskStartScheduler+0xd4>)
 8005004:	f04f 32ff 	mov.w	r2, #4294967295
 8005008:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800500a:	4b14      	ldr	r3, [pc, #80]	; (800505c <vTaskStartScheduler+0xd8>)
 800500c:	2201      	movs	r2, #1
 800500e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005010:	4b13      	ldr	r3, [pc, #76]	; (8005060 <vTaskStartScheduler+0xdc>)
 8005012:	2200      	movs	r2, #0
 8005014:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005016:	f001 f8bb 	bl	8006190 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800501a:	e00e      	b.n	800503a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005022:	d10a      	bne.n	800503a <vTaskStartScheduler+0xb6>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	60fb      	str	r3, [r7, #12]
}
 8005036:	bf00      	nop
 8005038:	e7fe      	b.n	8005038 <vTaskStartScheduler+0xb4>
}
 800503a:	bf00      	nop
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	08006b84 	.word	0x08006b84
 8005048:	0800566d 	.word	0x0800566d
 800504c:	20001128 	.word	0x20001128
 8005050:	20000c30 	.word	0x20000c30
 8005054:	20000014 	.word	0x20000014
 8005058:	20001124 	.word	0x20001124
 800505c:	20001110 	.word	0x20001110
 8005060:	20001108 	.word	0x20001108

08005064 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005064:	b480      	push	{r7}
 8005066:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005068:	4b04      	ldr	r3, [pc, #16]	; (800507c <vTaskSuspendAll+0x18>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3301      	adds	r3, #1
 800506e:	4a03      	ldr	r2, [pc, #12]	; (800507c <vTaskSuspendAll+0x18>)
 8005070:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005072:	bf00      	nop
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	2000112c 	.word	0x2000112c

08005080 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800508a:	2300      	movs	r3, #0
 800508c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800508e:	4b42      	ldr	r3, [pc, #264]	; (8005198 <xTaskResumeAll+0x118>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10a      	bne.n	80050ac <xTaskResumeAll+0x2c>
	__asm volatile
 8005096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	603b      	str	r3, [r7, #0]
}
 80050a8:	bf00      	nop
 80050aa:	e7fe      	b.n	80050aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050ac:	f001 f912 	bl	80062d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050b0:	4b39      	ldr	r3, [pc, #228]	; (8005198 <xTaskResumeAll+0x118>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3b01      	subs	r3, #1
 80050b6:	4a38      	ldr	r2, [pc, #224]	; (8005198 <xTaskResumeAll+0x118>)
 80050b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050ba:	4b37      	ldr	r3, [pc, #220]	; (8005198 <xTaskResumeAll+0x118>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d162      	bne.n	8005188 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050c2:	4b36      	ldr	r3, [pc, #216]	; (800519c <xTaskResumeAll+0x11c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d05e      	beq.n	8005188 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050ca:	e02f      	b.n	800512c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050cc:	4b34      	ldr	r3, [pc, #208]	; (80051a0 <xTaskResumeAll+0x120>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	3318      	adds	r3, #24
 80050d8:	4618      	mov	r0, r3
 80050da:	f7ff f885 	bl	80041e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	3304      	adds	r3, #4
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7ff f880 	bl	80041e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ec:	4b2d      	ldr	r3, [pc, #180]	; (80051a4 <xTaskResumeAll+0x124>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d903      	bls.n	80050fc <xTaskResumeAll+0x7c>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f8:	4a2a      	ldr	r2, [pc, #168]	; (80051a4 <xTaskResumeAll+0x124>)
 80050fa:	6013      	str	r3, [r2, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4a27      	ldr	r2, [pc, #156]	; (80051a8 <xTaskResumeAll+0x128>)
 800510a:	441a      	add	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	3304      	adds	r3, #4
 8005110:	4619      	mov	r1, r3
 8005112:	4610      	mov	r0, r2
 8005114:	f7ff f80b 	bl	800412e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800511c:	4b23      	ldr	r3, [pc, #140]	; (80051ac <xTaskResumeAll+0x12c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005122:	429a      	cmp	r2, r3
 8005124:	d302      	bcc.n	800512c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005126:	4b22      	ldr	r3, [pc, #136]	; (80051b0 <xTaskResumeAll+0x130>)
 8005128:	2201      	movs	r2, #1
 800512a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800512c:	4b1c      	ldr	r3, [pc, #112]	; (80051a0 <xTaskResumeAll+0x120>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1cb      	bne.n	80050cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800513a:	f000 fb51 	bl	80057e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800513e:	4b1d      	ldr	r3, [pc, #116]	; (80051b4 <xTaskResumeAll+0x134>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d010      	beq.n	800516c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800514a:	f000 f847 	bl	80051dc <xTaskIncrementTick>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d002      	beq.n	800515a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005154:	4b16      	ldr	r3, [pc, #88]	; (80051b0 <xTaskResumeAll+0x130>)
 8005156:	2201      	movs	r2, #1
 8005158:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3b01      	subs	r3, #1
 800515e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1f1      	bne.n	800514a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005166:	4b13      	ldr	r3, [pc, #76]	; (80051b4 <xTaskResumeAll+0x134>)
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800516c:	4b10      	ldr	r3, [pc, #64]	; (80051b0 <xTaskResumeAll+0x130>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d009      	beq.n	8005188 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005174:	2301      	movs	r3, #1
 8005176:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005178:	4b0f      	ldr	r3, [pc, #60]	; (80051b8 <xTaskResumeAll+0x138>)
 800517a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005188:	f001 f8d4 	bl	8006334 <vPortExitCritical>

	return xAlreadyYielded;
 800518c:	68bb      	ldr	r3, [r7, #8]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	2000112c 	.word	0x2000112c
 800519c:	20001104 	.word	0x20001104
 80051a0:	200010c4 	.word	0x200010c4
 80051a4:	2000110c 	.word	0x2000110c
 80051a8:	20000c34 	.word	0x20000c34
 80051ac:	20000c30 	.word	0x20000c30
 80051b0:	20001118 	.word	0x20001118
 80051b4:	20001114 	.word	0x20001114
 80051b8:	e000ed04 	.word	0xe000ed04

080051bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80051c2:	4b05      	ldr	r3, [pc, #20]	; (80051d8 <xTaskGetTickCount+0x1c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80051c8:	687b      	ldr	r3, [r7, #4]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	20001108 	.word	0x20001108

080051dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80051e2:	2300      	movs	r3, #0
 80051e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051e6:	4b48      	ldr	r3, [pc, #288]	; (8005308 <xTaskIncrementTick+0x12c>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f040 8081 	bne.w	80052f2 <xTaskIncrementTick+0x116>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051f0:	4b46      	ldr	r3, [pc, #280]	; (800530c <xTaskIncrementTick+0x130>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3301      	adds	r3, #1
 80051f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80051f8:	4a44      	ldr	r2, [pc, #272]	; (800530c <xTaskIncrementTick+0x130>)
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d120      	bne.n	8005246 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005204:	4b42      	ldr	r3, [pc, #264]	; (8005310 <xTaskIncrementTick+0x134>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00a      	beq.n	8005224 <xTaskIncrementTick+0x48>
	__asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	603b      	str	r3, [r7, #0]
}
 8005220:	bf00      	nop
 8005222:	e7fe      	b.n	8005222 <xTaskIncrementTick+0x46>
 8005224:	4b3a      	ldr	r3, [pc, #232]	; (8005310 <xTaskIncrementTick+0x134>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	4b3a      	ldr	r3, [pc, #232]	; (8005314 <xTaskIncrementTick+0x138>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a38      	ldr	r2, [pc, #224]	; (8005310 <xTaskIncrementTick+0x134>)
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	4a38      	ldr	r2, [pc, #224]	; (8005314 <xTaskIncrementTick+0x138>)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6013      	str	r3, [r2, #0]
 8005238:	4b37      	ldr	r3, [pc, #220]	; (8005318 <xTaskIncrementTick+0x13c>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3301      	adds	r3, #1
 800523e:	4a36      	ldr	r2, [pc, #216]	; (8005318 <xTaskIncrementTick+0x13c>)
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	f000 facd 	bl	80057e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005246:	4b35      	ldr	r3, [pc, #212]	; (800531c <xTaskIncrementTick+0x140>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	429a      	cmp	r2, r3
 800524e:	d349      	bcc.n	80052e4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005250:	4b2f      	ldr	r3, [pc, #188]	; (8005310 <xTaskIncrementTick+0x134>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d104      	bne.n	8005264 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800525a:	4b30      	ldr	r3, [pc, #192]	; (800531c <xTaskIncrementTick+0x140>)
 800525c:	f04f 32ff 	mov.w	r2, #4294967295
 8005260:	601a      	str	r2, [r3, #0]
					break;
 8005262:	e03f      	b.n	80052e4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005264:	4b2a      	ldr	r3, [pc, #168]	; (8005310 <xTaskIncrementTick+0x134>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	429a      	cmp	r2, r3
 800527a:	d203      	bcs.n	8005284 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800527c:	4a27      	ldr	r2, [pc, #156]	; (800531c <xTaskIncrementTick+0x140>)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005282:	e02f      	b.n	80052e4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	3304      	adds	r3, #4
 8005288:	4618      	mov	r0, r3
 800528a:	f7fe ffad 	bl	80041e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	2b00      	cmp	r3, #0
 8005294:	d004      	beq.n	80052a0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	3318      	adds	r3, #24
 800529a:	4618      	mov	r0, r3
 800529c:	f7fe ffa4 	bl	80041e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a4:	4b1e      	ldr	r3, [pc, #120]	; (8005320 <xTaskIncrementTick+0x144>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d903      	bls.n	80052b4 <xTaskIncrementTick+0xd8>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	4a1b      	ldr	r2, [pc, #108]	; (8005320 <xTaskIncrementTick+0x144>)
 80052b2:	6013      	str	r3, [r2, #0]
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b8:	4613      	mov	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4413      	add	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4a18      	ldr	r2, [pc, #96]	; (8005324 <xTaskIncrementTick+0x148>)
 80052c2:	441a      	add	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	3304      	adds	r3, #4
 80052c8:	4619      	mov	r1, r3
 80052ca:	4610      	mov	r0, r2
 80052cc:	f7fe ff2f 	bl	800412e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052d4:	4b14      	ldr	r3, [pc, #80]	; (8005328 <xTaskIncrementTick+0x14c>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052da:	429a      	cmp	r2, r3
 80052dc:	d3b8      	bcc.n	8005250 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80052de:	2301      	movs	r3, #1
 80052e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052e2:	e7b5      	b.n	8005250 <xTaskIncrementTick+0x74>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80052e4:	4b11      	ldr	r3, [pc, #68]	; (800532c <xTaskIncrementTick+0x150>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d007      	beq.n	80052fc <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 80052ec:	2301      	movs	r3, #1
 80052ee:	617b      	str	r3, [r7, #20]
 80052f0:	e004      	b.n	80052fc <xTaskIncrementTick+0x120>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80052f2:	4b0f      	ldr	r3, [pc, #60]	; (8005330 <xTaskIncrementTick+0x154>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3301      	adds	r3, #1
 80052f8:	4a0d      	ldr	r2, [pc, #52]	; (8005330 <xTaskIncrementTick+0x154>)
 80052fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80052fc:	697b      	ldr	r3, [r7, #20]
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3718      	adds	r7, #24
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	2000112c 	.word	0x2000112c
 800530c:	20001108 	.word	0x20001108
 8005310:	200010bc 	.word	0x200010bc
 8005314:	200010c0 	.word	0x200010c0
 8005318:	2000111c 	.word	0x2000111c
 800531c:	20001124 	.word	0x20001124
 8005320:	2000110c 	.word	0x2000110c
 8005324:	20000c34 	.word	0x20000c34
 8005328:	20000c30 	.word	0x20000c30
 800532c:	20001118 	.word	0x20001118
 8005330:	20001114 	.word	0x20001114

08005334 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800533a:	4b2a      	ldr	r3, [pc, #168]	; (80053e4 <vTaskSwitchContext+0xb0>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005342:	4b29      	ldr	r3, [pc, #164]	; (80053e8 <vTaskSwitchContext+0xb4>)
 8005344:	2201      	movs	r2, #1
 8005346:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005348:	e046      	b.n	80053d8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800534a:	4b27      	ldr	r3, [pc, #156]	; (80053e8 <vTaskSwitchContext+0xb4>)
 800534c:	2200      	movs	r2, #0
 800534e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005350:	4b26      	ldr	r3, [pc, #152]	; (80053ec <vTaskSwitchContext+0xb8>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	e010      	b.n	800537a <vTaskSwitchContext+0x46>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10a      	bne.n	8005374 <vTaskSwitchContext+0x40>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	607b      	str	r3, [r7, #4]
}
 8005370:	bf00      	nop
 8005372:	e7fe      	b.n	8005372 <vTaskSwitchContext+0x3e>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	3b01      	subs	r3, #1
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	491d      	ldr	r1, [pc, #116]	; (80053f0 <vTaskSwitchContext+0xbc>)
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4613      	mov	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	4413      	add	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	440b      	add	r3, r1
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0e4      	beq.n	8005358 <vTaskSwitchContext+0x24>
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4613      	mov	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4a15      	ldr	r2, [pc, #84]	; (80053f0 <vTaskSwitchContext+0xbc>)
 800539a:	4413      	add	r3, r2
 800539c:	60bb      	str	r3, [r7, #8]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	685a      	ldr	r2, [r3, #4]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	605a      	str	r2, [r3, #4]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	685a      	ldr	r2, [r3, #4]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	3308      	adds	r3, #8
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d104      	bne.n	80053be <vTaskSwitchContext+0x8a>
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	605a      	str	r2, [r3, #4]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	4a0b      	ldr	r2, [pc, #44]	; (80053f4 <vTaskSwitchContext+0xc0>)
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	4a08      	ldr	r2, [pc, #32]	; (80053ec <vTaskSwitchContext+0xb8>)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80053ce:	4b09      	ldr	r3, [pc, #36]	; (80053f4 <vTaskSwitchContext+0xc0>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3354      	adds	r3, #84	; 0x54
 80053d4:	4a08      	ldr	r2, [pc, #32]	; (80053f8 <vTaskSwitchContext+0xc4>)
 80053d6:	6013      	str	r3, [r2, #0]
}
 80053d8:	bf00      	nop
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr
 80053e4:	2000112c 	.word	0x2000112c
 80053e8:	20001118 	.word	0x20001118
 80053ec:	2000110c 	.word	0x2000110c
 80053f0:	20000c34 	.word	0x20000c34
 80053f4:	20000c30 	.word	0x20000c30
 80053f8:	20000014 	.word	0x20000014

080053fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d10a      	bne.n	8005422 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800540c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005410:	f383 8811 	msr	BASEPRI, r3
 8005414:	f3bf 8f6f 	isb	sy
 8005418:	f3bf 8f4f 	dsb	sy
 800541c:	60fb      	str	r3, [r7, #12]
}
 800541e:	bf00      	nop
 8005420:	e7fe      	b.n	8005420 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005422:	4b07      	ldr	r3, [pc, #28]	; (8005440 <vTaskPlaceOnEventList+0x44>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3318      	adds	r3, #24
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7fe fea3 	bl	8004176 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005430:	2101      	movs	r1, #1
 8005432:	6838      	ldr	r0, [r7, #0]
 8005434:	f000 fa80 	bl	8005938 <prvAddCurrentTaskToDelayedList>
}
 8005438:	bf00      	nop
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	20000c30 	.word	0x20000c30

08005444 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005444:	b580      	push	{r7, lr}
 8005446:	b086      	sub	sp, #24
 8005448:	af00      	add	r7, sp, #0
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10a      	bne.n	800546c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800545a:	f383 8811 	msr	BASEPRI, r3
 800545e:	f3bf 8f6f 	isb	sy
 8005462:	f3bf 8f4f 	dsb	sy
 8005466:	617b      	str	r3, [r7, #20]
}
 8005468:	bf00      	nop
 800546a:	e7fe      	b.n	800546a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800546c:	4b0a      	ldr	r3, [pc, #40]	; (8005498 <vTaskPlaceOnEventListRestricted+0x54>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3318      	adds	r3, #24
 8005472:	4619      	mov	r1, r3
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f7fe fe5a 	bl	800412e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d002      	beq.n	8005486 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005480:	f04f 33ff 	mov.w	r3, #4294967295
 8005484:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005486:	6879      	ldr	r1, [r7, #4]
 8005488:	68b8      	ldr	r0, [r7, #8]
 800548a:	f000 fa55 	bl	8005938 <prvAddCurrentTaskToDelayedList>
	}
 800548e:	bf00      	nop
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20000c30 	.word	0x20000c30

0800549c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10a      	bne.n	80054c8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80054b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	60fb      	str	r3, [r7, #12]
}
 80054c4:	bf00      	nop
 80054c6:	e7fe      	b.n	80054c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	3318      	adds	r3, #24
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fe fe8b 	bl	80041e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054d2:	4b1e      	ldr	r3, [pc, #120]	; (800554c <xTaskRemoveFromEventList+0xb0>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d11d      	bne.n	8005516 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	3304      	adds	r3, #4
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fe fe82 	bl	80041e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054e8:	4b19      	ldr	r3, [pc, #100]	; (8005550 <xTaskRemoveFromEventList+0xb4>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d903      	bls.n	80054f8 <xTaskRemoveFromEventList+0x5c>
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f4:	4a16      	ldr	r2, [pc, #88]	; (8005550 <xTaskRemoveFromEventList+0xb4>)
 80054f6:	6013      	str	r3, [r2, #0]
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054fc:	4613      	mov	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4a13      	ldr	r2, [pc, #76]	; (8005554 <xTaskRemoveFromEventList+0xb8>)
 8005506:	441a      	add	r2, r3
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	3304      	adds	r3, #4
 800550c:	4619      	mov	r1, r3
 800550e:	4610      	mov	r0, r2
 8005510:	f7fe fe0d 	bl	800412e <vListInsertEnd>
 8005514:	e005      	b.n	8005522 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	3318      	adds	r3, #24
 800551a:	4619      	mov	r1, r3
 800551c:	480e      	ldr	r0, [pc, #56]	; (8005558 <xTaskRemoveFromEventList+0xbc>)
 800551e:	f7fe fe06 	bl	800412e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005526:	4b0d      	ldr	r3, [pc, #52]	; (800555c <xTaskRemoveFromEventList+0xc0>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552c:	429a      	cmp	r2, r3
 800552e:	d905      	bls.n	800553c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005530:	2301      	movs	r3, #1
 8005532:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005534:	4b0a      	ldr	r3, [pc, #40]	; (8005560 <xTaskRemoveFromEventList+0xc4>)
 8005536:	2201      	movs	r2, #1
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	e001      	b.n	8005540 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800553c:	2300      	movs	r3, #0
 800553e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005540:	697b      	ldr	r3, [r7, #20]
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	2000112c 	.word	0x2000112c
 8005550:	2000110c 	.word	0x2000110c
 8005554:	20000c34 	.word	0x20000c34
 8005558:	200010c4 	.word	0x200010c4
 800555c:	20000c30 	.word	0x20000c30
 8005560:	20001118 	.word	0x20001118

08005564 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800556c:	4b06      	ldr	r3, [pc, #24]	; (8005588 <vTaskInternalSetTimeOutState+0x24>)
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005574:	4b05      	ldr	r3, [pc, #20]	; (800558c <vTaskInternalSetTimeOutState+0x28>)
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	605a      	str	r2, [r3, #4]
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	2000111c 	.word	0x2000111c
 800558c:	20001108 	.word	0x20001108

08005590 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d10a      	bne.n	80055b6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	613b      	str	r3, [r7, #16]
}
 80055b2:	bf00      	nop
 80055b4:	e7fe      	b.n	80055b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	60fb      	str	r3, [r7, #12]
}
 80055ce:	bf00      	nop
 80055d0:	e7fe      	b.n	80055d0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80055d2:	f000 fe7f 	bl	80062d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80055d6:	4b1d      	ldr	r3, [pc, #116]	; (800564c <xTaskCheckForTimeOut+0xbc>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ee:	d102      	bne.n	80055f6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80055f0:	2300      	movs	r3, #0
 80055f2:	61fb      	str	r3, [r7, #28]
 80055f4:	e023      	b.n	800563e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	4b15      	ldr	r3, [pc, #84]	; (8005650 <xTaskCheckForTimeOut+0xc0>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d007      	beq.n	8005612 <xTaskCheckForTimeOut+0x82>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	69ba      	ldr	r2, [r7, #24]
 8005608:	429a      	cmp	r2, r3
 800560a:	d302      	bcc.n	8005612 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800560c:	2301      	movs	r3, #1
 800560e:	61fb      	str	r3, [r7, #28]
 8005610:	e015      	b.n	800563e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	429a      	cmp	r2, r3
 800561a:	d20b      	bcs.n	8005634 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	1ad2      	subs	r2, r2, r3
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f7ff ff9b 	bl	8005564 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800562e:	2300      	movs	r3, #0
 8005630:	61fb      	str	r3, [r7, #28]
 8005632:	e004      	b.n	800563e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	2200      	movs	r2, #0
 8005638:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800563a:	2301      	movs	r3, #1
 800563c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800563e:	f000 fe79 	bl	8006334 <vPortExitCritical>

	return xReturn;
 8005642:	69fb      	ldr	r3, [r7, #28]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3720      	adds	r7, #32
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	20001108 	.word	0x20001108
 8005650:	2000111c 	.word	0x2000111c

08005654 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005658:	4b03      	ldr	r3, [pc, #12]	; (8005668 <vTaskMissedYield+0x14>)
 800565a:	2201      	movs	r2, #1
 800565c:	601a      	str	r2, [r3, #0]
}
 800565e:	bf00      	nop
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	20001118 	.word	0x20001118

0800566c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005674:	f000 f852 	bl	800571c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005678:	4b06      	ldr	r3, [pc, #24]	; (8005694 <prvIdleTask+0x28>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d9f9      	bls.n	8005674 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005680:	4b05      	ldr	r3, [pc, #20]	; (8005698 <prvIdleTask+0x2c>)
 8005682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005686:	601a      	str	r2, [r3, #0]
 8005688:	f3bf 8f4f 	dsb	sy
 800568c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005690:	e7f0      	b.n	8005674 <prvIdleTask+0x8>
 8005692:	bf00      	nop
 8005694:	20000c34 	.word	0x20000c34
 8005698:	e000ed04 	.word	0xe000ed04

0800569c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056a2:	2300      	movs	r3, #0
 80056a4:	607b      	str	r3, [r7, #4]
 80056a6:	e00c      	b.n	80056c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	4613      	mov	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4a12      	ldr	r2, [pc, #72]	; (80056fc <prvInitialiseTaskLists+0x60>)
 80056b4:	4413      	add	r3, r2
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7fe fd0c 	bl	80040d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3301      	adds	r3, #1
 80056c0:	607b      	str	r3, [r7, #4]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b37      	cmp	r3, #55	; 0x37
 80056c6:	d9ef      	bls.n	80056a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80056c8:	480d      	ldr	r0, [pc, #52]	; (8005700 <prvInitialiseTaskLists+0x64>)
 80056ca:	f7fe fd03 	bl	80040d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80056ce:	480d      	ldr	r0, [pc, #52]	; (8005704 <prvInitialiseTaskLists+0x68>)
 80056d0:	f7fe fd00 	bl	80040d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056d4:	480c      	ldr	r0, [pc, #48]	; (8005708 <prvInitialiseTaskLists+0x6c>)
 80056d6:	f7fe fcfd 	bl	80040d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056da:	480c      	ldr	r0, [pc, #48]	; (800570c <prvInitialiseTaskLists+0x70>)
 80056dc:	f7fe fcfa 	bl	80040d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80056e0:	480b      	ldr	r0, [pc, #44]	; (8005710 <prvInitialiseTaskLists+0x74>)
 80056e2:	f7fe fcf7 	bl	80040d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80056e6:	4b0b      	ldr	r3, [pc, #44]	; (8005714 <prvInitialiseTaskLists+0x78>)
 80056e8:	4a05      	ldr	r2, [pc, #20]	; (8005700 <prvInitialiseTaskLists+0x64>)
 80056ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80056ec:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <prvInitialiseTaskLists+0x7c>)
 80056ee:	4a05      	ldr	r2, [pc, #20]	; (8005704 <prvInitialiseTaskLists+0x68>)
 80056f0:	601a      	str	r2, [r3, #0]
}
 80056f2:	bf00      	nop
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	20000c34 	.word	0x20000c34
 8005700:	20001094 	.word	0x20001094
 8005704:	200010a8 	.word	0x200010a8
 8005708:	200010c4 	.word	0x200010c4
 800570c:	200010d8 	.word	0x200010d8
 8005710:	200010f0 	.word	0x200010f0
 8005714:	200010bc 	.word	0x200010bc
 8005718:	200010c0 	.word	0x200010c0

0800571c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005722:	e019      	b.n	8005758 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005724:	f000 fdd6 	bl	80062d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005728:	4b10      	ldr	r3, [pc, #64]	; (800576c <prvCheckTasksWaitingTermination+0x50>)
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3304      	adds	r3, #4
 8005734:	4618      	mov	r0, r3
 8005736:	f7fe fd57 	bl	80041e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800573a:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <prvCheckTasksWaitingTermination+0x54>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3b01      	subs	r3, #1
 8005740:	4a0b      	ldr	r2, [pc, #44]	; (8005770 <prvCheckTasksWaitingTermination+0x54>)
 8005742:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005744:	4b0b      	ldr	r3, [pc, #44]	; (8005774 <prvCheckTasksWaitingTermination+0x58>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3b01      	subs	r3, #1
 800574a:	4a0a      	ldr	r2, [pc, #40]	; (8005774 <prvCheckTasksWaitingTermination+0x58>)
 800574c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800574e:	f000 fdf1 	bl	8006334 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f810 	bl	8005778 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005758:	4b06      	ldr	r3, [pc, #24]	; (8005774 <prvCheckTasksWaitingTermination+0x58>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1e1      	bne.n	8005724 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005760:	bf00      	nop
 8005762:	bf00      	nop
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	200010d8 	.word	0x200010d8
 8005770:	20001104 	.word	0x20001104
 8005774:	200010ec 	.word	0x200010ec

08005778 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3354      	adds	r3, #84	; 0x54
 8005784:	4618      	mov	r0, r3
 8005786:	f001 f8fb 	bl	8006980 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005790:	2b00      	cmp	r3, #0
 8005792:	d108      	bne.n	80057a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005798:	4618      	mov	r0, r3
 800579a:	f000 ff89 	bl	80066b0 <vPortFree>
				vPortFree( pxTCB );
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 ff86 	bl	80066b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057a4:	e018      	b.n	80057d8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d103      	bne.n	80057b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 ff7d 	bl	80066b0 <vPortFree>
	}
 80057b6:	e00f      	b.n	80057d8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d00a      	beq.n	80057d8 <prvDeleteTCB+0x60>
	__asm volatile
 80057c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	60fb      	str	r3, [r7, #12]
}
 80057d4:	bf00      	nop
 80057d6:	e7fe      	b.n	80057d6 <prvDeleteTCB+0x5e>
	}
 80057d8:	bf00      	nop
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057e6:	4b0c      	ldr	r3, [pc, #48]	; (8005818 <prvResetNextTaskUnblockTime+0x38>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d104      	bne.n	80057fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80057f0:	4b0a      	ldr	r3, [pc, #40]	; (800581c <prvResetNextTaskUnblockTime+0x3c>)
 80057f2:	f04f 32ff 	mov.w	r2, #4294967295
 80057f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80057f8:	e008      	b.n	800580c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057fa:	4b07      	ldr	r3, [pc, #28]	; (8005818 <prvResetNextTaskUnblockTime+0x38>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	4a04      	ldr	r2, [pc, #16]	; (800581c <prvResetNextTaskUnblockTime+0x3c>)
 800580a:	6013      	str	r3, [r2, #0]
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	200010bc 	.word	0x200010bc
 800581c:	20001124 	.word	0x20001124

08005820 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005826:	4b0b      	ldr	r3, [pc, #44]	; (8005854 <xTaskGetSchedulerState+0x34>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d102      	bne.n	8005834 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800582e:	2301      	movs	r3, #1
 8005830:	607b      	str	r3, [r7, #4]
 8005832:	e008      	b.n	8005846 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005834:	4b08      	ldr	r3, [pc, #32]	; (8005858 <xTaskGetSchedulerState+0x38>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d102      	bne.n	8005842 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800583c:	2302      	movs	r3, #2
 800583e:	607b      	str	r3, [r7, #4]
 8005840:	e001      	b.n	8005846 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005842:	2300      	movs	r3, #0
 8005844:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005846:	687b      	ldr	r3, [r7, #4]
	}
 8005848:	4618      	mov	r0, r3
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr
 8005854:	20001110 	.word	0x20001110
 8005858:	2000112c 	.word	0x2000112c

0800585c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005868:	2300      	movs	r3, #0
 800586a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d056      	beq.n	8005920 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005872:	4b2e      	ldr	r3, [pc, #184]	; (800592c <xTaskPriorityDisinherit+0xd0>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	429a      	cmp	r2, r3
 800587a:	d00a      	beq.n	8005892 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800587c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005880:	f383 8811 	msr	BASEPRI, r3
 8005884:	f3bf 8f6f 	isb	sy
 8005888:	f3bf 8f4f 	dsb	sy
 800588c:	60fb      	str	r3, [r7, #12]
}
 800588e:	bf00      	nop
 8005890:	e7fe      	b.n	8005890 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10a      	bne.n	80058b0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	60bb      	str	r3, [r7, #8]
}
 80058ac:	bf00      	nop
 80058ae:	e7fe      	b.n	80058ae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b4:	1e5a      	subs	r2, r3, #1
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d02c      	beq.n	8005920 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d128      	bne.n	8005920 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	3304      	adds	r3, #4
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7fe fc88 	bl	80041e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058f0:	4b0f      	ldr	r3, [pc, #60]	; (8005930 <xTaskPriorityDisinherit+0xd4>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d903      	bls.n	8005900 <xTaskPriorityDisinherit+0xa4>
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fc:	4a0c      	ldr	r2, [pc, #48]	; (8005930 <xTaskPriorityDisinherit+0xd4>)
 80058fe:	6013      	str	r3, [r2, #0]
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005904:	4613      	mov	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	4413      	add	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4a09      	ldr	r2, [pc, #36]	; (8005934 <xTaskPriorityDisinherit+0xd8>)
 800590e:	441a      	add	r2, r3
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	3304      	adds	r3, #4
 8005914:	4619      	mov	r1, r3
 8005916:	4610      	mov	r0, r2
 8005918:	f7fe fc09 	bl	800412e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800591c:	2301      	movs	r3, #1
 800591e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005920:	697b      	ldr	r3, [r7, #20]
	}
 8005922:	4618      	mov	r0, r3
 8005924:	3718      	adds	r7, #24
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	20000c30 	.word	0x20000c30
 8005930:	2000110c 	.word	0x2000110c
 8005934:	20000c34 	.word	0x20000c34

08005938 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005942:	4b21      	ldr	r3, [pc, #132]	; (80059c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005948:	4b20      	ldr	r3, [pc, #128]	; (80059cc <prvAddCurrentTaskToDelayedList+0x94>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3304      	adds	r3, #4
 800594e:	4618      	mov	r0, r3
 8005950:	f7fe fc4a 	bl	80041e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595a:	d10a      	bne.n	8005972 <prvAddCurrentTaskToDelayedList+0x3a>
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d007      	beq.n	8005972 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005962:	4b1a      	ldr	r3, [pc, #104]	; (80059cc <prvAddCurrentTaskToDelayedList+0x94>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3304      	adds	r3, #4
 8005968:	4619      	mov	r1, r3
 800596a:	4819      	ldr	r0, [pc, #100]	; (80059d0 <prvAddCurrentTaskToDelayedList+0x98>)
 800596c:	f7fe fbdf 	bl	800412e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005970:	e026      	b.n	80059c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4413      	add	r3, r2
 8005978:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800597a:	4b14      	ldr	r3, [pc, #80]	; (80059cc <prvAddCurrentTaskToDelayedList+0x94>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	429a      	cmp	r2, r3
 8005988:	d209      	bcs.n	800599e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800598a:	4b12      	ldr	r3, [pc, #72]	; (80059d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	4b0f      	ldr	r3, [pc, #60]	; (80059cc <prvAddCurrentTaskToDelayedList+0x94>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3304      	adds	r3, #4
 8005994:	4619      	mov	r1, r3
 8005996:	4610      	mov	r0, r2
 8005998:	f7fe fbed 	bl	8004176 <vListInsert>
}
 800599c:	e010      	b.n	80059c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800599e:	4b0e      	ldr	r3, [pc, #56]	; (80059d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	4b0a      	ldr	r3, [pc, #40]	; (80059cc <prvAddCurrentTaskToDelayedList+0x94>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3304      	adds	r3, #4
 80059a8:	4619      	mov	r1, r3
 80059aa:	4610      	mov	r0, r2
 80059ac:	f7fe fbe3 	bl	8004176 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80059b0:	4b0a      	ldr	r3, [pc, #40]	; (80059dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68ba      	ldr	r2, [r7, #8]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d202      	bcs.n	80059c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80059ba:	4a08      	ldr	r2, [pc, #32]	; (80059dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	6013      	str	r3, [r2, #0]
}
 80059c0:	bf00      	nop
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	20001108 	.word	0x20001108
 80059cc:	20000c30 	.word	0x20000c30
 80059d0:	200010f0 	.word	0x200010f0
 80059d4:	200010c0 	.word	0x200010c0
 80059d8:	200010bc 	.word	0x200010bc
 80059dc:	20001124 	.word	0x20001124

080059e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b08a      	sub	sp, #40	; 0x28
 80059e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80059ea:	f000 fb07 	bl	8005ffc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80059ee:	4b1c      	ldr	r3, [pc, #112]	; (8005a60 <xTimerCreateTimerTask+0x80>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d021      	beq.n	8005a3a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80059fa:	2300      	movs	r3, #0
 80059fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80059fe:	1d3a      	adds	r2, r7, #4
 8005a00:	f107 0108 	add.w	r1, r7, #8
 8005a04:	f107 030c 	add.w	r3, r7, #12
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7fe fb49 	bl	80040a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a0e:	6879      	ldr	r1, [r7, #4]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	9202      	str	r2, [sp, #8]
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	2302      	movs	r3, #2
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	460a      	mov	r2, r1
 8005a20:	4910      	ldr	r1, [pc, #64]	; (8005a64 <xTimerCreateTimerTask+0x84>)
 8005a22:	4811      	ldr	r0, [pc, #68]	; (8005a68 <xTimerCreateTimerTask+0x88>)
 8005a24:	f7ff f8f6 	bl	8004c14 <xTaskCreateStatic>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	4a10      	ldr	r2, [pc, #64]	; (8005a6c <xTimerCreateTimerTask+0x8c>)
 8005a2c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a2e:	4b0f      	ldr	r3, [pc, #60]	; (8005a6c <xTimerCreateTimerTask+0x8c>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005a36:	2301      	movs	r3, #1
 8005a38:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10a      	bne.n	8005a56 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	613b      	str	r3, [r7, #16]
}
 8005a52:	bf00      	nop
 8005a54:	e7fe      	b.n	8005a54 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005a56:	697b      	ldr	r3, [r7, #20]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20001160 	.word	0x20001160
 8005a64:	08006b8c 	.word	0x08006b8c
 8005a68:	08005ba5 	.word	0x08005ba5
 8005a6c:	20001164 	.word	0x20001164

08005a70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08a      	sub	sp, #40	; 0x28
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10a      	bne.n	8005a9e <xTimerGenericCommand+0x2e>
	__asm volatile
 8005a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	623b      	str	r3, [r7, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	e7fe      	b.n	8005a9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005a9e:	4b1a      	ldr	r3, [pc, #104]	; (8005b08 <xTimerGenericCommand+0x98>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d02a      	beq.n	8005afc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	2b05      	cmp	r3, #5
 8005ab6:	dc18      	bgt.n	8005aea <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005ab8:	f7ff feb2 	bl	8005820 <xTaskGetSchedulerState>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d109      	bne.n	8005ad6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005ac2:	4b11      	ldr	r3, [pc, #68]	; (8005b08 <xTimerGenericCommand+0x98>)
 8005ac4:	6818      	ldr	r0, [r3, #0]
 8005ac6:	f107 0110 	add.w	r1, r7, #16
 8005aca:	2300      	movs	r3, #0
 8005acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ace:	f7fe fcb9 	bl	8004444 <xQueueGenericSend>
 8005ad2:	6278      	str	r0, [r7, #36]	; 0x24
 8005ad4:	e012      	b.n	8005afc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005ad6:	4b0c      	ldr	r3, [pc, #48]	; (8005b08 <xTimerGenericCommand+0x98>)
 8005ad8:	6818      	ldr	r0, [r3, #0]
 8005ada:	f107 0110 	add.w	r1, r7, #16
 8005ade:	2300      	movs	r3, #0
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f7fe fcaf 	bl	8004444 <xQueueGenericSend>
 8005ae6:	6278      	str	r0, [r7, #36]	; 0x24
 8005ae8:	e008      	b.n	8005afc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005aea:	4b07      	ldr	r3, [pc, #28]	; (8005b08 <xTimerGenericCommand+0x98>)
 8005aec:	6818      	ldr	r0, [r3, #0]
 8005aee:	f107 0110 	add.w	r1, r7, #16
 8005af2:	2300      	movs	r3, #0
 8005af4:	683a      	ldr	r2, [r7, #0]
 8005af6:	f7fe fda3 	bl	8004640 <xQueueGenericSendFromISR>
 8005afa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3728      	adds	r7, #40	; 0x28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	20001160 	.word	0x20001160

08005b0c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b088      	sub	sp, #32
 8005b10:	af02      	add	r7, sp, #8
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b16:	4b22      	ldr	r3, [pc, #136]	; (8005ba0 <prvProcessExpiredTimer+0x94>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	3304      	adds	r3, #4
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7fe fb5f 	bl	80041e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d022      	beq.n	8005b7e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	699a      	ldr	r2, [r3, #24]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	18d1      	adds	r1, r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	6978      	ldr	r0, [r7, #20]
 8005b46:	f000 f8d1 	bl	8005cec <prvInsertTimerInActiveList>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d01f      	beq.n	8005b90 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b50:	2300      	movs	r3, #0
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	2300      	movs	r3, #0
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	2100      	movs	r1, #0
 8005b5a:	6978      	ldr	r0, [r7, #20]
 8005b5c:	f7ff ff88 	bl	8005a70 <xTimerGenericCommand>
 8005b60:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d113      	bne.n	8005b90 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6c:	f383 8811 	msr	BASEPRI, r3
 8005b70:	f3bf 8f6f 	isb	sy
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	60fb      	str	r3, [r7, #12]
}
 8005b7a:	bf00      	nop
 8005b7c:	e7fe      	b.n	8005b7c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b84:	f023 0301 	bic.w	r3, r3, #1
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	6978      	ldr	r0, [r7, #20]
 8005b96:	4798      	blx	r3
}
 8005b98:	bf00      	nop
 8005b9a:	3718      	adds	r7, #24
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	20001158 	.word	0x20001158

08005ba4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bac:	f107 0308 	add.w	r3, r7, #8
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 f857 	bl	8005c64 <prvGetNextExpireTime>
 8005bb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	4619      	mov	r1, r3
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 f803 	bl	8005bc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005bc2:	f000 f8d5 	bl	8005d70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bc6:	e7f1      	b.n	8005bac <prvTimerTask+0x8>

08005bc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005bd2:	f7ff fa47 	bl	8005064 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005bd6:	f107 0308 	add.w	r3, r7, #8
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 f866 	bl	8005cac <prvSampleTimeNow>
 8005be0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d130      	bne.n	8005c4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10a      	bne.n	8005c04 <prvProcessTimerOrBlockTask+0x3c>
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d806      	bhi.n	8005c04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005bf6:	f7ff fa43 	bl	8005080 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005bfa:	68f9      	ldr	r1, [r7, #12]
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f7ff ff85 	bl	8005b0c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005c02:	e024      	b.n	8005c4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d008      	beq.n	8005c1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005c0a:	4b13      	ldr	r3, [pc, #76]	; (8005c58 <prvProcessTimerOrBlockTask+0x90>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d101      	bne.n	8005c18 <prvProcessTimerOrBlockTask+0x50>
 8005c14:	2301      	movs	r3, #1
 8005c16:	e000      	b.n	8005c1a <prvProcessTimerOrBlockTask+0x52>
 8005c18:	2300      	movs	r3, #0
 8005c1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005c1c:	4b0f      	ldr	r3, [pc, #60]	; (8005c5c <prvProcessTimerOrBlockTask+0x94>)
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	4619      	mov	r1, r3
 8005c2a:	f7fe ffbf 	bl	8004bac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c2e:	f7ff fa27 	bl	8005080 <xTaskResumeAll>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10a      	bne.n	8005c4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005c38:	4b09      	ldr	r3, [pc, #36]	; (8005c60 <prvProcessTimerOrBlockTask+0x98>)
 8005c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c3e:	601a      	str	r2, [r3, #0]
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	f3bf 8f6f 	isb	sy
}
 8005c48:	e001      	b.n	8005c4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005c4a:	f7ff fa19 	bl	8005080 <xTaskResumeAll>
}
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	2000115c 	.word	0x2000115c
 8005c5c:	20001160 	.word	0x20001160
 8005c60:	e000ed04 	.word	0xe000ed04

08005c64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005c6c:	4b0e      	ldr	r3, [pc, #56]	; (8005ca8 <prvGetNextExpireTime+0x44>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <prvGetNextExpireTime+0x16>
 8005c76:	2201      	movs	r2, #1
 8005c78:	e000      	b.n	8005c7c <prvGetNextExpireTime+0x18>
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d105      	bne.n	8005c94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c88:	4b07      	ldr	r3, [pc, #28]	; (8005ca8 <prvGetNextExpireTime+0x44>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	60fb      	str	r3, [r7, #12]
 8005c92:	e001      	b.n	8005c98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005c94:	2300      	movs	r3, #0
 8005c96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005c98:	68fb      	ldr	r3, [r7, #12]
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3714      	adds	r7, #20
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	20001158 	.word	0x20001158

08005cac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005cb4:	f7ff fa82 	bl	80051bc <xTaskGetTickCount>
 8005cb8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005cba:	4b0b      	ldr	r3, [pc, #44]	; (8005ce8 <prvSampleTimeNow+0x3c>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d205      	bcs.n	8005cd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005cc4:	f000 f936 	bl	8005f34 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	601a      	str	r2, [r3, #0]
 8005cce:	e002      	b.n	8005cd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005cd6:	4a04      	ldr	r2, [pc, #16]	; (8005ce8 <prvSampleTimeNow+0x3c>)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	20001168 	.word	0x20001168

08005cec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
 8005cf8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d812      	bhi.n	8005d38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d302      	bcc.n	8005d26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d20:	2301      	movs	r3, #1
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	e01b      	b.n	8005d5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d26:	4b10      	ldr	r3, [pc, #64]	; (8005d68 <prvInsertTimerInActiveList+0x7c>)
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	3304      	adds	r3, #4
 8005d2e:	4619      	mov	r1, r3
 8005d30:	4610      	mov	r0, r2
 8005d32:	f7fe fa20 	bl	8004176 <vListInsert>
 8005d36:	e012      	b.n	8005d5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d206      	bcs.n	8005d4e <prvInsertTimerInActiveList+0x62>
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d302      	bcc.n	8005d4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	e007      	b.n	8005d5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d4e:	4b07      	ldr	r3, [pc, #28]	; (8005d6c <prvInsertTimerInActiveList+0x80>)
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	3304      	adds	r3, #4
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f7fe fa0c 	bl	8004176 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005d5e:	697b      	ldr	r3, [r7, #20]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3718      	adds	r7, #24
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	2000115c 	.word	0x2000115c
 8005d6c:	20001158 	.word	0x20001158

08005d70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08e      	sub	sp, #56	; 0x38
 8005d74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005d76:	e0ca      	b.n	8005f0e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	da18      	bge.n	8005db0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005d7e:	1d3b      	adds	r3, r7, #4
 8005d80:	3304      	adds	r3, #4
 8005d82:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10a      	bne.n	8005da0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	61fb      	str	r3, [r7, #28]
}
 8005d9c:	bf00      	nop
 8005d9e:	e7fe      	b.n	8005d9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005da6:	6850      	ldr	r0, [r2, #4]
 8005da8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005daa:	6892      	ldr	r2, [r2, #8]
 8005dac:	4611      	mov	r1, r2
 8005dae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f2c0 80aa 	blt.w	8005f0c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dbe:	695b      	ldr	r3, [r3, #20]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d004      	beq.n	8005dce <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7fe fa0d 	bl	80041e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005dce:	463b      	mov	r3, r7
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7ff ff6b 	bl	8005cac <prvSampleTimeNow>
 8005dd6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b09      	cmp	r3, #9
 8005ddc:	f200 8097 	bhi.w	8005f0e <prvProcessReceivedCommands+0x19e>
 8005de0:	a201      	add	r2, pc, #4	; (adr r2, 8005de8 <prvProcessReceivedCommands+0x78>)
 8005de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de6:	bf00      	nop
 8005de8:	08005e11 	.word	0x08005e11
 8005dec:	08005e11 	.word	0x08005e11
 8005df0:	08005e11 	.word	0x08005e11
 8005df4:	08005e85 	.word	0x08005e85
 8005df8:	08005e99 	.word	0x08005e99
 8005dfc:	08005ee3 	.word	0x08005ee3
 8005e00:	08005e11 	.word	0x08005e11
 8005e04:	08005e11 	.word	0x08005e11
 8005e08:	08005e85 	.word	0x08005e85
 8005e0c:	08005e99 	.word	0x08005e99
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e16:	f043 0301 	orr.w	r3, r3, #1
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	18d1      	adds	r1, r2, r3
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e30:	f7ff ff5c 	bl	8005cec <prvInsertTimerInActiveList>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d069      	beq.n	8005f0e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d05e      	beq.n	8005f0e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	441a      	add	r2, r3
 8005e58:	2300      	movs	r3, #0
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	2100      	movs	r1, #0
 8005e60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e62:	f7ff fe05 	bl	8005a70 <xTimerGenericCommand>
 8005e66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005e68:	6a3b      	ldr	r3, [r7, #32]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d14f      	bne.n	8005f0e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e72:	f383 8811 	msr	BASEPRI, r3
 8005e76:	f3bf 8f6f 	isb	sy
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	61bb      	str	r3, [r7, #24]
}
 8005e80:	bf00      	nop
 8005e82:	e7fe      	b.n	8005e82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e8a:	f023 0301 	bic.w	r3, r3, #1
 8005e8e:	b2da      	uxtb	r2, r3
 8005e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005e96:	e03a      	b.n	8005f0e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e9e:	f043 0301 	orr.w	r3, r3, #1
 8005ea2:	b2da      	uxtb	r2, r3
 8005ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10a      	bne.n	8005ece <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	617b      	str	r3, [r7, #20]
}
 8005eca:	bf00      	nop
 8005ecc:	e7fe      	b.n	8005ecc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed0:	699a      	ldr	r2, [r3, #24]
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed4:	18d1      	adds	r1, r2, r3
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005edc:	f7ff ff06 	bl	8005cec <prvInsertTimerInActiveList>
					break;
 8005ee0:	e015      	b.n	8005f0e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d103      	bne.n	8005ef8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005ef0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ef2:	f000 fbdd 	bl	80066b0 <vPortFree>
 8005ef6:	e00a      	b.n	8005f0e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005efe:	f023 0301 	bic.w	r3, r3, #1
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005f0a:	e000      	b.n	8005f0e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005f0c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f0e:	4b08      	ldr	r3, [pc, #32]	; (8005f30 <prvProcessReceivedCommands+0x1c0>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	1d39      	adds	r1, r7, #4
 8005f14:	2200      	movs	r2, #0
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7fe fc2e 	bl	8004778 <xQueueReceive>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f47f af2a 	bne.w	8005d78 <prvProcessReceivedCommands+0x8>
	}
}
 8005f24:	bf00      	nop
 8005f26:	bf00      	nop
 8005f28:	3730      	adds	r7, #48	; 0x30
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	20001160 	.word	0x20001160

08005f34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b088      	sub	sp, #32
 8005f38:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f3a:	e048      	b.n	8005fce <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f3c:	4b2d      	ldr	r3, [pc, #180]	; (8005ff4 <prvSwitchTimerLists+0xc0>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f46:	4b2b      	ldr	r3, [pc, #172]	; (8005ff4 <prvSwitchTimerLists+0xc0>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	3304      	adds	r3, #4
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fe f947 	bl	80041e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6a1b      	ldr	r3, [r3, #32]
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f68:	f003 0304 	and.w	r3, r3, #4
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d02e      	beq.n	8005fce <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	4413      	add	r3, r2
 8005f78:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d90e      	bls.n	8005fa0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	68ba      	ldr	r2, [r7, #8]
 8005f86:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f8e:	4b19      	ldr	r3, [pc, #100]	; (8005ff4 <prvSwitchTimerLists+0xc0>)
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	3304      	adds	r3, #4
 8005f96:	4619      	mov	r1, r3
 8005f98:	4610      	mov	r0, r2
 8005f9a:	f7fe f8ec 	bl	8004176 <vListInsert>
 8005f9e:	e016      	b.n	8005fce <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	2100      	movs	r1, #0
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f7ff fd60 	bl	8005a70 <xTimerGenericCommand>
 8005fb0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10a      	bne.n	8005fce <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fbc:	f383 8811 	msr	BASEPRI, r3
 8005fc0:	f3bf 8f6f 	isb	sy
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	603b      	str	r3, [r7, #0]
}
 8005fca:	bf00      	nop
 8005fcc:	e7fe      	b.n	8005fcc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005fce:	4b09      	ldr	r3, [pc, #36]	; (8005ff4 <prvSwitchTimerLists+0xc0>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d1b1      	bne.n	8005f3c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005fd8:	4b06      	ldr	r3, [pc, #24]	; (8005ff4 <prvSwitchTimerLists+0xc0>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005fde:	4b06      	ldr	r3, [pc, #24]	; (8005ff8 <prvSwitchTimerLists+0xc4>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a04      	ldr	r2, [pc, #16]	; (8005ff4 <prvSwitchTimerLists+0xc0>)
 8005fe4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005fe6:	4a04      	ldr	r2, [pc, #16]	; (8005ff8 <prvSwitchTimerLists+0xc4>)
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	6013      	str	r3, [r2, #0]
}
 8005fec:	bf00      	nop
 8005fee:	3718      	adds	r7, #24
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	20001158 	.word	0x20001158
 8005ff8:	2000115c 	.word	0x2000115c

08005ffc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006002:	f000 f967 	bl	80062d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006006:	4b15      	ldr	r3, [pc, #84]	; (800605c <prvCheckForValidListAndQueue+0x60>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d120      	bne.n	8006050 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800600e:	4814      	ldr	r0, [pc, #80]	; (8006060 <prvCheckForValidListAndQueue+0x64>)
 8006010:	f7fe f860 	bl	80040d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006014:	4813      	ldr	r0, [pc, #76]	; (8006064 <prvCheckForValidListAndQueue+0x68>)
 8006016:	f7fe f85d 	bl	80040d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800601a:	4b13      	ldr	r3, [pc, #76]	; (8006068 <prvCheckForValidListAndQueue+0x6c>)
 800601c:	4a10      	ldr	r2, [pc, #64]	; (8006060 <prvCheckForValidListAndQueue+0x64>)
 800601e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006020:	4b12      	ldr	r3, [pc, #72]	; (800606c <prvCheckForValidListAndQueue+0x70>)
 8006022:	4a10      	ldr	r2, [pc, #64]	; (8006064 <prvCheckForValidListAndQueue+0x68>)
 8006024:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006026:	2300      	movs	r3, #0
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	4b11      	ldr	r3, [pc, #68]	; (8006070 <prvCheckForValidListAndQueue+0x74>)
 800602c:	4a11      	ldr	r2, [pc, #68]	; (8006074 <prvCheckForValidListAndQueue+0x78>)
 800602e:	2110      	movs	r1, #16
 8006030:	200a      	movs	r0, #10
 8006032:	f7fe f96b 	bl	800430c <xQueueGenericCreateStatic>
 8006036:	4603      	mov	r3, r0
 8006038:	4a08      	ldr	r2, [pc, #32]	; (800605c <prvCheckForValidListAndQueue+0x60>)
 800603a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800603c:	4b07      	ldr	r3, [pc, #28]	; (800605c <prvCheckForValidListAndQueue+0x60>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d005      	beq.n	8006050 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006044:	4b05      	ldr	r3, [pc, #20]	; (800605c <prvCheckForValidListAndQueue+0x60>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	490b      	ldr	r1, [pc, #44]	; (8006078 <prvCheckForValidListAndQueue+0x7c>)
 800604a:	4618      	mov	r0, r3
 800604c:	f7fe fd84 	bl	8004b58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006050:	f000 f970 	bl	8006334 <vPortExitCritical>
}
 8006054:	bf00      	nop
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	20001160 	.word	0x20001160
 8006060:	20001130 	.word	0x20001130
 8006064:	20001144 	.word	0x20001144
 8006068:	20001158 	.word	0x20001158
 800606c:	2000115c 	.word	0x2000115c
 8006070:	2000120c 	.word	0x2000120c
 8006074:	2000116c 	.word	0x2000116c
 8006078:	08006b94 	.word	0x08006b94

0800607c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	3b04      	subs	r3, #4
 800608c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006094:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3b04      	subs	r3, #4
 800609a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f023 0201 	bic.w	r2, r3, #1
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	3b04      	subs	r3, #4
 80060aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80060ac:	4a0c      	ldr	r2, [pc, #48]	; (80060e0 <pxPortInitialiseStack+0x64>)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	3b14      	subs	r3, #20
 80060b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	3b04      	subs	r3, #4
 80060c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f06f 0202 	mvn.w	r2, #2
 80060ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	3b20      	subs	r3, #32
 80060d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80060d2:	68fb      	ldr	r3, [r7, #12]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr
 80060e0:	080060e5 	.word	0x080060e5

080060e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80060ea:	2300      	movs	r3, #0
 80060ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80060ee:	4b12      	ldr	r3, [pc, #72]	; (8006138 <prvTaskExitError+0x54>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f6:	d00a      	beq.n	800610e <prvTaskExitError+0x2a>
	__asm volatile
 80060f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fc:	f383 8811 	msr	BASEPRI, r3
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	f3bf 8f4f 	dsb	sy
 8006108:	60fb      	str	r3, [r7, #12]
}
 800610a:	bf00      	nop
 800610c:	e7fe      	b.n	800610c <prvTaskExitError+0x28>
	__asm volatile
 800610e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006112:	f383 8811 	msr	BASEPRI, r3
 8006116:	f3bf 8f6f 	isb	sy
 800611a:	f3bf 8f4f 	dsb	sy
 800611e:	60bb      	str	r3, [r7, #8]
}
 8006120:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006122:	bf00      	nop
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0fc      	beq.n	8006124 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800612a:	bf00      	nop
 800612c:	bf00      	nop
 800612e:	3714      	adds	r7, #20
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr
 8006138:	20000010 	.word	0x20000010
 800613c:	00000000 	.word	0x00000000

08006140 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006140:	4b07      	ldr	r3, [pc, #28]	; (8006160 <pxCurrentTCBConst2>)
 8006142:	6819      	ldr	r1, [r3, #0]
 8006144:	6808      	ldr	r0, [r1, #0]
 8006146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614a:	f380 8809 	msr	PSP, r0
 800614e:	f3bf 8f6f 	isb	sy
 8006152:	f04f 0000 	mov.w	r0, #0
 8006156:	f380 8811 	msr	BASEPRI, r0
 800615a:	4770      	bx	lr
 800615c:	f3af 8000 	nop.w

08006160 <pxCurrentTCBConst2>:
 8006160:	20000c30 	.word	0x20000c30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006164:	bf00      	nop
 8006166:	bf00      	nop

08006168 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006168:	4808      	ldr	r0, [pc, #32]	; (800618c <prvPortStartFirstTask+0x24>)
 800616a:	6800      	ldr	r0, [r0, #0]
 800616c:	6800      	ldr	r0, [r0, #0]
 800616e:	f380 8808 	msr	MSP, r0
 8006172:	f04f 0000 	mov.w	r0, #0
 8006176:	f380 8814 	msr	CONTROL, r0
 800617a:	b662      	cpsie	i
 800617c:	b661      	cpsie	f
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	df00      	svc	0
 8006188:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800618a:	bf00      	nop
 800618c:	e000ed08 	.word	0xe000ed08

08006190 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b086      	sub	sp, #24
 8006194:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006196:	4b46      	ldr	r3, [pc, #280]	; (80062b0 <xPortStartScheduler+0x120>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a46      	ldr	r2, [pc, #280]	; (80062b4 <xPortStartScheduler+0x124>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d10a      	bne.n	80061b6 <xPortStartScheduler+0x26>
	__asm volatile
 80061a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a4:	f383 8811 	msr	BASEPRI, r3
 80061a8:	f3bf 8f6f 	isb	sy
 80061ac:	f3bf 8f4f 	dsb	sy
 80061b0:	613b      	str	r3, [r7, #16]
}
 80061b2:	bf00      	nop
 80061b4:	e7fe      	b.n	80061b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80061b6:	4b3e      	ldr	r3, [pc, #248]	; (80062b0 <xPortStartScheduler+0x120>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a3f      	ldr	r2, [pc, #252]	; (80062b8 <xPortStartScheduler+0x128>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d10a      	bne.n	80061d6 <xPortStartScheduler+0x46>
	__asm volatile
 80061c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c4:	f383 8811 	msr	BASEPRI, r3
 80061c8:	f3bf 8f6f 	isb	sy
 80061cc:	f3bf 8f4f 	dsb	sy
 80061d0:	60fb      	str	r3, [r7, #12]
}
 80061d2:	bf00      	nop
 80061d4:	e7fe      	b.n	80061d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80061d6:	4b39      	ldr	r3, [pc, #228]	; (80062bc <xPortStartScheduler+0x12c>)
 80061d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	22ff      	movs	r2, #255	; 0xff
 80061e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80061f0:	78fb      	ldrb	r3, [r7, #3]
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80061f8:	b2da      	uxtb	r2, r3
 80061fa:	4b31      	ldr	r3, [pc, #196]	; (80062c0 <xPortStartScheduler+0x130>)
 80061fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80061fe:	4b31      	ldr	r3, [pc, #196]	; (80062c4 <xPortStartScheduler+0x134>)
 8006200:	2207      	movs	r2, #7
 8006202:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006204:	e009      	b.n	800621a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006206:	4b2f      	ldr	r3, [pc, #188]	; (80062c4 <xPortStartScheduler+0x134>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	3b01      	subs	r3, #1
 800620c:	4a2d      	ldr	r2, [pc, #180]	; (80062c4 <xPortStartScheduler+0x134>)
 800620e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006210:	78fb      	ldrb	r3, [r7, #3]
 8006212:	b2db      	uxtb	r3, r3
 8006214:	005b      	lsls	r3, r3, #1
 8006216:	b2db      	uxtb	r3, r3
 8006218:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800621a:	78fb      	ldrb	r3, [r7, #3]
 800621c:	b2db      	uxtb	r3, r3
 800621e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006222:	2b80      	cmp	r3, #128	; 0x80
 8006224:	d0ef      	beq.n	8006206 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006226:	4b27      	ldr	r3, [pc, #156]	; (80062c4 <xPortStartScheduler+0x134>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f1c3 0307 	rsb	r3, r3, #7
 800622e:	2b04      	cmp	r3, #4
 8006230:	d00a      	beq.n	8006248 <xPortStartScheduler+0xb8>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	60bb      	str	r3, [r7, #8]
}
 8006244:	bf00      	nop
 8006246:	e7fe      	b.n	8006246 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006248:	4b1e      	ldr	r3, [pc, #120]	; (80062c4 <xPortStartScheduler+0x134>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	021b      	lsls	r3, r3, #8
 800624e:	4a1d      	ldr	r2, [pc, #116]	; (80062c4 <xPortStartScheduler+0x134>)
 8006250:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006252:	4b1c      	ldr	r3, [pc, #112]	; (80062c4 <xPortStartScheduler+0x134>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800625a:	4a1a      	ldr	r2, [pc, #104]	; (80062c4 <xPortStartScheduler+0x134>)
 800625c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	b2da      	uxtb	r2, r3
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006266:	4b18      	ldr	r3, [pc, #96]	; (80062c8 <xPortStartScheduler+0x138>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a17      	ldr	r2, [pc, #92]	; (80062c8 <xPortStartScheduler+0x138>)
 800626c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006270:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006272:	4b15      	ldr	r3, [pc, #84]	; (80062c8 <xPortStartScheduler+0x138>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a14      	ldr	r2, [pc, #80]	; (80062c8 <xPortStartScheduler+0x138>)
 8006278:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800627c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800627e:	f000 f8dd 	bl	800643c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006282:	4b12      	ldr	r3, [pc, #72]	; (80062cc <xPortStartScheduler+0x13c>)
 8006284:	2200      	movs	r2, #0
 8006286:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006288:	f000 f8fc 	bl	8006484 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800628c:	4b10      	ldr	r3, [pc, #64]	; (80062d0 <xPortStartScheduler+0x140>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a0f      	ldr	r2, [pc, #60]	; (80062d0 <xPortStartScheduler+0x140>)
 8006292:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006296:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006298:	f7ff ff66 	bl	8006168 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800629c:	f7ff f84a 	bl	8005334 <vTaskSwitchContext>
	prvTaskExitError();
 80062a0:	f7ff ff20 	bl	80060e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	e000ed00 	.word	0xe000ed00
 80062b4:	410fc271 	.word	0x410fc271
 80062b8:	410fc270 	.word	0x410fc270
 80062bc:	e000e400 	.word	0xe000e400
 80062c0:	2000125c 	.word	0x2000125c
 80062c4:	20001260 	.word	0x20001260
 80062c8:	e000ed20 	.word	0xe000ed20
 80062cc:	20000010 	.word	0x20000010
 80062d0:	e000ef34 	.word	0xe000ef34

080062d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
	__asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	607b      	str	r3, [r7, #4]
}
 80062ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80062ee:	4b0f      	ldr	r3, [pc, #60]	; (800632c <vPortEnterCritical+0x58>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3301      	adds	r3, #1
 80062f4:	4a0d      	ldr	r2, [pc, #52]	; (800632c <vPortEnterCritical+0x58>)
 80062f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80062f8:	4b0c      	ldr	r3, [pc, #48]	; (800632c <vPortEnterCritical+0x58>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d10f      	bne.n	8006320 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006300:	4b0b      	ldr	r3, [pc, #44]	; (8006330 <vPortEnterCritical+0x5c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <vPortEnterCritical+0x4c>
	__asm volatile
 800630a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	603b      	str	r3, [r7, #0]
}
 800631c:	bf00      	nop
 800631e:	e7fe      	b.n	800631e <vPortEnterCritical+0x4a>
	}
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr
 800632c:	20000010 	.word	0x20000010
 8006330:	e000ed04 	.word	0xe000ed04

08006334 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800633a:	4b12      	ldr	r3, [pc, #72]	; (8006384 <vPortExitCritical+0x50>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10a      	bne.n	8006358 <vPortExitCritical+0x24>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	607b      	str	r3, [r7, #4]
}
 8006354:	bf00      	nop
 8006356:	e7fe      	b.n	8006356 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006358:	4b0a      	ldr	r3, [pc, #40]	; (8006384 <vPortExitCritical+0x50>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	3b01      	subs	r3, #1
 800635e:	4a09      	ldr	r2, [pc, #36]	; (8006384 <vPortExitCritical+0x50>)
 8006360:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006362:	4b08      	ldr	r3, [pc, #32]	; (8006384 <vPortExitCritical+0x50>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d105      	bne.n	8006376 <vPortExitCritical+0x42>
 800636a:	2300      	movs	r3, #0
 800636c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	f383 8811 	msr	BASEPRI, r3
}
 8006374:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000010 	.word	0x20000010
	...

08006390 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006390:	f3ef 8009 	mrs	r0, PSP
 8006394:	f3bf 8f6f 	isb	sy
 8006398:	4b15      	ldr	r3, [pc, #84]	; (80063f0 <pxCurrentTCBConst>)
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	f01e 0f10 	tst.w	lr, #16
 80063a0:	bf08      	it	eq
 80063a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80063a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063aa:	6010      	str	r0, [r2, #0]
 80063ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80063b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80063b4:	f380 8811 	msr	BASEPRI, r0
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	f3bf 8f6f 	isb	sy
 80063c0:	f7fe ffb8 	bl	8005334 <vTaskSwitchContext>
 80063c4:	f04f 0000 	mov.w	r0, #0
 80063c8:	f380 8811 	msr	BASEPRI, r0
 80063cc:	bc09      	pop	{r0, r3}
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	6808      	ldr	r0, [r1, #0]
 80063d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d6:	f01e 0f10 	tst.w	lr, #16
 80063da:	bf08      	it	eq
 80063dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80063e0:	f380 8809 	msr	PSP, r0
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	f3af 8000 	nop.w

080063f0 <pxCurrentTCBConst>:
 80063f0:	20000c30 	.word	0x20000c30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop

080063f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
	__asm volatile
 80063fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006402:	f383 8811 	msr	BASEPRI, r3
 8006406:	f3bf 8f6f 	isb	sy
 800640a:	f3bf 8f4f 	dsb	sy
 800640e:	607b      	str	r3, [r7, #4]
}
 8006410:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006412:	f7fe fee3 	bl	80051dc <xTaskIncrementTick>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d003      	beq.n	8006424 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800641c:	4b06      	ldr	r3, [pc, #24]	; (8006438 <xPortSysTickHandler+0x40>)
 800641e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006422:	601a      	str	r2, [r3, #0]
 8006424:	2300      	movs	r3, #0
 8006426:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	f383 8811 	msr	BASEPRI, r3
}
 800642e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006430:	bf00      	nop
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	e000ed04 	.word	0xe000ed04

0800643c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800643c:	b480      	push	{r7}
 800643e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006440:	4b0b      	ldr	r3, [pc, #44]	; (8006470 <vPortSetupTimerInterrupt+0x34>)
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006446:	4b0b      	ldr	r3, [pc, #44]	; (8006474 <vPortSetupTimerInterrupt+0x38>)
 8006448:	2200      	movs	r2, #0
 800644a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800644c:	4b0a      	ldr	r3, [pc, #40]	; (8006478 <vPortSetupTimerInterrupt+0x3c>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a0a      	ldr	r2, [pc, #40]	; (800647c <vPortSetupTimerInterrupt+0x40>)
 8006452:	fba2 2303 	umull	r2, r3, r2, r3
 8006456:	099b      	lsrs	r3, r3, #6
 8006458:	4a09      	ldr	r2, [pc, #36]	; (8006480 <vPortSetupTimerInterrupt+0x44>)
 800645a:	3b01      	subs	r3, #1
 800645c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800645e:	4b04      	ldr	r3, [pc, #16]	; (8006470 <vPortSetupTimerInterrupt+0x34>)
 8006460:	2207      	movs	r2, #7
 8006462:	601a      	str	r2, [r3, #0]
}
 8006464:	bf00      	nop
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	e000e010 	.word	0xe000e010
 8006474:	e000e018 	.word	0xe000e018
 8006478:	20000004 	.word	0x20000004
 800647c:	10624dd3 	.word	0x10624dd3
 8006480:	e000e014 	.word	0xe000e014

08006484 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006484:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006494 <vPortEnableVFP+0x10>
 8006488:	6801      	ldr	r1, [r0, #0]
 800648a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800648e:	6001      	str	r1, [r0, #0]
 8006490:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006492:	bf00      	nop
 8006494:	e000ed88 	.word	0xe000ed88

08006498 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800649e:	f3ef 8305 	mrs	r3, IPSR
 80064a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2b0f      	cmp	r3, #15
 80064a8:	d914      	bls.n	80064d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80064aa:	4a17      	ldr	r2, [pc, #92]	; (8006508 <vPortValidateInterruptPriority+0x70>)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4413      	add	r3, r2
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80064b4:	4b15      	ldr	r3, [pc, #84]	; (800650c <vPortValidateInterruptPriority+0x74>)
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	7afa      	ldrb	r2, [r7, #11]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d20a      	bcs.n	80064d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	607b      	str	r3, [r7, #4]
}
 80064d0:	bf00      	nop
 80064d2:	e7fe      	b.n	80064d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80064d4:	4b0e      	ldr	r3, [pc, #56]	; (8006510 <vPortValidateInterruptPriority+0x78>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80064dc:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <vPortValidateInterruptPriority+0x7c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d90a      	bls.n	80064fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	603b      	str	r3, [r7, #0]
}
 80064f6:	bf00      	nop
 80064f8:	e7fe      	b.n	80064f8 <vPortValidateInterruptPriority+0x60>
	}
 80064fa:	bf00      	nop
 80064fc:	3714      	adds	r7, #20
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	e000e3f0 	.word	0xe000e3f0
 800650c:	2000125c 	.word	0x2000125c
 8006510:	e000ed0c 	.word	0xe000ed0c
 8006514:	20001260 	.word	0x20001260

08006518 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b08a      	sub	sp, #40	; 0x28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006520:	2300      	movs	r3, #0
 8006522:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006524:	f7fe fd9e 	bl	8005064 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006528:	4b5b      	ldr	r3, [pc, #364]	; (8006698 <pvPortMalloc+0x180>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d101      	bne.n	8006534 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006530:	f000 f920 	bl	8006774 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006534:	4b59      	ldr	r3, [pc, #356]	; (800669c <pvPortMalloc+0x184>)
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4013      	ands	r3, r2
 800653c:	2b00      	cmp	r3, #0
 800653e:	f040 8093 	bne.w	8006668 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d01d      	beq.n	8006584 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006548:	2208      	movs	r2, #8
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4413      	add	r3, r2
 800654e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f003 0307 	and.w	r3, r3, #7
 8006556:	2b00      	cmp	r3, #0
 8006558:	d014      	beq.n	8006584 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f023 0307 	bic.w	r3, r3, #7
 8006560:	3308      	adds	r3, #8
 8006562:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f003 0307 	and.w	r3, r3, #7
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <pvPortMalloc+0x6c>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	617b      	str	r3, [r7, #20]
}
 8006580:	bf00      	nop
 8006582:	e7fe      	b.n	8006582 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d06e      	beq.n	8006668 <pvPortMalloc+0x150>
 800658a:	4b45      	ldr	r3, [pc, #276]	; (80066a0 <pvPortMalloc+0x188>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	429a      	cmp	r2, r3
 8006592:	d869      	bhi.n	8006668 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006594:	4b43      	ldr	r3, [pc, #268]	; (80066a4 <pvPortMalloc+0x18c>)
 8006596:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006598:	4b42      	ldr	r3, [pc, #264]	; (80066a4 <pvPortMalloc+0x18c>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800659e:	e004      	b.n	80065aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80065a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80065a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d903      	bls.n	80065bc <pvPortMalloc+0xa4>
 80065b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1f1      	bne.n	80065a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80065bc:	4b36      	ldr	r3, [pc, #216]	; (8006698 <pvPortMalloc+0x180>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d050      	beq.n	8006668 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80065c6:	6a3b      	ldr	r3, [r7, #32]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2208      	movs	r2, #8
 80065cc:	4413      	add	r3, r2
 80065ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80065d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	6a3b      	ldr	r3, [r7, #32]
 80065d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80065d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	1ad2      	subs	r2, r2, r3
 80065e0:	2308      	movs	r3, #8
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d91f      	bls.n	8006628 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80065e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4413      	add	r3, r2
 80065ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	f003 0307 	and.w	r3, r3, #7
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00a      	beq.n	8006610 <pvPortMalloc+0xf8>
	__asm volatile
 80065fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fe:	f383 8811 	msr	BASEPRI, r3
 8006602:	f3bf 8f6f 	isb	sy
 8006606:	f3bf 8f4f 	dsb	sy
 800660a:	613b      	str	r3, [r7, #16]
}
 800660c:	bf00      	nop
 800660e:	e7fe      	b.n	800660e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	1ad2      	subs	r2, r2, r3
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800661c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006622:	69b8      	ldr	r0, [r7, #24]
 8006624:	f000 f908 	bl	8006838 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006628:	4b1d      	ldr	r3, [pc, #116]	; (80066a0 <pvPortMalloc+0x188>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	4a1b      	ldr	r2, [pc, #108]	; (80066a0 <pvPortMalloc+0x188>)
 8006634:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006636:	4b1a      	ldr	r3, [pc, #104]	; (80066a0 <pvPortMalloc+0x188>)
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	4b1b      	ldr	r3, [pc, #108]	; (80066a8 <pvPortMalloc+0x190>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	429a      	cmp	r2, r3
 8006640:	d203      	bcs.n	800664a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006642:	4b17      	ldr	r3, [pc, #92]	; (80066a0 <pvPortMalloc+0x188>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a18      	ldr	r2, [pc, #96]	; (80066a8 <pvPortMalloc+0x190>)
 8006648:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800664a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664c:	685a      	ldr	r2, [r3, #4]
 800664e:	4b13      	ldr	r3, [pc, #76]	; (800669c <pvPortMalloc+0x184>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	431a      	orrs	r2, r3
 8006654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006656:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665a:	2200      	movs	r2, #0
 800665c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800665e:	4b13      	ldr	r3, [pc, #76]	; (80066ac <pvPortMalloc+0x194>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	3301      	adds	r3, #1
 8006664:	4a11      	ldr	r2, [pc, #68]	; (80066ac <pvPortMalloc+0x194>)
 8006666:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006668:	f7fe fd0a 	bl	8005080 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <pvPortMalloc+0x174>
	__asm volatile
 8006676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800667a:	f383 8811 	msr	BASEPRI, r3
 800667e:	f3bf 8f6f 	isb	sy
 8006682:	f3bf 8f4f 	dsb	sy
 8006686:	60fb      	str	r3, [r7, #12]
}
 8006688:	bf00      	nop
 800668a:	e7fe      	b.n	800668a <pvPortMalloc+0x172>
	return pvReturn;
 800668c:	69fb      	ldr	r3, [r7, #28]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3728      	adds	r7, #40	; 0x28
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	20001e6c 	.word	0x20001e6c
 800669c:	20001e80 	.word	0x20001e80
 80066a0:	20001e70 	.word	0x20001e70
 80066a4:	20001e64 	.word	0x20001e64
 80066a8:	20001e74 	.word	0x20001e74
 80066ac:	20001e78 	.word	0x20001e78

080066b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d04d      	beq.n	800675e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80066c2:	2308      	movs	r3, #8
 80066c4:	425b      	negs	r3, r3
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	4413      	add	r3, r2
 80066ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	4b24      	ldr	r3, [pc, #144]	; (8006768 <vPortFree+0xb8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4013      	ands	r3, r2
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10a      	bne.n	80066f4 <vPortFree+0x44>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	60fb      	str	r3, [r7, #12]
}
 80066f0:	bf00      	nop
 80066f2:	e7fe      	b.n	80066f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00a      	beq.n	8006712 <vPortFree+0x62>
	__asm volatile
 80066fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006700:	f383 8811 	msr	BASEPRI, r3
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	f3bf 8f4f 	dsb	sy
 800670c:	60bb      	str	r3, [r7, #8]
}
 800670e:	bf00      	nop
 8006710:	e7fe      	b.n	8006710 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	685a      	ldr	r2, [r3, #4]
 8006716:	4b14      	ldr	r3, [pc, #80]	; (8006768 <vPortFree+0xb8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4013      	ands	r3, r2
 800671c:	2b00      	cmp	r3, #0
 800671e:	d01e      	beq.n	800675e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d11a      	bne.n	800675e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	4b0e      	ldr	r3, [pc, #56]	; (8006768 <vPortFree+0xb8>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	43db      	mvns	r3, r3
 8006732:	401a      	ands	r2, r3
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006738:	f7fe fc94 	bl	8005064 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	685a      	ldr	r2, [r3, #4]
 8006740:	4b0a      	ldr	r3, [pc, #40]	; (800676c <vPortFree+0xbc>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4413      	add	r3, r2
 8006746:	4a09      	ldr	r2, [pc, #36]	; (800676c <vPortFree+0xbc>)
 8006748:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800674a:	6938      	ldr	r0, [r7, #16]
 800674c:	f000 f874 	bl	8006838 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006750:	4b07      	ldr	r3, [pc, #28]	; (8006770 <vPortFree+0xc0>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3301      	adds	r3, #1
 8006756:	4a06      	ldr	r2, [pc, #24]	; (8006770 <vPortFree+0xc0>)
 8006758:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800675a:	f7fe fc91 	bl	8005080 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800675e:	bf00      	nop
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	20001e80 	.word	0x20001e80
 800676c:	20001e70 	.word	0x20001e70
 8006770:	20001e7c 	.word	0x20001e7c

08006774 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800677a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800677e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006780:	4b27      	ldr	r3, [pc, #156]	; (8006820 <prvHeapInit+0xac>)
 8006782:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f003 0307 	and.w	r3, r3, #7
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00c      	beq.n	80067a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	3307      	adds	r3, #7
 8006792:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0307 	bic.w	r3, r3, #7
 800679a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	4a1f      	ldr	r2, [pc, #124]	; (8006820 <prvHeapInit+0xac>)
 80067a4:	4413      	add	r3, r2
 80067a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80067ac:	4a1d      	ldr	r2, [pc, #116]	; (8006824 <prvHeapInit+0xb0>)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80067b2:	4b1c      	ldr	r3, [pc, #112]	; (8006824 <prvHeapInit+0xb0>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	4413      	add	r3, r2
 80067be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80067c0:	2208      	movs	r2, #8
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	1a9b      	subs	r3, r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0307 	bic.w	r3, r3, #7
 80067ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	4a15      	ldr	r2, [pc, #84]	; (8006828 <prvHeapInit+0xb4>)
 80067d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80067d6:	4b14      	ldr	r3, [pc, #80]	; (8006828 <prvHeapInit+0xb4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2200      	movs	r2, #0
 80067dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80067de:	4b12      	ldr	r3, [pc, #72]	; (8006828 <prvHeapInit+0xb4>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	1ad2      	subs	r2, r2, r3
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80067f4:	4b0c      	ldr	r3, [pc, #48]	; (8006828 <prvHeapInit+0xb4>)
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	4a0a      	ldr	r2, [pc, #40]	; (800682c <prvHeapInit+0xb8>)
 8006802:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	4a09      	ldr	r2, [pc, #36]	; (8006830 <prvHeapInit+0xbc>)
 800680a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800680c:	4b09      	ldr	r3, [pc, #36]	; (8006834 <prvHeapInit+0xc0>)
 800680e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006812:	601a      	str	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	20001264 	.word	0x20001264
 8006824:	20001e64 	.word	0x20001e64
 8006828:	20001e6c 	.word	0x20001e6c
 800682c:	20001e74 	.word	0x20001e74
 8006830:	20001e70 	.word	0x20001e70
 8006834:	20001e80 	.word	0x20001e80

08006838 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006840:	4b28      	ldr	r3, [pc, #160]	; (80068e4 <prvInsertBlockIntoFreeList+0xac>)
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	e002      	b.n	800684c <prvInsertBlockIntoFreeList+0x14>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	429a      	cmp	r2, r3
 8006854:	d8f7      	bhi.n	8006846 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	4413      	add	r3, r2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	429a      	cmp	r2, r3
 8006866:	d108      	bne.n	800687a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	441a      	add	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	68ba      	ldr	r2, [r7, #8]
 8006884:	441a      	add	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d118      	bne.n	80068c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	4b15      	ldr	r3, [pc, #84]	; (80068e8 <prvInsertBlockIntoFreeList+0xb0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	429a      	cmp	r2, r3
 8006898:	d00d      	beq.n	80068b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	441a      	add	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	e008      	b.n	80068c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068b6:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <prvInsertBlockIntoFreeList+0xb0>)
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	e003      	b.n	80068c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d002      	beq.n	80068d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068d6:	bf00      	nop
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	20001e64 	.word	0x20001e64
 80068e8:	20001e6c 	.word	0x20001e6c

080068ec <__libc_init_array>:
 80068ec:	b570      	push	{r4, r5, r6, lr}
 80068ee:	4d0d      	ldr	r5, [pc, #52]	; (8006924 <__libc_init_array+0x38>)
 80068f0:	4c0d      	ldr	r4, [pc, #52]	; (8006928 <__libc_init_array+0x3c>)
 80068f2:	1b64      	subs	r4, r4, r5
 80068f4:	10a4      	asrs	r4, r4, #2
 80068f6:	2600      	movs	r6, #0
 80068f8:	42a6      	cmp	r6, r4
 80068fa:	d109      	bne.n	8006910 <__libc_init_array+0x24>
 80068fc:	4d0b      	ldr	r5, [pc, #44]	; (800692c <__libc_init_array+0x40>)
 80068fe:	4c0c      	ldr	r4, [pc, #48]	; (8006930 <__libc_init_array+0x44>)
 8006900:	f000 f8f2 	bl	8006ae8 <_init>
 8006904:	1b64      	subs	r4, r4, r5
 8006906:	10a4      	asrs	r4, r4, #2
 8006908:	2600      	movs	r6, #0
 800690a:	42a6      	cmp	r6, r4
 800690c:	d105      	bne.n	800691a <__libc_init_array+0x2e>
 800690e:	bd70      	pop	{r4, r5, r6, pc}
 8006910:	f855 3b04 	ldr.w	r3, [r5], #4
 8006914:	4798      	blx	r3
 8006916:	3601      	adds	r6, #1
 8006918:	e7ee      	b.n	80068f8 <__libc_init_array+0xc>
 800691a:	f855 3b04 	ldr.w	r3, [r5], #4
 800691e:	4798      	blx	r3
 8006920:	3601      	adds	r6, #1
 8006922:	e7f2      	b.n	800690a <__libc_init_array+0x1e>
 8006924:	08006cbc 	.word	0x08006cbc
 8006928:	08006cbc 	.word	0x08006cbc
 800692c:	08006cbc 	.word	0x08006cbc
 8006930:	08006cc0 	.word	0x08006cc0

08006934 <__retarget_lock_acquire_recursive>:
 8006934:	4770      	bx	lr

08006936 <__retarget_lock_release_recursive>:
 8006936:	4770      	bx	lr

08006938 <memcpy>:
 8006938:	440a      	add	r2, r1
 800693a:	4291      	cmp	r1, r2
 800693c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006940:	d100      	bne.n	8006944 <memcpy+0xc>
 8006942:	4770      	bx	lr
 8006944:	b510      	push	{r4, lr}
 8006946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800694a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800694e:	4291      	cmp	r1, r2
 8006950:	d1f9      	bne.n	8006946 <memcpy+0xe>
 8006952:	bd10      	pop	{r4, pc}

08006954 <memset>:
 8006954:	4402      	add	r2, r0
 8006956:	4603      	mov	r3, r0
 8006958:	4293      	cmp	r3, r2
 800695a:	d100      	bne.n	800695e <memset+0xa>
 800695c:	4770      	bx	lr
 800695e:	f803 1b01 	strb.w	r1, [r3], #1
 8006962:	e7f9      	b.n	8006958 <memset+0x4>

08006964 <cleanup_glue>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	460c      	mov	r4, r1
 8006968:	6809      	ldr	r1, [r1, #0]
 800696a:	4605      	mov	r5, r0
 800696c:	b109      	cbz	r1, 8006972 <cleanup_glue+0xe>
 800696e:	f7ff fff9 	bl	8006964 <cleanup_glue>
 8006972:	4621      	mov	r1, r4
 8006974:	4628      	mov	r0, r5
 8006976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800697a:	f000 b869 	b.w	8006a50 <_free_r>
	...

08006980 <_reclaim_reent>:
 8006980:	4b2c      	ldr	r3, [pc, #176]	; (8006a34 <_reclaim_reent+0xb4>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4283      	cmp	r3, r0
 8006986:	b570      	push	{r4, r5, r6, lr}
 8006988:	4604      	mov	r4, r0
 800698a:	d051      	beq.n	8006a30 <_reclaim_reent+0xb0>
 800698c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800698e:	b143      	cbz	r3, 80069a2 <_reclaim_reent+0x22>
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d14a      	bne.n	8006a2c <_reclaim_reent+0xac>
 8006996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006998:	6819      	ldr	r1, [r3, #0]
 800699a:	b111      	cbz	r1, 80069a2 <_reclaim_reent+0x22>
 800699c:	4620      	mov	r0, r4
 800699e:	f000 f857 	bl	8006a50 <_free_r>
 80069a2:	6961      	ldr	r1, [r4, #20]
 80069a4:	b111      	cbz	r1, 80069ac <_reclaim_reent+0x2c>
 80069a6:	4620      	mov	r0, r4
 80069a8:	f000 f852 	bl	8006a50 <_free_r>
 80069ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80069ae:	b111      	cbz	r1, 80069b6 <_reclaim_reent+0x36>
 80069b0:	4620      	mov	r0, r4
 80069b2:	f000 f84d 	bl	8006a50 <_free_r>
 80069b6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80069b8:	b111      	cbz	r1, 80069c0 <_reclaim_reent+0x40>
 80069ba:	4620      	mov	r0, r4
 80069bc:	f000 f848 	bl	8006a50 <_free_r>
 80069c0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80069c2:	b111      	cbz	r1, 80069ca <_reclaim_reent+0x4a>
 80069c4:	4620      	mov	r0, r4
 80069c6:	f000 f843 	bl	8006a50 <_free_r>
 80069ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80069cc:	b111      	cbz	r1, 80069d4 <_reclaim_reent+0x54>
 80069ce:	4620      	mov	r0, r4
 80069d0:	f000 f83e 	bl	8006a50 <_free_r>
 80069d4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80069d6:	b111      	cbz	r1, 80069de <_reclaim_reent+0x5e>
 80069d8:	4620      	mov	r0, r4
 80069da:	f000 f839 	bl	8006a50 <_free_r>
 80069de:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80069e0:	b111      	cbz	r1, 80069e8 <_reclaim_reent+0x68>
 80069e2:	4620      	mov	r0, r4
 80069e4:	f000 f834 	bl	8006a50 <_free_r>
 80069e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069ea:	b111      	cbz	r1, 80069f2 <_reclaim_reent+0x72>
 80069ec:	4620      	mov	r0, r4
 80069ee:	f000 f82f 	bl	8006a50 <_free_r>
 80069f2:	69a3      	ldr	r3, [r4, #24]
 80069f4:	b1e3      	cbz	r3, 8006a30 <_reclaim_reent+0xb0>
 80069f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80069f8:	4620      	mov	r0, r4
 80069fa:	4798      	blx	r3
 80069fc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80069fe:	b1b9      	cbz	r1, 8006a30 <_reclaim_reent+0xb0>
 8006a00:	4620      	mov	r0, r4
 8006a02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a06:	f7ff bfad 	b.w	8006964 <cleanup_glue>
 8006a0a:	5949      	ldr	r1, [r1, r5]
 8006a0c:	b941      	cbnz	r1, 8006a20 <_reclaim_reent+0xa0>
 8006a0e:	3504      	adds	r5, #4
 8006a10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a12:	2d80      	cmp	r5, #128	; 0x80
 8006a14:	68d9      	ldr	r1, [r3, #12]
 8006a16:	d1f8      	bne.n	8006a0a <_reclaim_reent+0x8a>
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f000 f819 	bl	8006a50 <_free_r>
 8006a1e:	e7ba      	b.n	8006996 <_reclaim_reent+0x16>
 8006a20:	680e      	ldr	r6, [r1, #0]
 8006a22:	4620      	mov	r0, r4
 8006a24:	f000 f814 	bl	8006a50 <_free_r>
 8006a28:	4631      	mov	r1, r6
 8006a2a:	e7ef      	b.n	8006a0c <_reclaim_reent+0x8c>
 8006a2c:	2500      	movs	r5, #0
 8006a2e:	e7ef      	b.n	8006a10 <_reclaim_reent+0x90>
 8006a30:	bd70      	pop	{r4, r5, r6, pc}
 8006a32:	bf00      	nop
 8006a34:	20000014 	.word	0x20000014

08006a38 <__malloc_lock>:
 8006a38:	4801      	ldr	r0, [pc, #4]	; (8006a40 <__malloc_lock+0x8>)
 8006a3a:	f7ff bf7b 	b.w	8006934 <__retarget_lock_acquire_recursive>
 8006a3e:	bf00      	nop
 8006a40:	20001e84 	.word	0x20001e84

08006a44 <__malloc_unlock>:
 8006a44:	4801      	ldr	r0, [pc, #4]	; (8006a4c <__malloc_unlock+0x8>)
 8006a46:	f7ff bf76 	b.w	8006936 <__retarget_lock_release_recursive>
 8006a4a:	bf00      	nop
 8006a4c:	20001e84 	.word	0x20001e84

08006a50 <_free_r>:
 8006a50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a52:	2900      	cmp	r1, #0
 8006a54:	d044      	beq.n	8006ae0 <_free_r+0x90>
 8006a56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a5a:	9001      	str	r0, [sp, #4]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f1a1 0404 	sub.w	r4, r1, #4
 8006a62:	bfb8      	it	lt
 8006a64:	18e4      	addlt	r4, r4, r3
 8006a66:	f7ff ffe7 	bl	8006a38 <__malloc_lock>
 8006a6a:	4a1e      	ldr	r2, [pc, #120]	; (8006ae4 <_free_r+0x94>)
 8006a6c:	9801      	ldr	r0, [sp, #4]
 8006a6e:	6813      	ldr	r3, [r2, #0]
 8006a70:	b933      	cbnz	r3, 8006a80 <_free_r+0x30>
 8006a72:	6063      	str	r3, [r4, #4]
 8006a74:	6014      	str	r4, [r2, #0]
 8006a76:	b003      	add	sp, #12
 8006a78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a7c:	f7ff bfe2 	b.w	8006a44 <__malloc_unlock>
 8006a80:	42a3      	cmp	r3, r4
 8006a82:	d908      	bls.n	8006a96 <_free_r+0x46>
 8006a84:	6825      	ldr	r5, [r4, #0]
 8006a86:	1961      	adds	r1, r4, r5
 8006a88:	428b      	cmp	r3, r1
 8006a8a:	bf01      	itttt	eq
 8006a8c:	6819      	ldreq	r1, [r3, #0]
 8006a8e:	685b      	ldreq	r3, [r3, #4]
 8006a90:	1949      	addeq	r1, r1, r5
 8006a92:	6021      	streq	r1, [r4, #0]
 8006a94:	e7ed      	b.n	8006a72 <_free_r+0x22>
 8006a96:	461a      	mov	r2, r3
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	b10b      	cbz	r3, 8006aa0 <_free_r+0x50>
 8006a9c:	42a3      	cmp	r3, r4
 8006a9e:	d9fa      	bls.n	8006a96 <_free_r+0x46>
 8006aa0:	6811      	ldr	r1, [r2, #0]
 8006aa2:	1855      	adds	r5, r2, r1
 8006aa4:	42a5      	cmp	r5, r4
 8006aa6:	d10b      	bne.n	8006ac0 <_free_r+0x70>
 8006aa8:	6824      	ldr	r4, [r4, #0]
 8006aaa:	4421      	add	r1, r4
 8006aac:	1854      	adds	r4, r2, r1
 8006aae:	42a3      	cmp	r3, r4
 8006ab0:	6011      	str	r1, [r2, #0]
 8006ab2:	d1e0      	bne.n	8006a76 <_free_r+0x26>
 8006ab4:	681c      	ldr	r4, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	6053      	str	r3, [r2, #4]
 8006aba:	4421      	add	r1, r4
 8006abc:	6011      	str	r1, [r2, #0]
 8006abe:	e7da      	b.n	8006a76 <_free_r+0x26>
 8006ac0:	d902      	bls.n	8006ac8 <_free_r+0x78>
 8006ac2:	230c      	movs	r3, #12
 8006ac4:	6003      	str	r3, [r0, #0]
 8006ac6:	e7d6      	b.n	8006a76 <_free_r+0x26>
 8006ac8:	6825      	ldr	r5, [r4, #0]
 8006aca:	1961      	adds	r1, r4, r5
 8006acc:	428b      	cmp	r3, r1
 8006ace:	bf04      	itt	eq
 8006ad0:	6819      	ldreq	r1, [r3, #0]
 8006ad2:	685b      	ldreq	r3, [r3, #4]
 8006ad4:	6063      	str	r3, [r4, #4]
 8006ad6:	bf04      	itt	eq
 8006ad8:	1949      	addeq	r1, r1, r5
 8006ada:	6021      	streq	r1, [r4, #0]
 8006adc:	6054      	str	r4, [r2, #4]
 8006ade:	e7ca      	b.n	8006a76 <_free_r+0x26>
 8006ae0:	b003      	add	sp, #12
 8006ae2:	bd30      	pop	{r4, r5, pc}
 8006ae4:	20001e88 	.word	0x20001e88

08006ae8 <_init>:
 8006ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aea:	bf00      	nop
 8006aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aee:	bc08      	pop	{r3}
 8006af0:	469e      	mov	lr, r3
 8006af2:	4770      	bx	lr

08006af4 <_fini>:
 8006af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af6:	bf00      	nop
 8006af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006afa:	bc08      	pop	{r3}
 8006afc:	469e      	mov	lr, r3
 8006afe:	4770      	bx	lr
