ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ux_hcd_stm32_request_control_transfer.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._ux_hcd_stm32_request_control_transfer,"ax",%progbits
  20              		.align	1
  21              		.global	_ux_hcd_stm32_request_control_transfer
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_ux_hcd_stm32_request_control_transfer:
  27              	.LVL0:
  28              	.LFB143:
  29              		.file 1 "Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_trans
   1:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
   2:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
   3:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
   5:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  10:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  11:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  12:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  13:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  14:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  15:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**                                                                       */
  16:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /** USBX Component                                                        */
  17:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**                                                                       */
  18:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**   STM32 Controller Driver                                             */
  19:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**                                                                       */
  20:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  21:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  22:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  23:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  24:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /* Include necessary system files.  */
  25:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  26:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #define UX_SOURCE_CODE
  27:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #define UX_HCD_STM32_SOURCE_CODE
  28:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  29:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #include "ux_api.h"
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 2


  30:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #include "ux_hcd_stm32.h"
  31:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #include "ux_host_stack.h"
  32:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  33:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  34:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** static inline VOID _ux_hcd_stm32_request_control_setup(UX_HCD_STM32 *hcd_stm32,
  35:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_HCD_STM32_ED *ed, UX_ENDPOINT *endpoint, UX_TRANSFER *transfer_request);
  36:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  37:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** static inline VOID _ux_hcd_stm32_request_control_data(UX_HCD_STM32 *hcd_stm32,
  38:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_HCD_STM32_ED *ed, UX_ENDPOINT *endpoint, UX_TRANSFER *transfer_request);
  39:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  40:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** static inline VOID _ux_hcd_stm32_request_control_status(UX_HCD_STM32 *hcd_stm32,
  41:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_HCD_STM32_ED *ed, UX_ENDPOINT *endpoint, UX_TRANSFER *transfer_request);
  42:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  43:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  44:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  45:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  46:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  FUNCTION                                               RELEASE        */
  47:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  48:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_hcd_stm32_request_control_transfer              PORTABLE C      */
  49:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                           6.1.10       */
  50:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  AUTHOR                                                                */
  51:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  52:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    Chaoqiong Xiao, Microsoft Corporation                               */
  53:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  54:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  DESCRIPTION                                                           */
  55:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  56:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*     This function performs a control transfer from a transfer request. */
  57:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*     The USB control transfer is in 3 phases (setup, data, status).     */
  58:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*     This function will chain all phases of the control sequence before */
  59:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*     setting the stm32 endpoint as a candidate for transfer.            */
  60:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  61:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  INPUT                                                                 */
  62:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  63:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    hcd_stm32                             Pointer to STM32 controller   */
  64:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    transfer_request                      Pointer to transfer request   */
  65:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  66:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  OUTPUT                                                                */
  67:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  68:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    Completion Status                                                   */
  69:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  70:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  CALLS                                                                 */
  71:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  72:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_hcd_stm32_regular_td_obtain       Obtain regular TD             */
  73:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_host_stack_transfer_request_abort Abort transfer request        */
  74:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_utility_memory_allocate           Allocate memory block         */
  75:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_utility_memory_free               Release memory block          */
  76:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_utility_semaphore_get             Get semaphore                 */
  77:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    _ux_utility_short_put                 Write 16-bit value            */
  78:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  79:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  CALLED BY                                                             */
  80:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  81:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    STM32 Controller Driver                                             */
  82:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  83:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  RELEASE HISTORY                                                       */
  84:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  85:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*    DATE              NAME                      DESCRIPTION             */
  86:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 3


  87:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
  88:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
  89:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                            prefixed UX to MS_TO_TICK,  */
  90:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                            refined macros names,       */
  91:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                            added standalone support,   */
  92:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                            resulting in version 6.1.10 */
  93:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /*                                                                        */
  94:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** /**************************************************************************/
  95:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** UINT  _ux_hcd_stm32_request_control_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request
  96:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** {
  30              		.loc 1 96 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 96 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 85B0     		sub	sp, sp, #20
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 48
  48 0006 0746     		mov	r7, r0
  49 0008 0D46     		mov	r5, r1
  97:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
  98:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #if defined(UX_HOST_STANDALONE)
  99:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** UX_INTERRUPT_SAVE_AREA
 100:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #else
 101:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** UINT                    status;
  50              		.loc 1 101 1 is_stmt 1 view .LVU2
 102:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* defined(UX_HOST_STANDALONE) */
 103:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** UX_ENDPOINT             *endpoint;
  51              		.loc 1 103 1 view .LVU3
 104:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** UX_HCD_STM32_ED         *ed;
  52              		.loc 1 104 1 view .LVU4
 105:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 106:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Get the pointer to the Endpoint.  */
 107:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
  53              		.loc 1 107 5 view .LVU5
  54              		.loc 1 107 14 is_stmt 0 view .LVU6
  55 000a D1F80490 		ldr	r9, [r1, #4]
  56              	.LVL1:
 108:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 109:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Now get the physical ED attached to this endpoint.  */
 110:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed =  endpoint -> ux_endpoint_ed;
  57              		.loc 1 110 5 is_stmt 1 view .LVU7
  58              		.loc 1 110 8 is_stmt 0 view .LVU8
  59 000e D9F80840 		ldr	r4, [r9, #8]
  60              	.LVL2:
 111:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 112:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #if defined(UX_HOST_STANDALONE)
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 4


 113:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_DISABLE
 114:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     switch(ed -> ux_stm32_ed_status)
 115:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 116:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_ALLOCATED:
 117:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 118:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_ABORTED:
 119:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 120:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Setup for SETUP packet.  */
 121:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_hcd_stm32_request_control_setup(hcd_stm32, ed, endpoint, transfer_request);
 122:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_RESTORE
 123:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (ed -> ux_stm32_ed_setup == UX_NULL)
 124:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 125:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             transfer_request -> ux_transfer_request_completion_code = UX_MEMORY_INSUFFICIENT;
 126:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             return(UX_STATE_ERROR);
 127:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 128:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_STATE_WAIT);
 129:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 130:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_SETUP | UX_HCD_STM32_ED_STATUS_TRANSFER_DONE:
 131:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 132:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Free allocated memory.  */
 133:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_utility_memory_free(ed -> ux_stm32_ed_setup);
 134:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_setup = UX_NULL;
 135:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 136:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Restore request information.  */
 137:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         transfer_request -> ux_transfer_request_requested_length =
 138:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                                 ed -> ux_stm32_ed_saved_length;
 139:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         transfer_request -> ux_transfer_request_actual_length = 0;
 140:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 141:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Check completion code.  */
 142:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 143:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 144:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ALLOCATED;
 145:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             UX_RESTORE
 146:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             return(UX_STATE_NEXT);
 147:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 148:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 149:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (ed -> ux_stm32_ed_saved_length)
 150:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 151:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 152:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* To data stage.  */
 153:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             _ux_hcd_stm32_request_control_data(hcd_stm32, ed, endpoint, transfer_request);
 154:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 155:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         else
 156:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 157:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 158:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* To status stage.  */
 159:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             _ux_hcd_stm32_request_control_status(hcd_stm32, ed, endpoint, transfer_request);
 160:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 161:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_RESTORE
 162:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_STATE_WAIT);
 163:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 164:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN | UX_HCD_STM32_ED_STATUS_TRANSFER_DONE:
 165:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 166:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT | UX_HCD_STM32_ED_STATUS_TRANSFER_DONE:
 167:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 168:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Check completion code.  */
 169:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 5


 170:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 171:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ALLOCATED;
 172:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             UX_RESTORE
 173:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             return(UX_STATE_NEXT);
 174:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 175:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 176:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Get request actual length for IN transfer.  */
 177:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (ed -> ux_stm32_ed_dir)
 178:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 179:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 180:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* Get the actual transfer length.  */
 181:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             transfer_request -> ux_transfer_request_actual_length =
 182:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                             HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle,
 183:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                                     ed -> ux_stm32_ed_channel);
 184:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 185:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         else
 186:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 187:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 188:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* For OUT, all data is sent.  */
 189:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             transfer_request -> ux_transfer_request_actual_length =
 190:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     transfer_request -> ux_transfer_request_requested_length;
 191:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 192:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 193:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* To status stage.  */
 194:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_hcd_stm32_request_control_status(hcd_stm32, ed, endpoint, transfer_request);
 195:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_RESTORE
 196:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_STATE_WAIT);
 197:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 198:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN | UX_HCD_STM32_ED_STATUS_TRANSFER_DONE:
 199:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 200:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT | UX_HCD_STM32_ED_STATUS_TRANSFER_DONE:
 201:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 202:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* All done, reset status.  */
 203:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ALLOCATED;
 204:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 205:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Restore saved things.  */
 206:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         transfer_request -> ux_transfer_request_requested_length = ed -> ux_stm32_ed_saved_length;
 207:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         transfer_request -> ux_transfer_request_actual_length = ed -> ux_stm32_ed_saved_actual_leng
 208:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 209:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_RESTORE
 210:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_STATE_NEXT);
 211:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 212:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_SETUP:
 213:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 214:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN:
 215:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 216:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT:
 217:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 218:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN:
 219:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Fall through.  */
 220:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT:
 221:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 222:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Keep waiting.  */
 223:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_RESTORE
 224:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_STATE_WAIT);
 225:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 226:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     default:
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 6


 227:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_RESTORE
 228:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 229:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Error trap.  */
 230:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_INVALID_STATE);
 231:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 232:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
 233:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INVALID_STATE, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
 234:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 235:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_STATE_EXIT);
 236:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 237:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #else
 238:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 239:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Setup for SETUP packet.  */
 240:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_hcd_stm32_request_control_setup(hcd_stm32, ed, endpoint, transfer_request);
  61              		.loc 1 240 5 is_stmt 1 view .LVU9
  62              	.LBB8:
  63              	.LBI8:
 241:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (ed -> ux_stm32_ed_setup == UX_NULL)
 242:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_MEMORY_INSUFFICIENT);
 243:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 244:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Wait for the completion of the transfer request.  */
 245:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK
 246:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 247:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Free the resources.  */
 248:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_utility_memory_free(ed -> ux_stm32_ed_setup);
 249:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 250:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* If the semaphore did not succeed we probably have a time out.  */
 251:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (status != UX_SUCCESS)
 252:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 253:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 254:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* All transfers pending need to abort. There may have been a partial transfer.  */
 255:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_host_stack_transfer_request_abort(transfer_request);
 256:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 257:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* There was an error, return to the caller.  */
 258:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 259:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 260:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
 261:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRA
 262:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 263:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_TRANSFER_TIMEOUT);
 264:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 265:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 266:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Check the transfer request completion code.  */
 267:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 268:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 269:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 270:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Return completion to caller.  */
 271:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(transfer_request -> ux_transfer_request_completion_code);
 272:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 273:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 274:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Check if there is data phase.  */
 275:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (ed -> ux_stm32_ed_saved_length)
 276:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 277:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 278:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Prepare data stage.  */
 279:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_hcd_stm32_request_control_data(hcd_stm32, ed, endpoint, transfer_request);
 280:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 7


 281:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Wait for the completion of the transfer request.  */
 282:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_
 283:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 284:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* If the semaphore did not succeed we probably have a time out.  */
 285:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (status != UX_SUCCESS)
 286:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 287:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 288:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* All transfers pending need to abort. There may have been a partial transfer.  */
 289:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             _ux_host_stack_transfer_request_abort(transfer_request);
 290:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 291:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* There was an error, return to the caller.  */
 292:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 293:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 294:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* If trace is enabled, insert this event into the trace buffer.  */
 295:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX
 296:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 297:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             return(UX_TRANSFER_TIMEOUT);
 298:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 299:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 300:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 301:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Check the transfer request completion code.  */
 302:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 303:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 304:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 305:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             /* Return completion to caller.  */
 306:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             return(transfer_request -> ux_transfer_request_completion_code);
 307:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 308:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 309:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 310:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Prepare status stage.  */
 311:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_hcd_stm32_request_control_status(hcd_stm32, ed, endpoint, transfer_request);
 312:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 313:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Wait for the completion of the transfer request.  */
 314:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_T
 315:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 316:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Restore the original transfer parameter.  */
 317:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_requested_length = ed -> ux_stm32_ed_saved_length;
 318:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_actual_length    = ed -> ux_stm32_ed_saved_actual_lengt
 319:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 320:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* If the semaphore did not succeed we probably have a time out.  */
 321:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (status != UX_SUCCESS)
 322:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 323:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 324:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* All transfers pending need to abort. There may have been a partial transfer.  */
 325:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         _ux_host_stack_transfer_request_abort(transfer_request);
 326:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 327:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* There was an error, return to the caller.  */
 328:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 329:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 330:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
 331:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRA
 332:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 333:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 334:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 335:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Return completion to caller.  */
 336:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     return(transfer_request -> ux_transfer_request_completion_code);
 337:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* defined(UX_HOST_STANDALONE) */
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 8


 338:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** }
 339:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 340:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** static inline VOID _ux_hcd_stm32_request_control_setup(UX_HCD_STM32 *hcd_stm32,
  64              		.loc 1 340 20 view .LVU10
  65              	.LBB9:
 341:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_HCD_STM32_ED *ed, UX_ENDPOINT *endpoint, UX_TRANSFER *transfer_request)
 342:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** {
 343:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** UCHAR                   *setup_request;
  66              		.loc 1 343 1 view .LVU11
 344:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 345:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Save the pending transfer in the ED.  */
 346:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_transfer_request = transfer_request;
  67              		.loc 1 346 5 view .LVU12
  68              		.loc 1 346 40 is_stmt 0 view .LVU13
  69 0012 A160     		str	r1, [r4, #8]
 347:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 348:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Build the SETUP packet (phase 1 of the control transfer).  */
 349:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_setup = UX_NULL;
  70              		.loc 1 349 5 is_stmt 1 view .LVU14
  71              		.loc 1 349 29 is_stmt 0 view .LVU15
  72 0014 0020     		movs	r0, #0
  73              	.LVL3:
  74              		.loc 1 349 29 view .LVU16
  75 0016 E060     		str	r0, [r4, #12]
 350:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     setup_request = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SETUP_SIZE);
  76              		.loc 1 350 5 is_stmt 1 view .LVU17
  77              		.loc 1 350 21 is_stmt 0 view .LVU18
  78 0018 0822     		movs	r2, #8
  79 001a 0121     		movs	r1, #1
  80              	.LVL4:
  81              		.loc 1 350 21 view .LVU19
  82 001c FFF7FEFF 		bl	_ux_utility_memory_allocate
  83              	.LVL5:
 351:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 352:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (setup_request == UX_NULL)
  84              		.loc 1 352 5 is_stmt 1 view .LVU20
  85              		.loc 1 352 8 is_stmt 0 view .LVU21
  86 0020 0028     		cmp	r0, #0
  87 0022 48D0     		beq	.L2
  88 0024 0646     		mov	r6, r0
 353:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return;
 354:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 355:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_setup = setup_request;
  89              		.loc 1 355 5 is_stmt 1 view .LVU22
  90              		.loc 1 355 29 is_stmt 0 view .LVU23
  91 0026 E060     		str	r0, [r4, #12]
 356:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 357:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Build the SETUP request.  */
 358:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     *(setup_request + UX_SETUP_REQUEST_TYPE) =  transfer_request -> ux_transfer_request_type;
  92              		.loc 1 358 5 is_stmt 1 view .LVU24
  93              		.loc 1 358 66 is_stmt 0 view .LVU25
  94 0028 6B69     		ldr	r3, [r5, #20]
  95              		.loc 1 358 46 view .LVU26
  96 002a 0370     		strb	r3, [r0]
 359:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     *(setup_request + UX_SETUP_REQUEST) =       transfer_request -> ux_transfer_request_function;
  97              		.loc 1 359 5 is_stmt 1 view .LVU27
  98              		.loc 1 359 66 is_stmt 0 view .LVU28
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 9


  99 002c AB69     		ldr	r3, [r5, #24]
 100              		.loc 1 359 41 view .LVU29
 101 002e 4370     		strb	r3, [r0, #1]
 360:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_utility_short_put(setup_request + UX_SETUP_VALUE, transfer_request -> ux_transfer_request_v
 102              		.loc 1 360 5 is_stmt 1 view .LVU30
 103 0030 A98B     		ldrh	r1, [r5, #28]
 104 0032 0230     		adds	r0, r0, #2
 105              	.LVL6:
 106              		.loc 1 360 5 is_stmt 0 view .LVU31
 107 0034 FFF7FEFF 		bl	_ux_utility_short_put
 108              	.LVL7:
 361:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_utility_short_put(setup_request + UX_SETUP_INDEX, transfer_request -> ux_transfer_request_i
 109              		.loc 1 361 5 is_stmt 1 view .LVU32
 110 0038 298C     		ldrh	r1, [r5, #32]
 111 003a 301D     		adds	r0, r6, #4
 112 003c FFF7FEFF 		bl	_ux_utility_short_put
 113              	.LVL8:
 362:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_utility_short_put(setup_request + UX_SETUP_LENGTH, (USHORT) transfer_request -> ux_transfer
 114              		.loc 1 362 5 view .LVU33
 115 0040 A989     		ldrh	r1, [r5, #12]
 116 0042 B01D     		adds	r0, r6, #6
 117 0044 FFF7FEFF 		bl	_ux_utility_short_put
 118              	.LVL9:
 363:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 364:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Save the original transfer parameter.  */
 365:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_saved_length = transfer_request -> ux_transfer_request_requested_length;
 119              		.loc 1 365 5 view .LVU34
 120              		.loc 1 365 55 is_stmt 0 view .LVU35
 121 0048 EB68     		ldr	r3, [r5, #12]
 122              		.loc 1 365 36 view .LVU36
 123 004a A382     		strh	r3, [r4, #20]	@ movhi
 366:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_data = setup_request;
 124              		.loc 1 366 5 is_stmt 1 view .LVU37
 125              		.loc 1 366 28 is_stmt 0 view .LVU38
 126 004c 2661     		str	r6, [r4, #16]
 367:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 368:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Reset requested length for SETUP packet.  */
 369:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_requested_length = 0;
 127              		.loc 1 369 5 is_stmt 1 view .LVU39
 128              		.loc 1 369 62 is_stmt 0 view .LVU40
 129 004e 0023     		movs	r3, #0
 130 0050 EB60     		str	r3, [r5, #12]
 370:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 371:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Set the packet length for SETUP packet.  */
 372:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_packet_length = 8;
 131              		.loc 1 372 5 is_stmt 1 view .LVU41
 132              		.loc 1 372 37 is_stmt 0 view .LVU42
 133 0052 0823     		movs	r3, #8
 134 0054 A361     		str	r3, [r4, #24]
 373:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 374:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Set the current status.  */
 375:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_SETUP;
 135              		.loc 1 375 5 is_stmt 1 view .LVU43
 136              		.loc 1 375 30 is_stmt 0 view .LVU44
 137 0056 0323     		movs	r3, #3
 138 0058 84F82830 		strb	r3, [r4, #40]
 376:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 10


 377:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Set device speed.  */
 378:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     switch (endpoint -> ux_endpoint_device -> ux_device_speed)
 139              		.loc 1 378 5 is_stmt 1 view .LVU45
 140              		.loc 1 378 22 is_stmt 0 view .LVU46
 141 005c D9F82C30 		ldr	r3, [r9, #44]
 142              		.loc 1 378 44 view .LVU47
 143 0060 1B69     		ldr	r3, [r3, #16]
 144              		.loc 1 378 5 view .LVU48
 145 0062 002B     		cmp	r3, #0
 146 0064 56D0     		beq	.L3
 147 0066 022B     		cmp	r3, #2
 148 0068 58D1     		bne	.L4
 379:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 380:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_HIGH_SPEED_DEVICE:
 381:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_speed =  HCD_DEVICE_SPEED_HIGH;
 149              		.loc 1 381 9 is_stmt 1 view .LVU49
 150              		.loc 1 381 33 is_stmt 0 view .LVU50
 151 006a 0023     		movs	r3, #0
 152 006c 84F82B30 		strb	r3, [r4, #43]
 382:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 153              		.loc 1 382 9 is_stmt 1 view .LVU51
 154              	.L5:
 383:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     case UX_LOW_SPEED_DEVICE:
 384:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_speed =  HCD_DEVICE_SPEED_LOW;
 385:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 386:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     default:
 387:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_speed =  HCD_DEVICE_SPEED_FULL;
 388:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 389:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 390:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 391:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Initialize the host channel for SETUP phase.  */
 392:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_dir = 0;
 155              		.loc 1 392 5 view .LVU52
 156              		.loc 1 392 27 is_stmt 0 view .LVU53
 157 0070 4FF00008 		mov	r8, #0
 158 0074 84F82A80 		strb	r8, [r4, #42]
 393:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 159              		.loc 1 393 5 is_stmt 1 view .LVU54
 394:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     ed -> ux_stm32_ed_channel,
 395:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     0,
 396:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     endpoint -> ux_endpoint_device -> ux_device_address,
 160              		.loc 1 396 30 is_stmt 0 view .LVU55
 161 0078 D9F82C30 		ldr	r3, [r9, #44]
 393:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 162              		.loc 1 393 5 view .LVU56
 163 007c 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 164 007e 94F82910 		ldrb	r1, [r4, #41]	@ zero_extendqisi2
 165 0082 B9F81C20 		ldrh	r2, [r9, #28]
 166 0086 0292     		str	r2, [sp, #8]
 167 0088 CDF80480 		str	r8, [sp, #4]
 168 008c 94F82B20 		ldrb	r2, [r4, #43]	@ zero_extendqisi2
 169 0090 0092     		str	r2, [sp]
 170 0092 4246     		mov	r2, r8
 171 0094 B86C     		ldr	r0, [r7, #72]
 172 0096 FFF7FEFF 		bl	HAL_HCD_HC_Init
 173              	.LVL10:
 397:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     ed -> ux_stm32_ed_speed,
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 11


 398:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     EP_TYPE_CTRL,
 399:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 400:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 401:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #if defined (USBH_HAL_HUB_SPLIT_SUPPORTED)
 402:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Check if device connected to hub  */
 403:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (endpoint->ux_endpoint_device->ux_device_parent != NULL)
 404:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 405:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****       HAL_HCD_HC_SetHubInfo(hcd_stm32->hcd_handle, ed->ux_stm32_ed_channel,
 406:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                             endpoint->ux_endpoint_device->ux_device_parent->ux_device_address,
 407:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                             endpoint->ux_endpoint_device->ux_device_port_location);
 408:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 409:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* USBH_HAL_HUB_SPLIT_SUPPORTED */
 410:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 411:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Send the SETUP packet.  */
 412:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 174              		.loc 1 412 5 is_stmt 1 view .LVU57
 175 009a 94F82910 		ldrb	r1, [r4, #41]	@ zero_extendqisi2
 176 009e CDF80C80 		str	r8, [sp, #12]
 177 00a2 0823     		movs	r3, #8
 178 00a4 0293     		str	r3, [sp, #8]
 179 00a6 0196     		str	r6, [sp, #4]
 180 00a8 CDF80080 		str	r8, [sp]
 181 00ac 4346     		mov	r3, r8
 182 00ae 4246     		mov	r2, r8
 183 00b0 B86C     		ldr	r0, [r7, #72]
 184 00b2 FFF7FEFF 		bl	HAL_HCD_HC_SubmitRequest
 185              	.LVL11:
 186              	.L2:
 187              		.loc 1 412 5 is_stmt 0 view .LVU58
 188              	.LBE9:
 189              	.LBE8:
 241:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_MEMORY_INSUFFICIENT);
 190              		.loc 1 241 5 is_stmt 1 view .LVU59
 241:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_MEMORY_INSUFFICIENT);
 191              		.loc 1 241 12 is_stmt 0 view .LVU60
 192 00b6 E368     		ldr	r3, [r4, #12]
 241:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         return(UX_MEMORY_INSUFFICIENT);
 193              		.loc 1 241 8 view .LVU61
 194 00b8 002B     		cmp	r3, #0
 195 00ba 00F0C480 		beq	.L17
 245:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 196              		.loc 1 245 5 is_stmt 1 view .LVU62
 245:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 197              		.loc 1 245 15 is_stmt 0 view .LVU63
 198 00be 05F14408 		add	r8, r5, #68
 199 00c2 4FF47A71 		mov	r1, #1000
 200 00c6 4046     		mov	r0, r8
 201 00c8 FFF7FEFF 		bl	_ux_utility_semaphore_get
 202              	.LVL12:
 203 00cc 0646     		mov	r6, r0
 204              	.LVL13:
 248:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 205              		.loc 1 248 5 is_stmt 1 view .LVU64
 206 00ce E068     		ldr	r0, [r4, #12]
 207              	.LVL14:
 248:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 208              		.loc 1 248 5 is_stmt 0 view .LVU65
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 12


 209 00d0 FFF7FEFF 		bl	_ux_utility_memory_free
 210              	.LVL15:
 251:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 211              		.loc 1 251 5 is_stmt 1 view .LVU66
 251:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 212              		.loc 1 251 8 is_stmt 0 view .LVU67
 213 00d4 36BB     		cbnz	r6, .L20
 267:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 214              		.loc 1 267 5 is_stmt 1 view .LVU68
 267:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 215              		.loc 1 267 26 is_stmt 0 view .LVU69
 216 00d6 686B     		ldr	r0, [r5, #52]
 267:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 217              		.loc 1 267 8 view .LVU70
 218 00d8 0028     		cmp	r0, #0
 219 00da 40F0A380 		bne	.L1
 275:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 220              		.loc 1 275 5 is_stmt 1 view .LVU71
 275:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 221              		.loc 1 275 12 is_stmt 0 view .LVU72
 222 00de A38A     		ldrh	r3, [r4, #20]
 275:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 223              		.loc 1 275 8 view .LVU73
 224 00e0 002B     		cmp	r3, #0
 225 00e2 5FD0     		beq	.L8
 279:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 226              		.loc 1 279 9 is_stmt 1 view .LVU74
 227              	.LVL16:
 228              	.LBB11:
 229              	.LBI11:
 413:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                              0, EP_TYPE_CTRL, USBH_PID_SETUP, setup_request, 8, 0);
 414:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** }
 415:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 416:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** static inline VOID _ux_hcd_stm32_request_control_data(UX_HCD_STM32 *hcd_stm32,
 230              		.loc 1 416 20 view .LVU75
 231              	.LBB12:
 417:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_HCD_STM32_ED *ed, UX_ENDPOINT *endpoint, UX_TRANSFER *transfer_request)
 418:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** {
 419:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 420:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Check the direction of the transaction.  */
 421:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) ==
 232              		.loc 1 421 5 view .LVU76
 233              		.loc 1 421 27 is_stmt 0 view .LVU77
 234 00e4 6B69     		ldr	r3, [r5, #20]
 235              		.loc 1 421 8 view .LVU78
 236 00e6 13F0800F 		tst	r3, #128
 237 00ea 21D1     		bne	.L21
 422:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****          UX_REQUEST_IN)
 423:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 424:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 425:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Re-initialize the host channel to IN direction.  */
 426:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_dir = 1;
 427:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 428:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         ed -> ux_stm32_ed_channel,
 429:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         0x80,
 430:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         endpoint -> ux_endpoint_device -> ux_device_address,
 431:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         ed -> ux_stm32_ed_speed,
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 13


 432:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         EP_TYPE_CTRL,
 433:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 434:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 435:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #if defined (USBH_HAL_HUB_SPLIT_SUPPORTED)
 436:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Check if device connected to hub  */
 437:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         if (endpoint->ux_endpoint_device->ux_device_parent != NULL)
 438:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 439:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****           HAL_HCD_HC_SetHubInfo(hcd_stm32->hcd_handle, ed->ux_stm32_ed_channel,
 440:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 endpoint->ux_endpoint_device->ux_device_parent->ux_device_address,
 441:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 endpoint->ux_endpoint_device->ux_device_port_location);
 442:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         }
 443:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* USBH_HAL_HUB_SPLIT_SUPPORTED */
 444:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 445:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Set the current status to data IN.  */
 446:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN;
 447:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 448:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     else
 449:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 450:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 451:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Set the current status to data OUT.  */
 452:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT;
 238              		.loc 1 452 9 is_stmt 1 view .LVU79
 239              		.loc 1 452 34 is_stmt 0 view .LVU80
 240 00ec 0523     		movs	r3, #5
 241 00ee 84F82830 		strb	r3, [r4, #40]
 242              	.L10:
 453:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 454:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 455:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Save the pending transfer in the ED.  */
 456:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_transfer_request = transfer_request;
 243              		.loc 1 456 5 is_stmt 1 view .LVU81
 244              		.loc 1 456 40 is_stmt 0 view .LVU82
 245 00f2 A560     		str	r5, [r4, #8]
 457:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 458:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Set the transfer to pending.  */
 459:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 246              		.loc 1 459 5 is_stmt 1 view .LVU83
 247              		.loc 1 459 61 is_stmt 0 view .LVU84
 248 00f4 0123     		movs	r3, #1
 249 00f6 6B63     		str	r3, [r5, #52]
 460:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 461:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Restore requested length.  */
 462:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_requested_length = ed -> ux_stm32_ed_saved_length;
 250              		.loc 1 462 5 is_stmt 1 view .LVU85
 251              		.loc 1 462 67 is_stmt 0 view .LVU86
 252 00f8 A38A     		ldrh	r3, [r4, #20]
 253              		.loc 1 462 62 view .LVU87
 254 00fa EB60     		str	r3, [r5, #12]
 463:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 464:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to se
 465:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if ((ed -> ux_stm32_ed_dir == 0) &&
 255              		.loc 1 465 5 is_stmt 1 view .LVU88
 256              		.loc 1 465 13 is_stmt 0 view .LVU89
 257 00fc 94F82A20 		ldrb	r2, [r4, #42]	@ zero_extendqisi2
 258              		.loc 1 465 8 view .LVU90
 259 0100 72BB     		cbnz	r2, .L11
 466:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_des
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 14


 260              		.loc 1 466 107 view .LVU91
 261 0102 D9F81C20 		ldr	r2, [r9, #28]
 465:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_des
 262              		.loc 1 465 38 view .LVU92
 263 0106 9342     		cmp	r3, r2
 264 0108 2AD9     		bls	.L11
 467:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0))
 265              		.loc 1 467 24 view .LVU93
 266 010a B96C     		ldr	r1, [r7, #72]
 267              		.loc 1 467 45 view .LVU94
 268 010c 0969     		ldr	r1, [r1, #16]
 466:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****             (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_des
 269              		.loc 1 466 124 view .LVU95
 270 010e 39BB     		cbnz	r1, .L11
 468:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 469:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 470:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Set transfer length to MPS.  */
 471:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_packet_length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 271              		.loc 1 471 9 is_stmt 1 view .LVU96
 272              		.loc 1 471 41 is_stmt 0 view .LVU97
 273 0110 A261     		str	r2, [r4, #24]
 274 0112 26E0     		b	.L12
 275              	.LVL17:
 276              	.L3:
 277              		.loc 1 471 41 view .LVU98
 278              	.LBE12:
 279              	.LBE11:
 280              	.LBB14:
 281              	.LBB10:
 384:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 282              		.loc 1 384 9 is_stmt 1 view .LVU99
 384:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 283              		.loc 1 384 33 is_stmt 0 view .LVU100
 284 0114 0223     		movs	r3, #2
 285 0116 84F82B30 		strb	r3, [r4, #43]
 385:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     default:
 286              		.loc 1 385 9 is_stmt 1 view .LVU101
 287 011a A9E7     		b	.L5
 288              	.L4:
 387:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 289              		.loc 1 387 9 view .LVU102
 387:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         break;
 290              		.loc 1 387 33 is_stmt 0 view .LVU103
 291 011c 0123     		movs	r3, #1
 292 011e 84F82B30 		strb	r3, [r4, #43]
 388:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 293              		.loc 1 388 9 is_stmt 1 view .LVU104
 294 0122 A5E7     		b	.L5
 295              	.LVL18:
 296              	.L20:
 388:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 297              		.loc 1 388 9 is_stmt 0 view .LVU105
 298              	.LBE10:
 299              	.LBE14:
 255:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 300              		.loc 1 255 9 is_stmt 1 view .LVU106
 301 0124 2846     		mov	r0, r5
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 15


 302 0126 FFF7FEFF 		bl	_ux_host_stack_transfer_request_abort
 303              	.LVL19:
 258:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 304              		.loc 1 258 9 view .LVU107
 258:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 305              		.loc 1 258 65 is_stmt 0 view .LVU108
 306 012a 5C20     		movs	r0, #92
 307 012c 6863     		str	r0, [r5, #52]
 263:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 308              		.loc 1 263 9 is_stmt 1 view .LVU109
 263:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 309              		.loc 1 263 15 is_stmt 0 view .LVU110
 310 012e 79E0     		b	.L1
 311              	.LVL20:
 312              	.L21:
 313              	.LBB15:
 314              	.LBB13:
 426:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 315              		.loc 1 426 9 is_stmt 1 view .LVU111
 426:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 316              		.loc 1 426 31 is_stmt 0 view .LVU112
 317 0130 0123     		movs	r3, #1
 318 0132 84F82A30 		strb	r3, [r4, #42]
 427:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         ed -> ux_stm32_ed_channel,
 319              		.loc 1 427 9 is_stmt 1 view .LVU113
 430:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         ed -> ux_stm32_ed_speed,
 320              		.loc 1 430 34 is_stmt 0 view .LVU114
 321 0136 D9F82C30 		ldr	r3, [r9, #44]
 427:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                         ed -> ux_stm32_ed_channel,
 322              		.loc 1 427 9 view .LVU115
 323 013a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 324 013c 94F82910 		ldrb	r1, [r4, #41]	@ zero_extendqisi2
 325 0140 B9F81C20 		ldrh	r2, [r9, #28]
 326 0144 0292     		str	r2, [sp, #8]
 327 0146 0022     		movs	r2, #0
 328 0148 0192     		str	r2, [sp, #4]
 329 014a 94F82B20 		ldrb	r2, [r4, #43]	@ zero_extendqisi2
 330 014e 0092     		str	r2, [sp]
 331 0150 8022     		movs	r2, #128
 332 0152 B86C     		ldr	r0, [r7, #72]
 333 0154 FFF7FEFF 		bl	HAL_HCD_HC_Init
 334              	.LVL21:
 446:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 335              		.loc 1 446 9 is_stmt 1 view .LVU116
 446:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 336              		.loc 1 446 34 is_stmt 0 view .LVU117
 337 0158 0423     		movs	r3, #4
 338 015a 84F82830 		strb	r3, [r4, #40]
 339 015e C8E7     		b	.L10
 340              	.L11:
 472:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 473:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     else
 474:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 475:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 476:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         /* Keep the original transfer length.  */
 477:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         ed -> ux_stm32_ed_packet_length = transfer_request -> ux_transfer_request_requested_length;
 341              		.loc 1 477 9 is_stmt 1 view .LVU118
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 16


 342              		.loc 1 477 41 is_stmt 0 view .LVU119
 343 0160 A361     		str	r3, [r4, #24]
 344              	.L12:
 478:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 479:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 480:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Reset actual length.  */
 481:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_actual_length = 0;
 345              		.loc 1 481 5 is_stmt 1 view .LVU120
 346              		.loc 1 481 59 is_stmt 0 view .LVU121
 347 0162 0026     		movs	r6, #0
 348              	.LVL22:
 349              		.loc 1 481 59 view .LVU122
 350 0164 2E61     		str	r6, [r5, #16]
 482:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 483:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Prepare transactions.  */
 484:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     _ux_hcd_stm32_request_trans_prepare(hcd_stm32, ed, transfer_request);
 351              		.loc 1 484 5 is_stmt 1 view .LVU123
 352 0166 2A46     		mov	r2, r5
 353 0168 2146     		mov	r1, r4
 354 016a 3846     		mov	r0, r7
 355 016c FFF7FEFF 		bl	_ux_hcd_stm32_request_trans_prepare
 356              	.LVL23:
 485:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 486:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Submit the transfer request.  */
 487:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 357              		.loc 1 487 5 view .LVU124
 488:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 ed -> ux_stm32_ed_dir,
 489:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 EP_TYPE_CTRL, USBH_PID_DATA,
 490:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 ed -> ux_stm32_ed_data,
 358              		.loc 1 490 36 is_stmt 0 view .LVU125
 359 0170 2069     		ldr	r0, [r4, #16]
 491:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 ed -> ux_stm32_ed_packet_length, 0);
 360              		.loc 1 491 36 view .LVU126
 361 0172 A369     		ldr	r3, [r4, #24]
 487:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 ed -> ux_stm32_ed_dir,
 362              		.loc 1 487 5 view .LVU127
 363 0174 94F82A20 		ldrb	r2, [r4, #42]	@ zero_extendqisi2
 364 0178 94F82910 		ldrb	r1, [r4, #41]	@ zero_extendqisi2
 365 017c 0396     		str	r6, [sp, #12]
 366 017e 9BB2     		uxth	r3, r3
 367 0180 0293     		str	r3, [sp, #8]
 368 0182 0190     		str	r0, [sp, #4]
 369 0184 0123     		movs	r3, #1
 370 0186 0093     		str	r3, [sp]
 371 0188 3346     		mov	r3, r6
 372 018a B86C     		ldr	r0, [r7, #72]
 373 018c FFF7FEFF 		bl	HAL_HCD_HC_SubmitRequest
 374              	.LVL24:
 487:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                 ed -> ux_stm32_ed_dir,
 375              		.loc 1 487 5 view .LVU128
 376              	.LBE13:
 377              	.LBE15:
 282:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 378              		.loc 1 282 9 is_stmt 1 view .LVU129
 282:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 379              		.loc 1 282 19 is_stmt 0 view .LVU130
 380 0190 4FF47A71 		mov	r1, #1000
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 17


 381 0194 4046     		mov	r0, r8
 382 0196 FFF7FEFF 		bl	_ux_utility_semaphore_get
 383              	.LVL25:
 285:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 384              		.loc 1 285 9 is_stmt 1 view .LVU131
 285:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 385              		.loc 1 285 12 is_stmt 0 view .LVU132
 386 019a 0028     		cmp	r0, #0
 387 019c 45D1     		bne	.L22
 302:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 388              		.loc 1 302 9 is_stmt 1 view .LVU133
 302:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 389              		.loc 1 302 30 is_stmt 0 view .LVU134
 390 019e 686B     		ldr	r0, [r5, #52]
 391              	.LVL26:
 302:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****         {
 392              		.loc 1 302 12 view .LVU135
 393 01a0 0028     		cmp	r0, #0
 394 01a2 3FD1     		bne	.L1
 395              	.L8:
 311:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 396              		.loc 1 311 5 is_stmt 1 view .LVU136
 397              	.LVL27:
 398              	.LBB16:
 399              	.LBI16:
 492:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** }
 493:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 494:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** static inline VOID _ux_hcd_stm32_request_control_status(UX_HCD_STM32 *hcd_stm32,
 400              		.loc 1 494 20 view .LVU137
 401              	.LBB17:
 495:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     UX_HCD_STM32_ED *ed, UX_ENDPOINT *endpoint, UX_TRANSFER *transfer_request)
 496:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** {
 497:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 498:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Setup status phase direction.  */
 499:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_dir = !ed -> ux_stm32_ed_dir;
 402              		.loc 1 499 5 view .LVU138
 403              		.loc 1 499 33 is_stmt 0 view .LVU139
 404 01a4 94F82A20 		ldrb	r2, [r4, #42]	@ zero_extendqisi2
 405              		.loc 1 499 29 view .LVU140
 406 01a8 B2FA82F2 		clz	r2, r2
 407 01ac 5209     		lsrs	r2, r2, #5
 408              		.loc 1 499 27 view .LVU141
 409 01ae 84F82A20 		strb	r2, [r4, #42]
 500:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 410              		.loc 1 500 5 is_stmt 1 view .LVU142
 411 01b2 B86C     		ldr	r0, [r7, #72]
 412 01b4 94F82910 		ldrb	r1, [r4, #41]	@ zero_extendqisi2
 413 01b8 02B1     		cbz	r2, .L14
 414 01ba 8022     		movs	r2, #128
 415              	.L14:
 501:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                 ed -> ux_stm32_ed_channel,
 502:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                 ed -> ux_stm32_ed_dir ? 0x80 : 0,
 503:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                 endpoint -> ux_endpoint_device -> ux_device_address,
 416              		.loc 1 503 26 is_stmt 0 view .LVU143
 417 01bc D9F82C30 		ldr	r3, [r9, #44]
 500:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 418              		.loc 1 500 5 view .LVU144
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 18


 419 01c0 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 420 01c2 B9F81C60 		ldrh	r6, [r9, #28]
 421 01c6 0296     		str	r6, [sp, #8]
 422 01c8 0026     		movs	r6, #0
 423 01ca 0196     		str	r6, [sp, #4]
 424 01cc 94F82BC0 		ldrb	ip, [r4, #43]	@ zero_extendqisi2
 425 01d0 CDF800C0 		str	ip, [sp]
 426 01d4 FFF7FEFF 		bl	HAL_HCD_HC_Init
 427              	.LVL28:
 504:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                 ed -> ux_stm32_ed_speed,
 505:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                 EP_TYPE_CTRL,
 506:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                 endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 507:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 508:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #if defined (USBH_HAL_HUB_SPLIT_SUPPORTED)
 509:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Check if device connected to hub  */
 510:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     if (endpoint->ux_endpoint_device->ux_device_parent != NULL)
 511:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 512:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****       HAL_HCD_HC_SetHubInfo(hcd_stm32->hcd_handle, ed->ux_stm32_ed_channel,
 513:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                             endpoint->ux_endpoint_device->ux_device_parent->ux_device_address,
 514:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                             endpoint->ux_endpoint_device->ux_device_port_location);
 515:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     }
 516:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* USBH_HAL_HUB_SPLIT_SUPPORTED */
 517:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 518:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Save the pending transfer in the ED.  */
 519:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_transfer_request = transfer_request;
 428              		.loc 1 519 5 is_stmt 1 view .LVU145
 429              		.loc 1 519 40 is_stmt 0 view .LVU146
 430 01d8 A560     		str	r5, [r4, #8]
 520:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 521:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Set the transfer to pending.  */
 522:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 431              		.loc 1 522 5 is_stmt 1 view .LVU147
 432              		.loc 1 522 61 is_stmt 0 view .LVU148
 433 01da 0123     		movs	r3, #1
 434 01dc 6B63     		str	r3, [r5, #52]
 523:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 524:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Save the original transfer parameter.  */
 525:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_saved_length = (USHORT)
 435              		.loc 1 525 5 is_stmt 1 view .LVU149
 436              		.loc 1 525 38 is_stmt 0 view .LVU150
 437 01de AB89     		ldrh	r3, [r5, #12]
 438              		.loc 1 525 36 view .LVU151
 439 01e0 A382     		strh	r3, [r4, #20]	@ movhi
 526:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     transfer_request -> ux_transfer_request_requested_length;
 527:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_requested_length = 0;
 440              		.loc 1 527 5 is_stmt 1 view .LVU152
 441              		.loc 1 527 62 is_stmt 0 view .LVU153
 442 01e2 EE60     		str	r6, [r5, #12]
 528:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 529:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_saved_actual_length = (USHORT)
 443              		.loc 1 529 5 is_stmt 1 view .LVU154
 444              		.loc 1 529 45 is_stmt 0 view .LVU155
 445 01e4 2B8A     		ldrh	r3, [r5, #16]
 446              		.loc 1 529 43 view .LVU156
 447 01e6 E382     		strh	r3, [r4, #22]	@ movhi
 530:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                     transfer_request -> ux_transfer_request_actual_length;
 531:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_actual_length = 0;
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 19


 448              		.loc 1 531 5 is_stmt 1 view .LVU157
 449              		.loc 1 531 59 is_stmt 0 view .LVU158
 450 01e8 2E61     		str	r6, [r5, #16]
 532:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 533:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Reset the packet length.  */
 534:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_packet_length = 0;
 451              		.loc 1 534 5 is_stmt 1 view .LVU159
 452              		.loc 1 534 37 is_stmt 0 view .LVU160
 453 01ea A661     		str	r6, [r4, #24]
 535:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 536:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Set the current status to data OUT.  */
 537:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     ed -> ux_stm32_ed_status = ed -> ux_stm32_ed_dir ?
 454              		.loc 1 537 5 is_stmt 1 view .LVU161
 455              		.loc 1 537 35 is_stmt 0 view .LVU162
 456 01ec 94F82A20 		ldrb	r2, [r4, #42]	@ zero_extendqisi2
 457              		.loc 1 537 30 view .LVU163
 458 01f0 0AB3     		cbz	r2, .L18
 459 01f2 0623     		movs	r3, #6
 460              	.L15:
 461 01f4 84F82830 		strb	r3, [r4, #40]
 538:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                     UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN :
 539:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                     UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT;
 540:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 541:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     /* Submit the request for status phase.  */
 542:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 462              		.loc 1 542 5 is_stmt 1 view .LVU164
 463 01f8 94F82910 		ldrb	r1, [r4, #41]	@ zero_extendqisi2
 464 01fc 0023     		movs	r3, #0
 465 01fe 0393     		str	r3, [sp, #12]
 466 0200 0293     		str	r3, [sp, #8]
 467 0202 0193     		str	r3, [sp, #4]
 468 0204 0120     		movs	r0, #1
 469 0206 0090     		str	r0, [sp]
 470 0208 B86C     		ldr	r0, [r7, #72]
 471 020a FFF7FEFF 		bl	HAL_HCD_HC_SubmitRequest
 472              	.LVL29:
 473              		.loc 1 542 5 is_stmt 0 view .LVU165
 474              	.LBE17:
 475              	.LBE16:
 314:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 476              		.loc 1 314 5 is_stmt 1 view .LVU166
 314:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 477              		.loc 1 314 15 is_stmt 0 view .LVU167
 478 020e 4FF47A71 		mov	r1, #1000
 479 0212 4046     		mov	r0, r8
 480 0214 FFF7FEFF 		bl	_ux_utility_semaphore_get
 481              	.LVL30:
 317:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_actual_length    = ed -> ux_stm32_ed_saved_actual_lengt
 482              		.loc 1 317 5 is_stmt 1 view .LVU168
 317:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_actual_length    = ed -> ux_stm32_ed_saved_actual_lengt
 483              		.loc 1 317 67 is_stmt 0 view .LVU169
 484 0218 A38A     		ldrh	r3, [r4, #20]
 317:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     transfer_request -> ux_transfer_request_actual_length    = ed -> ux_stm32_ed_saved_actual_lengt
 485              		.loc 1 317 62 view .LVU170
 486 021a EB60     		str	r3, [r5, #12]
 318:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 487              		.loc 1 318 5 is_stmt 1 view .LVU171
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 20


 318:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 488              		.loc 1 318 67 is_stmt 0 view .LVU172
 489 021c E38A     		ldrh	r3, [r4, #22]
 318:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 490              		.loc 1 318 62 view .LVU173
 491 021e 2B61     		str	r3, [r5, #16]
 321:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 492              		.loc 1 321 5 is_stmt 1 view .LVU174
 321:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****     {
 493              		.loc 1 321 8 is_stmt 0 view .LVU175
 494 0220 58B9     		cbnz	r0, .L23
 495              	.LVL31:
 496              	.L16:
 336:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* defined(UX_HOST_STANDALONE) */
 497              		.loc 1 336 5 is_stmt 1 view .LVU176
 336:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** #endif /* defined(UX_HOST_STANDALONE) */
 498              		.loc 1 336 29 is_stmt 0 view .LVU177
 499 0222 686B     		ldr	r0, [r5, #52]
 500              	.L1:
 338:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 501              		.loc 1 338 1 view .LVU178
 502 0224 05B0     		add	sp, sp, #20
 503              	.LCFI2:
 504              		.cfi_remember_state
 505              		.cfi_def_cfa_offset 28
 506              		@ sp needed
 507 0226 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 508              	.LVL32:
 509              	.L22:
 510              	.LCFI3:
 511              		.cfi_restore_state
 289:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 512              		.loc 1 289 13 is_stmt 1 view .LVU179
 513 022a 2846     		mov	r0, r5
 514              	.LVL33:
 289:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 515              		.loc 1 289 13 is_stmt 0 view .LVU180
 516 022c FFF7FEFF 		bl	_ux_host_stack_transfer_request_abort
 517              	.LVL34:
 292:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 518              		.loc 1 292 13 is_stmt 1 view .LVU181
 292:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 519              		.loc 1 292 69 is_stmt 0 view .LVU182
 520 0230 5C20     		movs	r0, #92
 521 0232 6863     		str	r0, [r5, #52]
 297:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 522              		.loc 1 297 13 is_stmt 1 view .LVU183
 297:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 523              		.loc 1 297 19 is_stmt 0 view .LVU184
 524 0234 F6E7     		b	.L1
 525              	.LVL35:
 526              	.L18:
 527              	.LBB19:
 528              	.LBB18:
 537:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                     UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN :
 529              		.loc 1 537 30 view .LVU185
 530 0236 0723     		movs	r3, #7
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 21


 531 0238 DCE7     		b	.L15
 532              	.LVL36:
 533              	.L23:
 537:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c ****                                     UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN :
 534              		.loc 1 537 30 view .LVU186
 535              	.LBE18:
 536              	.LBE19:
 325:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 537              		.loc 1 325 9 is_stmt 1 view .LVU187
 538 023a 2846     		mov	r0, r5
 539              	.LVL37:
 325:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 540              		.loc 1 325 9 is_stmt 0 view .LVU188
 541 023c FFF7FEFF 		bl	_ux_host_stack_transfer_request_abort
 542              	.LVL38:
 328:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 543              		.loc 1 328 9 is_stmt 1 view .LVU189
 328:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 544              		.loc 1 328 65 is_stmt 0 view .LVU190
 545 0240 5C23     		movs	r3, #92
 546 0242 6B63     		str	r3, [r5, #52]
 547 0244 EDE7     		b	.L16
 548              	.L17:
 242:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_request_control_transfer.c **** 
 549              		.loc 1 242 15 view .LVU191
 550 0246 1220     		movs	r0, #18
 551 0248 ECE7     		b	.L1
 552              		.cfi_endproc
 553              	.LFE143:
 555              		.text
 556              	.Letext0:
 557              		.file 2 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 558              		.file 3 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 559              		.file 4 "Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
 560              		.file 5 "Middlewares/ST/threadx/common/inc/tx_api.h"
 561              		.file 6 "Middlewares/ST/usbx/common/core/inc/ux_api.h"
 562              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 563              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 564              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 565              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_hcd.h"
 566              		.file 11 "Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32.h"
 567              		.file 12 "Middlewares/ST/usbx/common/core/inc/ux_utility.h"
 568              		.file 13 "Middlewares/ST/usbx/common/core/inc/ux_host_stack.h"
ARM GAS  C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 ux_hcd_stm32_request_control_transfer.c
C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s:20     .text._ux_hcd_stm32_request_control_transfer:00000000 $t
C:\Users\HP\AppData\Local\Temp\cc31n5Yx.s:26     .text._ux_hcd_stm32_request_control_transfer:00000000 _ux_hcd_stm32_request_control_transfer

UNDEFINED SYMBOLS
_ux_utility_memory_allocate
_ux_utility_short_put
HAL_HCD_HC_Init
HAL_HCD_HC_SubmitRequest
_ux_utility_semaphore_get
_ux_utility_memory_free
_ux_host_stack_transfer_request_abort
_ux_hcd_stm32_request_trans_prepare
