 
****************************************
Report : qor
Design : aes
Version: W-2024.09-SP2
Date   : Tue May  6 09:22:46 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          3.16
  Critical Path Slack:           6.54
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.10
  Total Hold Violation:         -0.20
  No. of Hold Violations:        6.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       1152
  Leaf Cell Count:               3548
  Buf/Inv Cell Count:             251
  Buf Cell Count:                 109
  Inv Cell Count:                 142
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2878
  Sequential Cell Count:          670
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9140.543140
  Noncombinational Area:  4767.741523
  Buf/Inv Area:            461.525519
  Total Buffer Area:           223.65
  Total Inverter Area:         237.88
  Macro/Black Box Area:      0.000000
  Net Area:               4903.252872
  Net XLength        :       66102.77
  Net YLength        :       71870.15
  -----------------------------------
  Cell Area:             13908.284663
  Design Area:           18811.537535
  Net Length        :       137972.91


  Design Rules
  -----------------------------------
  Total Number of Nets:          3853
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.90
  -----------------------------------------
  Overall Compile Time:                1.04
  Overall Compile Wall Clock Time:     1.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.10  TNS: 0.20  Number of Violating Paths: 6

  --------------------------------------------------------------------


1
