

================================================================
== Vivado HLS Report for 'present'
================================================================
* Date:           Sun Oct  4 15:11:56 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        present_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_present_rounds_fu_80  |present_rounds  |   62|   62|   62|   62|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|      -|     392|    747|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|     586|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      0|     978|    938|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+-----+-----+
    |         Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------+---------+-------+-----+-----+
    |grp_present_rounds_fu_80  |present_rounds  |       16|      0|  392|  747|
    +--------------------------+----------------+---------+-------+-----+-----+
    |Total                     |                |       16|      0|  392|  747|
    +--------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |stateIn_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stateIn_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stateIn_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stateIn_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stateOut_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stateOut_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stateOut_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stateOut_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stateIn_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stateIn_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stateOut_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stateOut_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state4                   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          17|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |stateIn_TDATA_blk_n         |   9|          2|    1|          2|
    |stateIn_data_V_0_data_out   |   9|          2|  144|        288|
    |stateIn_data_V_0_state      |  15|          3|    2|          6|
    |stateIn_last_V_0_data_out   |   9|          2|    1|          2|
    |stateIn_last_V_0_state      |  15|          3|    2|          6|
    |stateOut_TDATA_blk_n        |   9|          2|    1|          2|
    |stateOut_data_V_1_data_out  |   9|          2|   64|        128|
    |stateOut_data_V_1_state     |  15|          3|    2|          6|
    |stateOut_last_V_1_data_out  |   9|          2|    1|          2|
    |stateOut_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 141|         29|  221|        453|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    4|   0|    4|          0|
    |grp_present_rounds_fu_80_ap_start_reg  |    1|   0|    1|          0|
    |p_Result_s_reg_126                     |   64|   0|   64|          0|
    |stateIn_data_V_0_payload_A             |  144|   0|  144|          0|
    |stateIn_data_V_0_payload_B             |  144|   0|  144|          0|
    |stateIn_data_V_0_sel_rd                |    1|   0|    1|          0|
    |stateIn_data_V_0_sel_wr                |    1|   0|    1|          0|
    |stateIn_data_V_0_state                 |    2|   0|    2|          0|
    |stateIn_last_V_0_payload_A             |    1|   0|    1|          0|
    |stateIn_last_V_0_payload_B             |    1|   0|    1|          0|
    |stateIn_last_V_0_sel_rd                |    1|   0|    1|          0|
    |stateIn_last_V_0_sel_wr                |    1|   0|    1|          0|
    |stateIn_last_V_0_state                 |    2|   0|    2|          0|
    |stateIn_last_V_tmp_reg_121             |    1|   0|    1|          0|
    |stateOut_data_V_1_payload_A            |   64|   0|   64|          0|
    |stateOut_data_V_1_payload_B            |   64|   0|   64|          0|
    |stateOut_data_V_1_sel_rd               |    1|   0|    1|          0|
    |stateOut_data_V_1_sel_wr               |    1|   0|    1|          0|
    |stateOut_data_V_1_state                |    2|   0|    2|          0|
    |stateOut_last_V_1_payload_A            |    1|   0|    1|          0|
    |stateOut_last_V_1_payload_B            |    1|   0|    1|          0|
    |stateOut_last_V_1_sel_rd               |    1|   0|    1|          0|
    |stateOut_last_V_1_sel_wr               |    1|   0|    1|          0|
    |stateOut_last_V_1_state                |    2|   0|    2|          0|
    |tmp_82_reg_131                         |   80|   0|   80|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  586|   0|  586|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     present     | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |     present     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     present     | return value |
|ap_done          | out |    1| ap_ctrl_hs |     present     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     present     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     present     | return value |
|stateIn_TDATA    |  in |  144|    axis    |  stateIn_data_V |    pointer   |
|stateIn_TVALID   |  in |    1|    axis    |  stateIn_last_V |    pointer   |
|stateIn_TREADY   | out |    1|    axis    |  stateIn_last_V |    pointer   |
|stateIn_TLAST    |  in |    1|    axis    |  stateIn_last_V |    pointer   |
|stateOut_TDATA   | out |   64|    axis    | stateOut_data_V |    pointer   |
|stateOut_TVALID  | out |    1|    axis    | stateOut_last_V |    pointer   |
|stateOut_TREADY  |  in |    1|    axis    | stateOut_last_V |    pointer   |
|stateOut_TLAST   | out |    1|    axis    | stateOut_last_V |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%empty = call { i144, i1 } @_ssdm_op_Read.axis.volatile.i144P.i1P(i144* %stateIn_data_V, i1* %stateIn_last_V)"   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%empty = call { i144, i1 } @_ssdm_op_Read.axis.volatile.i144P.i1P(i144* %stateIn_data_V, i1* %stateIn_last_V)"   --->   Operation 6 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i144, i1 } %empty, 0"   --->   Operation 7 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%stateIn_last_V_tmp = extractvalue { i144, i1 } %empty, 1"   --->   Operation 8 'extractvalue' 'stateIn_last_V_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i144.i32.i32(i144 %tmp_data_V, i32 80, i32 143)" [present_hls/src/present.cpp:13]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i144 %tmp_data_V to i80" [present_hls/src/present.cpp:13]   --->   Operation 10 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.99ns)   --->   "%cipher_V = call fastcc i64 @present_rounds(i64 %p_Result_s, i80 %tmp_82)" [present_hls/src/present.cpp:13]   --->   Operation 11 'call' 'cipher_V' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 12 [1/2] (0.99ns)   --->   "%cipher_V = call fastcc i64 @present_rounds(i64 %p_Result_s, i80 %tmp_82)" [present_hls/src/present.cpp:13]   --->   Operation 12 'call' 'cipher_V' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %stateOut_data_V, i1* %stateOut_last_V, i64 %cipher_V, i1 %stateIn_last_V_tmp)" [present_hls/src/present.cpp:13]   --->   Operation 13 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %stateIn_data_V), !map !124"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stateIn_last_V), !map !130"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stateOut_data_V), !map !134"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stateOut_last_V), !map !140"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @present_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stateOut_data_V, i1* %stateOut_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 256, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [present_hls/src/present.cpp:8]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %stateIn_data_V, i1* %stateIn_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 512, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [present_hls/src/present.cpp:9]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [present_hls/src/present.cpp:10]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [present_hls/src/present.cpp:15]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str7) nounwind" [present_hls/src/present.cpp:16]   --->   Operation 23 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %stateOut_data_V, i1* %stateOut_last_V, i64 %cipher_V, i1 %stateIn_last_V_tmp)" [present_hls/src/present.cpp:13]   --->   Operation 24 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp)" [present_hls/src/present.cpp:19]   --->   Operation 25 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [present_hls/src/present.cpp:20]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stateIn_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stateIn_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stateOut_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stateOut_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbox_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sbox_pmt_3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
Port [ sbox_pmt_2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
Port [ sbox_pmt_1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
Port [ sbox_pmt_0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (read           ) [ 00000]
tmp_data_V         (extractvalue   ) [ 00000]
stateIn_last_V_tmp (extractvalue   ) [ 00011]
p_Result_s         (partselect     ) [ 00010]
tmp_82             (trunc          ) [ 00010]
cipher_V           (call           ) [ 00001]
StgValue_14        (specbitsmap    ) [ 00000]
StgValue_15        (specbitsmap    ) [ 00000]
StgValue_16        (specbitsmap    ) [ 00000]
StgValue_17        (specbitsmap    ) [ 00000]
StgValue_18        (spectopmodule  ) [ 00000]
StgValue_19        (specinterface  ) [ 00000]
StgValue_20        (specinterface  ) [ 00000]
StgValue_21        (specinterface  ) [ 00000]
tmp                (specregionbegin) [ 00000]
StgValue_23        (specprotocol   ) [ 00000]
StgValue_24        (write          ) [ 00000]
empty_17           (specregionend  ) [ 00000]
StgValue_26        (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stateIn_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateIn_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stateIn_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateIn_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stateOut_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateOut_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stateOut_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateOut_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sbox_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sbox_pmt_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_pmt_3_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sbox_pmt_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_pmt_2_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sbox_pmt_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_pmt_1_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sbox_pmt_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_pmt_0_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i144P.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="present_rounds"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="present_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="145" slack="0"/>
<pin id="64" dir="0" index="1" bw="144" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="145" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="0" index="3" bw="64" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="1"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_13/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_present_rounds_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="80" slack="0"/>
<pin id="84" dir="0" index="3" bw="8" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="0"/>
<pin id="86" dir="0" index="5" bw="8" slack="0"/>
<pin id="87" dir="0" index="6" bw="8" slack="0"/>
<pin id="88" dir="0" index="7" bw="8" slack="0"/>
<pin id="89" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cipher_V/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_data_V_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="145" slack="0"/>
<pin id="99" dir="1" index="1" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="stateIn_last_V_tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="145" slack="0"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stateIn_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_Result_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="144" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="0" index="3" bw="9" slack="0"/>
<pin id="110" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_82_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="144" slack="0"/>
<pin id="118" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="stateIn_last_V_tmp_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stateIn_last_V_tmp "/>
</bind>
</comp>

<comp id="126" class="1005" name="p_Result_s_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_82_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="80" slack="1"/>
<pin id="133" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="136" class="1005" name="cipher_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cipher_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="90"><net_src comp="80" pin="8"/><net_sink comp="70" pin=3"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="100"><net_src comp="62" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="62" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="97" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="115"><net_src comp="105" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="119"><net_src comp="97" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="124"><net_src comp="101" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="129"><net_src comp="105" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="134"><net_src comp="116" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="139"><net_src comp="80" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="70" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stateOut_data_V | {4 }
	Port: stateOut_last_V | {4 }
 - Input state : 
	Port: present : stateIn_data_V | {1 }
	Port: present : stateIn_last_V | {1 }
	Port: present : sbox_V | {2 3 }
	Port: present : sbox_pmt_3_V | {2 3 }
	Port: present : sbox_pmt_2_V | {2 3 }
	Port: present : sbox_pmt_1_V | {2 3 }
	Port: present : sbox_pmt_0_V | {2 3 }
  - Chain level:
	State 1
	State 2
		p_Result_s : 1
		tmp_82 : 1
		cipher_V : 2
	State 3
		StgValue_13 : 1
	State 4
		empty_17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |  grp_present_rounds_fu_80 | 61.3965 |   1124  |   879   |
|----------|---------------------------|---------|---------|---------|
|   read   |       grp_read_fu_62      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_70      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|      tmp_data_V_fu_97     |    0    |    0    |    0    |
|          | stateIn_last_V_tmp_fu_101 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|     p_Result_s_fu_105     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       tmp_82_fu_116       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           | 61.3965 |   1124  |   879   |
|----------|---------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|   sbox_V   |    0   |    8   |    2   |
|sbox_pmt_0_V|    4   |    0   |    0   |
|sbox_pmt_1_V|    4   |    0   |    0   |
|sbox_pmt_2_V|    4   |    0   |    0   |
|sbox_pmt_3_V|    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   16   |    8   |    2   |
+------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     cipher_V_reg_136     |   64   |
|    p_Result_s_reg_126    |   64   |
|stateIn_last_V_tmp_reg_121|    1   |
|      tmp_82_reg_131      |   80   |
+--------------------------+--------+
|           Total          |   209  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_70     |  p3  |   2  |  64  |   128  ||    9    |
| grp_present_rounds_fu_80 |  p1  |   2  |  64  |   128  ||    9    |
| grp_present_rounds_fu_80 |  p2  |   2  |  80  |   160  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   416  ||  5.307  ||    27   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   61   |  1124  |   879  |
|   Memory  |   16   |    -   |    8   |    2   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   66   |  1341  |   908  |
+-----------+--------+--------+--------+--------+
