

================================================================
== Vitis HLS Report for 'trisolv'
================================================================
* Date:           Tue May  6 11:33:25 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        trisolv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1201|    21481|  6.005 us|  0.107 ms|  1202|  21482|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |     1200|    21480|  30 ~ 537|          -|          -|    40|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:3]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %L"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 39 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 40 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp_eq  i6 %i_1, i6 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 42 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln10 = add i6 %i_1, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 44 'add' 'add_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_12_2.split, void %for.end24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 45 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 46 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i64 0, i64 %zext_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 47 'getelementptr' 'b_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.71ns)   --->   "%b_load = load i6 %b_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 48 'load' 'b_load' <Predicate = (!icmp_ln10)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 %add_ln10, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 49 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:16]   --->   Operation 50 'ret' 'ret_ln16' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 51 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_1, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i_1, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i9 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 54 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "%add_ln13 = add i11 %tmp, i11 %zext_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 55 'add' 'add_ln13' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.73ns)   --->   "%add_ln14 = add i11 %add_ln13, i11 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 56 'add' 'add_ln14' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (0.71ns)   --->   "%b_load = load i6 %b_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 57 'load' 'b_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %b_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 58 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.38ns)   --->   "%call_ln11 = call void @trisolv_Pipeline_VITIS_LOOP_12_2, i64 %b_load, i64 %bitcast_ln11, i64 %x, i6 %i_1, i6 %i_1, i11 %add_ln13, i64 %L, i64 %p_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 59 'call' 'call_ln11' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.61>
ST_4 : Operation 60 [1/2] (0.61ns)   --->   "%call_ln11 = call void @trisolv_Pipeline_VITIS_LOOP_12_2, i64 %b_load, i64 %bitcast_ln11, i64 %x, i6 %i_1, i6 %i_1, i11 %add_ln13, i64 %L, i64 %p_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 60 'call' 'call_ln11' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 61 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%L_addr = getelementptr i64 %L, i64 0, i64 %zext_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 62 'getelementptr' 'L_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.64ns)   --->   "%L_load = load i11 %L_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 63 'load' 'L_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 64 [1/2] (1.64ns)   --->   "%L_load = load i11 %L_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 64 'load' 'L_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 65 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %L_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 66 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [22/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 67 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 68 [21/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 68 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 69 [20/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 69 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 70 [19/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 70 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 71 [18/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 71 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 72 [17/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 72 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 73 [16/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 73 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 74 [15/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 74 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 75 [14/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 75 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 76 [13/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 76 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 77 [12/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 77 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.31>
ST_18 : Operation 78 [11/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 78 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 79 [10/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 79 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 80 [9/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 80 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 81 [8/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 81 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 82 [7/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 82 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 83 [6/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 83 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 84 [5/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 84 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 85 [4/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 85 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 86 [3/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 86 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 87 [2/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 87 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.31>
ST_28 : Operation 88 [1/22] (3.31ns)   --->   "%div = ddiv i64 %p_loc_load, i64 %bitcast_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 88 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 0.71>
ST_29 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:8]   --->   Operation 89 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i64 %x, i64 0, i64 %zext_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 90 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %div" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 91 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 92 [1/1] (0.71ns)   --->   "%store_ln14 = store i64 %bitcast_ln14_1, i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14]   --->   Operation 92 'store' 'store_ln14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_29 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10]   --->   Operation 93 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10) of constant 0 on local variable 'i' [13]  (0.387 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10) [19]  (0.706 ns)
	'store' operation ('store_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10) of variable 'add_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:10 on local variable 'i' [43]  (0.387 ns)

 <State 3>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13) [27]  (0.735 ns)
	'add' operation ('add_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [28]  (0.735 ns)

 <State 4>: 0.619ns
The critical path consists of the following:
	'call' operation ('call_ln11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11) to 'trisolv_Pipeline_VITIS_LOOP_12_2' [36]  (0.619 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('L_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [30]  (0 ns)
	'load' operation ('L_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) on array 'L' [38]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('L_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) on array 'L' [38]  (1.65 ns)

 <State 7>: 3.32ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [37]  (0 ns)
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 8>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 9>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 11>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 12>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 14>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 15>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 17>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 28>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) [40]  (3.32 ns)

 <State 29>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation ('x_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11) [35]  (0 ns)
	'store' operation ('store_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14) of variable 'bitcast_ln14_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:14 on array 'x' [42]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
