#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ac53c949a0 .scope module, "cpu" "cpu" 2 16;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_if";
    .port_info 3 /INPUT 32 "dmem_data_out";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "dmem_data_in";
    .port_info 6 /OUTPUT 32 "alu_result_ma";
    .port_info 7 /OUTPUT 2 "mem_write_ma";
    .port_info 8 /OUTPUT 2 "mem_read_ma";
v000001ac53d81a80_0 .net "alu_input1_ex", 31 0, L_000001ac53ddf140;  1 drivers
v000001ac53d81120_0 .net "alu_input2_ex", 31 0, L_000001ac53ddf1e0;  1 drivers
v000001ac53d811c0_0 .net "alu_op_ex", 4 0, v000001ac53d4c120_0;  1 drivers
v000001ac53d81260_0 .net "alu_result_ex", 31 0, v000001ac53d49000_0;  1 drivers
v000001ac53d80720_0 .net "alu_result_ma", 31 0, v000001ac53d4b3d0_0;  1 drivers
v000001ac53d80900_0 .net "alu_result_wb", 31 0, v000001ac53d4cc60_0;  1 drivers
v000001ac53d809a0_0 .net "aluop_id", 4 0, L_000001ac53ddf960;  1 drivers
v000001ac53d80a40_0 .net "branch_jump_ex", 2 0, v000001ac53d4c580_0;  1 drivers
L_000001ac53d87480 .delay 3 (20,20,20) L_000001ac53d87480/d;
L_000001ac53d87480/d .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ac53d81300_0 .net "branch_jump_id", 2 0, L_000001ac53d87480;  1 drivers
o000001ac53d516d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac53d813a0_0 .net "clk", 0 0, o000001ac53d516d8;  0 drivers
v000001ac53d81440_0 .net "dmem_data_in", 31 0, v000001ac53d4b5b0_0;  1 drivers
o000001ac53d52548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ac53d85cf0_0 .net "dmem_data_out", 31 0, o000001ac53d52548;  0 drivers
v000001ac53d86510_0 .net "dmem_out_wb", 31 0, v000001ac53d4c940_0;  1 drivers
v000001ac53d86010_0 .net "imm_ex", 31 0, v000001ac53d4dac0_0;  1 drivers
L_000001ac53d874c8 .delay 3 (20,20,20) L_000001ac53d874c8/d;
L_000001ac53d874c8/d .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ac53d865b0_0 .net "imm_sel_id", 2 0, L_000001ac53d874c8;  1 drivers
v000001ac53d86dd0_0 .net "instr_ex", 4 0, v000001ac53d4c8a0_0;  1 drivers
v000001ac53d85570_0 .net "instr_id", 31 0, v000001ac53d4d840_0;  1 drivers
o000001ac53d52398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ac53d856b0_0 .net "instr_if", 31 0, o000001ac53d52398;  0 drivers
v000001ac53d86790_0 .net "instr_ma", 4 0, v000001ac53d4b510_0;  1 drivers
v000001ac53d86290_0 .net "instr_wb", 4 0, v000001ac53d4aa70_0;  1 drivers
v000001ac53d85b10_0 .net "mem_read_ex", 1 0, v000001ac53d4c1c0_0;  1 drivers
L_000001ac53d87438 .delay 2 (20,20,20) L_000001ac53d87438/d;
L_000001ac53d87438/d .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac53d85bb0_0 .net "mem_read_id", 1 0, L_000001ac53d87438;  1 drivers
v000001ac53d85750_0 .net "mem_read_ma", 1 0, v000001ac53d4cd00_0;  1 drivers
v000001ac53d85930_0 .net "mem_write_ex", 1 0, v000001ac53d4c080_0;  1 drivers
L_000001ac53d873f0 .delay 2 (20,20,20) L_000001ac53d873f0/d;
L_000001ac53d873f0/d .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac53d85430_0 .net "mem_write_id", 1 0, L_000001ac53d873f0;  1 drivers
v000001ac53d85890_0 .net "mem_write_ma", 1 0, v000001ac53d4ca80_0;  1 drivers
v000001ac53d859d0_0 .net "op1_sel_ex", 0 0, v000001ac53d4d8e0_0;  1 drivers
L_000001ac53d87360 .delay 1 (30,30,30) L_000001ac53d87360/d;
L_000001ac53d87360/d .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ac53d860b0_0 .net "op1_sel_id", 0 0, L_000001ac53d87360;  1 drivers
v000001ac53d85c50_0 .net "op2_sel_ex", 0 0, v000001ac53d4c260_0;  1 drivers
L_000001ac53d873a8 .delay 1 (30,30,30) L_000001ac53d873a8/d;
L_000001ac53d873a8/d .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ac53d86150_0 .net "op2_sel_id", 0 0, L_000001ac53d873a8;  1 drivers
v000001ac53d86650_0 .net "pc_ex", 31 0, v000001ac53d4c760_0;  1 drivers
v000001ac53d852f0_0 .net "pc_id", 31 0, v000001ac53d4dc00_0;  1 drivers
v000001ac53d85ed0_0 .net "pc_initial_if", 31 0, L_000001ac53de3400;  1 drivers
v000001ac53d85d90_0 .net "pc_ma", 31 0, v000001ac53d4d5c0_0;  1 drivers
v000001ac53d85e30_0 .net "pc_out", 31 0, v000001ac53d80c20_0;  1 drivers
v000001ac53d86d30_0 .net "pc_plus_4_if", 31 0, L_000001ac53d86b50;  1 drivers
v000001ac53d86330_0 .net "pc_plus_4_ma", 31 0, L_000001ac53ddf8c0;  1 drivers
v000001ac53d85390_0 .net "pc_plus_4_wb", 31 0, v000001ac53d80ae0_0;  1 drivers
v000001ac53d86fb0_0 .net "reg_write_data_wb", 31 0, L_000001ac53ddfa00;  1 drivers
v000001ac53d86f10_0 .net "reg_write_enable_ex", 0 0, v000001ac53d4dd40_0;  1 drivers
L_000001ac53d87318 .delay 1 (30,30,30) L_000001ac53d87318/d;
L_000001ac53d87318/d .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ac53d868d0_0 .net "reg_write_enable_id", 0 0, L_000001ac53d87318;  1 drivers
v000001ac53d86970_0 .net "reg_write_enable_ma", 0 0, v000001ac53d4d200_0;  1 drivers
v000001ac53d854d0_0 .net "reg_write_enable_wb", 0 0, v000001ac53d81580_0;  1 drivers
v000001ac53d863d0_0 .net "reg_write_select_ex", 1 0, v000001ac53d4d700_0;  1 drivers
L_000001ac53d87510 .delay 2 (20,20,20) L_000001ac53d87510/d;
L_000001ac53d87510/d .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ac53d857f0_0 .net "reg_write_select_id", 1 0, L_000001ac53d87510;  1 drivers
v000001ac53d85f70_0 .net "reg_write_select_ma", 1 0, v000001ac53d4ce40_0;  1 drivers
v000001ac53d85610_0 .net "reg_write_select_wb", 1 0, v000001ac53d802c0_0;  1 drivers
o000001ac53d519a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac53d86a10_0 .net "reset", 0 0, o000001ac53d519a8;  0 drivers
v000001ac53d861f0_0 .net "rs_data_ex", 31 0, v000001ac53d4d660_0;  1 drivers
v000001ac53d85a70_0 .net "rs_data_id", 31 0, L_000001ac53ce0af0;  1 drivers
v000001ac53d86470_0 .net "rt_data_ex", 31 0, v000001ac53d4c300_0;  1 drivers
v000001ac53d866f0_0 .net "rt_data_id", 31 0, L_000001ac53ce0c40;  1 drivers
L_000001ac53ddf280 .part v000001ac53d4d840_0, 15, 5;
L_000001ac53ddfbe0 .part v000001ac53d4d840_0, 20, 5;
L_000001ac53de02c0 .part v000001ac53d4d840_0, 0, 7;
L_000001ac53de0360 .part v000001ac53d4d840_0, 12, 3;
L_000001ac53de0720 .part v000001ac53d4d840_0, 25, 7;
L_000001ac53de0ea0 .part v000001ac53d4d840_0, 7, 5;
S_000001ac53c97a40 .scope module, "alu" "alu" 2 198, 3 5 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_000001ac53ce1810/d .functor XOR 32, L_000001ac53ddf140, L_000001ac53ddf1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac53ce1810 .delay 32 (20,20,20) L_000001ac53ce1810/d;
L_000001ac53ce0cb0/d .functor OR 32, L_000001ac53ddf140, L_000001ac53ddf1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac53ce0cb0 .delay 32 (20,20,20) L_000001ac53ce0cb0/d;
L_000001ac53ca0290/d .functor AND 32, L_000001ac53ddf140, L_000001ac53ddf1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac53ca0290 .delay 32 (20,20,20) L_000001ac53ca0290/d;
v000001ac53cfcae0_0 .net "DATA1", 31 0, L_000001ac53ddf140;  alias, 1 drivers
v000001ac53cfcb80_0 .net "DATA2", 31 0, L_000001ac53ddf1e0;  alias, 1 drivers
v000001ac53d49000_0 .var "RESULT", 31 0;
v000001ac53d49be0_0 .net "SELECT", 4 0, v000001ac53d4c120_0;  alias, 1 drivers
v000001ac53d49640_0 .net *"_ivl_1", 4 0, L_000001ac53de00e0;  1 drivers
v000001ac53d490a0_0 .net *"_ivl_20", 0 0, L_000001ac53ddf640;  1 drivers
L_000001ac53d875a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ac53d49d20_0 .net/2u *"_ivl_22", 31 0, L_000001ac53d875a0;  1 drivers
L_000001ac53d875e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d48e20_0 .net/2u *"_ivl_24", 31 0, L_000001ac53d875e8;  1 drivers
v000001ac53d48100_0 .net *"_ivl_28", 0 0, L_000001ac53ddf3c0;  1 drivers
L_000001ac53d87630 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ac53d49c80_0 .net/2u *"_ivl_30", 31 0, L_000001ac53d87630;  1 drivers
L_000001ac53d87678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d481a0_0 .net/2u *"_ivl_32", 31 0, L_000001ac53d87678;  1 drivers
L_000001ac53d87798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d48a60_0 .net/2u *"_ivl_46", 31 0, L_000001ac53d87798;  1 drivers
v000001ac53d496e0_0 .net *"_ivl_48", 0 0, L_000001ac53ddff00;  1 drivers
v000001ac53d49460_0 .net *"_ivl_5", 4 0, L_000001ac53de04a0;  1 drivers
L_000001ac53d877e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d48920_0 .net/2u *"_ivl_50", 31 0, L_000001ac53d877e0;  1 drivers
v000001ac53d48d80_0 .net *"_ivl_52", 31 0, L_000001ac53ddfd20;  1 drivers
L_000001ac53d87828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d48420_0 .net/2u *"_ivl_56", 31 0, L_000001ac53d87828;  1 drivers
v000001ac53d48b00_0 .net *"_ivl_58", 0 0, L_000001ac53ddfe60;  1 drivers
L_000001ac53d87870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d48c40_0 .net/2u *"_ivl_60", 31 0, L_000001ac53d87870;  1 drivers
v000001ac53d49500_0 .net *"_ivl_62", 31 0, L_000001ac53ddf6e0;  1 drivers
L_000001ac53d878b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d49780_0 .net/2u *"_ivl_66", 31 0, L_000001ac53d878b8;  1 drivers
v000001ac53d49dc0_0 .net *"_ivl_68", 0 0, L_000001ac53ddf820;  1 drivers
L_000001ac53d87900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d48380_0 .net/2u *"_ivl_70", 31 0, L_000001ac53d87900;  1 drivers
v000001ac53d49140_0 .net *"_ivl_72", 31 0, L_000001ac53de07c0;  1 drivers
L_000001ac53d87948 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d49320_0 .net/2u *"_ivl_76", 31 0, L_000001ac53d87948;  1 drivers
v000001ac53d48ec0_0 .net *"_ivl_78", 0 0, L_000001ac53de0900;  1 drivers
L_000001ac53d87990 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d484c0_0 .net/2u *"_ivl_80", 31 0, L_000001ac53d87990;  1 drivers
v000001ac53d48880_0 .net *"_ivl_82", 31 0, L_000001ac53de0ae0;  1 drivers
v000001ac53d49a00_0 .net *"_ivl_9", 4 0, L_000001ac53ddf5a0;  1 drivers
v000001ac53d493c0_0 .net "addData", 31 0, L_000001ac53de0680;  1 drivers
v000001ac53d48ba0_0 .net "andData", 31 0, L_000001ac53ca0290;  1 drivers
v000001ac53d49f00_0 .net "divData", 31 0, L_000001ac53de09a0;  1 drivers
v000001ac53d48740_0 .net "divuData", 31 0, L_000001ac53ddf780;  1 drivers
v000001ac53d48ce0_0 .net "mulData", 31 0, L_000001ac53de05e0;  1 drivers
L_000001ac53d876c0 .delay 32 (40,40,40) L_000001ac53d876c0/d;
L_000001ac53d876c0/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d49e60_0 .net "mulhData", 31 0, L_000001ac53d876c0;  1 drivers
L_000001ac53d87708 .delay 32 (40,40,40) L_000001ac53d87708/d;
L_000001ac53d87708/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d49b40_0 .net "mulhsuData", 31 0, L_000001ac53d87708;  1 drivers
L_000001ac53d87750 .delay 32 (40,40,40) L_000001ac53d87750/d;
L_000001ac53d87750/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d491e0_0 .net "mulhuData", 31 0, L_000001ac53d87750;  1 drivers
v000001ac53d48f60_0 .net "orData", 31 0, L_000001ac53ce0cb0;  1 drivers
v000001ac53d489c0_0 .net "remData", 31 0, L_000001ac53de0860;  1 drivers
v000001ac53d48060_0 .net "remuData", 31 0, L_000001ac53de0040;  1 drivers
v000001ac53d49820_0 .net "sllData", 31 0, L_000001ac53ddf320;  1 drivers
v000001ac53d49280_0 .net "sltData", 31 0, L_000001ac53ddffa0;  1 drivers
v000001ac53d486a0_0 .net "sltuData", 31 0, L_000001ac53ddf460;  1 drivers
v000001ac53d495a0_0 .net "sraData", 31 0, L_000001ac53de0540;  1 drivers
v000001ac53d498c0_0 .net "srlData", 31 0, L_000001ac53ddfdc0;  1 drivers
v000001ac53d49960_0 .net "subData", 31 0, L_000001ac53ddf500;  1 drivers
v000001ac53d48240_0 .net "xorData", 31 0, L_000001ac53ce1810;  1 drivers
E_000001ac53d18bd0/0 .event anyedge, v000001ac53d49be0_0, v000001ac53d493c0_0, v000001ac53d49960_0, v000001ac53d49820_0;
E_000001ac53d18bd0/1 .event anyedge, v000001ac53d49280_0, v000001ac53d486a0_0, v000001ac53d48240_0, v000001ac53d498c0_0;
E_000001ac53d18bd0/2 .event anyedge, v000001ac53d495a0_0, v000001ac53d48f60_0, v000001ac53d48ba0_0, v000001ac53d48ce0_0;
E_000001ac53d18bd0/3 .event anyedge, v000001ac53d49e60_0, v000001ac53d49b40_0, v000001ac53d491e0_0, v000001ac53d49f00_0;
E_000001ac53d18bd0/4 .event anyedge, v000001ac53d48740_0, v000001ac53d489c0_0, v000001ac53d48060_0;
E_000001ac53d18bd0 .event/or E_000001ac53d18bd0/0, E_000001ac53d18bd0/1, E_000001ac53d18bd0/2, E_000001ac53d18bd0/3, E_000001ac53d18bd0/4;
L_000001ac53de00e0 .part L_000001ac53ddf1e0, 0, 5;
L_000001ac53ddf320 .delay 32 (10,10,10) L_000001ac53ddf320/d;
L_000001ac53ddf320/d .shift/l 32, L_000001ac53ddf140, L_000001ac53de00e0;
L_000001ac53de04a0 .part L_000001ac53ddf1e0, 0, 5;
L_000001ac53ddfdc0 .delay 32 (10,10,10) L_000001ac53ddfdc0/d;
L_000001ac53ddfdc0/d .shift/r 32, L_000001ac53ddf140, L_000001ac53de04a0;
L_000001ac53ddf5a0 .part L_000001ac53ddf1e0, 0, 5;
L_000001ac53de0540 .delay 32 (10,10,10) L_000001ac53de0540/d;
L_000001ac53de0540/d .shift/rs 32, L_000001ac53ddf140, L_000001ac53ddf5a0;
L_000001ac53de0680 .delay 32 (20,20,20) L_000001ac53de0680/d;
L_000001ac53de0680/d .arith/sum 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53ddf640 .cmp/gt.s 32, L_000001ac53ddf1e0, L_000001ac53ddf140;
L_000001ac53ddffa0 .delay 32 (20,20,20) L_000001ac53ddffa0/d;
L_000001ac53ddffa0/d .functor MUXZ 32, L_000001ac53d875e8, L_000001ac53d875a0, L_000001ac53ddf640, C4<>;
L_000001ac53ddf3c0 .cmp/gt 32, L_000001ac53ddf1e0, L_000001ac53ddf140;
L_000001ac53ddf460 .delay 32 (20,20,20) L_000001ac53ddf460/d;
L_000001ac53ddf460/d .functor MUXZ 32, L_000001ac53d87678, L_000001ac53d87630, L_000001ac53ddf3c0, C4<>;
L_000001ac53ddf500 .delay 32 (30,30,30) L_000001ac53ddf500/d;
L_000001ac53ddf500/d .arith/sub 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53de05e0 .delay 32 (40,40,40) L_000001ac53de05e0/d;
L_000001ac53de05e0/d .arith/mult 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53ddff00 .cmp/eq 32, L_000001ac53ddf1e0, L_000001ac53d87798;
L_000001ac53ddfd20 .arith/div 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53de09a0 .delay 32 (40,40,40) L_000001ac53de09a0/d;
L_000001ac53de09a0/d .functor MUXZ 32, L_000001ac53ddfd20, L_000001ac53d877e0, L_000001ac53ddff00, C4<>;
L_000001ac53ddfe60 .cmp/eq 32, L_000001ac53ddf1e0, L_000001ac53d87828;
L_000001ac53ddf6e0 .arith/div 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53ddf780 .delay 32 (40,40,40) L_000001ac53ddf780/d;
L_000001ac53ddf780/d .functor MUXZ 32, L_000001ac53ddf6e0, L_000001ac53d87870, L_000001ac53ddfe60, C4<>;
L_000001ac53ddf820 .cmp/eq 32, L_000001ac53ddf1e0, L_000001ac53d878b8;
L_000001ac53de07c0 .arith/mod 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53de0860 .delay 32 (40,40,40) L_000001ac53de0860/d;
L_000001ac53de0860/d .functor MUXZ 32, L_000001ac53de07c0, L_000001ac53d87900, L_000001ac53ddf820, C4<>;
L_000001ac53de0900 .cmp/eq 32, L_000001ac53ddf1e0, L_000001ac53d87948;
L_000001ac53de0ae0 .arith/mod 32, L_000001ac53ddf140, L_000001ac53ddf1e0;
L_000001ac53de0040 .delay 32 (40,40,40) L_000001ac53de0040/d;
L_000001ac53de0040/d .functor MUXZ 32, L_000001ac53de0ae0, L_000001ac53d87990, L_000001ac53de0900, C4<>;
S_000001ac53cb48e0 .scope module, "alu_input1_mux" "mux_32b_2to1" 2 184, 4 3 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001ac53d482e0_0 .net "in0", 31 0, v000001ac53d4d660_0;  alias, 1 drivers
v000001ac53d48560_0 .net "in1", 31 0, v000001ac53d4dac0_0;  alias, 1 drivers
v000001ac53d49aa0_0 .net "out", 31 0, L_000001ac53ddf140;  alias, 1 drivers
v000001ac53d48600_0 .net "sel", 0 0, v000001ac53d4d8e0_0;  alias, 1 drivers
L_000001ac53ddf140 .delay 32 (10,10,10) L_000001ac53ddf140/d;
L_000001ac53ddf140/d .functor MUXZ 32, v000001ac53d4d660_0, v000001ac53d4dac0_0, v000001ac53d4d8e0_0, C4<>;
S_000001ac53c4bfe0 .scope module, "alu_input2_mux" "mux_32b_2to1" 2 190, 4 3 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001ac53d487e0_0 .net "in0", 31 0, v000001ac53d4c300_0;  alias, 1 drivers
v000001ac53d4ae30_0 .net "in1", 31 0, v000001ac53d4dac0_0;  alias, 1 drivers
v000001ac53d4a070_0 .net "out", 31 0, L_000001ac53ddf1e0;  alias, 1 drivers
v000001ac53d4af70_0 .net "sel", 0 0, v000001ac53d4c260_0;  alias, 1 drivers
L_000001ac53ddf1e0 .delay 32 (10,10,10) L_000001ac53ddf1e0/d;
L_000001ac53ddf1e0/d .functor MUXZ 32, v000001ac53d4c300_0, v000001ac53d4dac0_0, v000001ac53d4c260_0, C4<>;
S_000001ac53c4c170 .scope module, "control_unit" "control_unit" 2 129, 5 4 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "imm_sel";
    .port_info 4 /OUTPUT 5 "aluop";
    .port_info 5 /OUTPUT 3 "branch_jump";
    .port_info 6 /OUTPUT 1 "op1_sel";
    .port_info 7 /OUTPUT 1 "op2_sel";
    .port_info 8 /OUTPUT 2 "mem_write";
    .port_info 9 /OUTPUT 2 "mem_read";
    .port_info 10 /OUTPUT 2 "reg_write_select";
    .port_info 11 /OUTPUT 1 "reg_write_enable";
L_000001ac53d871f8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001ac53d4a9d0_0 .net/2u *"_ivl_0", 6 0, L_000001ac53d871f8;  1 drivers
L_000001ac53d87240 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001ac53d4a250_0 .net/2u *"_ivl_10", 6 0, L_000001ac53d87240;  1 drivers
v000001ac53d4b010_0 .net *"_ivl_12", 0 0, L_000001ac53de0220;  1 drivers
L_000001ac53d87288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac53d4a1b0_0 .net/2u *"_ivl_14", 1 0, L_000001ac53d87288;  1 drivers
v000001ac53d4bd30_0 .net *"_ivl_16", 4 0, L_000001ac53de0cc0;  1 drivers
L_000001ac53d872d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ac53d4aed0_0 .net/2u *"_ivl_18", 4 0, L_000001ac53d872d0;  1 drivers
v000001ac53d4a4d0_0 .net *"_ivl_2", 0 0, L_000001ac53de0e00;  1 drivers
v000001ac53d4a110_0 .net *"_ivl_20", 4 0, L_000001ac53ddfc80;  1 drivers
v000001ac53d4b470_0 .net *"_ivl_5", 0 0, L_000001ac53de0400;  1 drivers
v000001ac53d4b6f0_0 .net *"_ivl_7", 0 0, L_000001ac53de0d60;  1 drivers
v000001ac53d4b970_0 .net *"_ivl_8", 4 0, L_000001ac53de0180;  1 drivers
v000001ac53d4a2f0_0 .net "aluop", 4 0, L_000001ac53ddf960;  alias, 1 drivers
v000001ac53d4a610_0 .net "branch_jump", 2 0, L_000001ac53d87480;  alias, 1 drivers
v000001ac53d4ad90_0 .net "funct3", 2 0, L_000001ac53de0360;  1 drivers
v000001ac53d4ba10_0 .net "funct7", 6 0, L_000001ac53de0720;  1 drivers
v000001ac53d4b790_0 .net "imm_sel", 2 0, L_000001ac53d874c8;  alias, 1 drivers
v000001ac53d4bb50_0 .net "mem_read", 1 0, L_000001ac53d87438;  alias, 1 drivers
v000001ac53d4bdd0_0 .net "mem_write", 1 0, L_000001ac53d873f0;  alias, 1 drivers
v000001ac53d4b650_0 .net "op1_sel", 0 0, L_000001ac53d87360;  alias, 1 drivers
v000001ac53d4a390_0 .net "op2_sel", 0 0, L_000001ac53d873a8;  alias, 1 drivers
v000001ac53d4a430_0 .net "opcode", 6 0, L_000001ac53de02c0;  1 drivers
v000001ac53d4a570_0 .net "reg_write_enable", 0 0, L_000001ac53d87318;  alias, 1 drivers
v000001ac53d4b0b0_0 .net "reg_write_select", 1 0, L_000001ac53d87510;  alias, 1 drivers
L_000001ac53de0e00 .cmp/eq 7, L_000001ac53de02c0, L_000001ac53d871f8;
L_000001ac53de0400 .part L_000001ac53de0720, 5, 1;
L_000001ac53de0d60 .part L_000001ac53de0720, 0, 1;
L_000001ac53de0180 .concat [ 3 1 1 0], L_000001ac53de0360, L_000001ac53de0d60, L_000001ac53de0400;
L_000001ac53de0220 .cmp/eq 7, L_000001ac53de02c0, L_000001ac53d87240;
L_000001ac53de0cc0 .concat [ 3 2 0 0], L_000001ac53de0360, L_000001ac53d87288;
L_000001ac53ddfc80 .functor MUXZ 5, L_000001ac53d872d0, L_000001ac53de0cc0, L_000001ac53de0220, C4<>;
L_000001ac53ddf960 .delay 5 (30,30,30) L_000001ac53ddf960/d;
L_000001ac53ddf960/d .functor MUXZ 5, L_000001ac53ddfc80, L_000001ac53de0180, L_000001ac53de0e00, C4<>;
S_000001ac53cd9150 .scope module, "data_mux" "mux_32b_4to1" 2 265, 6 3 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
L_000001ac53d87a20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac53d4b830_0 .net/2u *"_ivl_0", 1 0, L_000001ac53d87a20;  1 drivers
v000001ac53d4bab0_0 .net *"_ivl_10", 0 0, L_000001ac53de0c20;  1 drivers
v000001ac53d4b8d0_0 .net *"_ivl_12", 31 0, L_000001ac53de0f40;  1 drivers
v000001ac53d4a750_0 .net *"_ivl_14", 31 0, L_000001ac53de0fe0;  1 drivers
v000001ac53d4bbf0_0 .net *"_ivl_2", 0 0, L_000001ac53de0a40;  1 drivers
L_000001ac53d87a68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ac53d4bc90_0 .net/2u *"_ivl_4", 1 0, L_000001ac53d87a68;  1 drivers
v000001ac53d4b150_0 .net *"_ivl_6", 0 0, L_000001ac53de0b80;  1 drivers
L_000001ac53d87ab0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ac53d4a6b0_0 .net/2u *"_ivl_8", 1 0, L_000001ac53d87ab0;  1 drivers
v000001ac53d4acf0_0 .net "in0", 31 0, v000001ac53d80ae0_0;  alias, 1 drivers
v000001ac53d4a7f0_0 .net "in1", 31 0, v000001ac53d4cc60_0;  alias, 1 drivers
v000001ac53d4be70_0 .net "in2", 31 0, v000001ac53d4c940_0;  alias, 1 drivers
L_000001ac53d87af8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d4bf10_0 .net "in3", 31 0, L_000001ac53d87af8;  1 drivers
v000001ac53d4a890_0 .net "out", 31 0, L_000001ac53ddfa00;  alias, 1 drivers
v000001ac53d4a930_0 .net "sel", 1 0, v000001ac53d802c0_0;  alias, 1 drivers
L_000001ac53de0a40 .cmp/eq 2, v000001ac53d802c0_0, L_000001ac53d87a20;
L_000001ac53de0b80 .cmp/eq 2, v000001ac53d802c0_0, L_000001ac53d87a68;
L_000001ac53de0c20 .cmp/eq 2, v000001ac53d802c0_0, L_000001ac53d87ab0;
L_000001ac53de0f40 .functor MUXZ 32, L_000001ac53d87af8, v000001ac53d4c940_0, L_000001ac53de0c20, C4<>;
L_000001ac53de0fe0 .functor MUXZ 32, L_000001ac53de0f40, v000001ac53d4cc60_0, L_000001ac53de0b80, C4<>;
L_000001ac53ddfa00 .delay 32 (10,10,10) L_000001ac53ddfa00/d;
L_000001ac53ddfa00/d .functor MUXZ 32, L_000001ac53de0fe0, v000001ac53d80ae0_0, L_000001ac53de0a40, C4<>;
S_000001ac53cd92e0 .scope module, "ex_ma_reg" "EX_MA_reg" 2 209, 7 10 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "IMMEDIATE";
    .port_info 4 /INPUT 2 "MEM_WRITE";
    .port_info 5 /INPUT 2 "MEM_READ";
    .port_info 6 /INPUT 2 "REG_WRITE_SEL";
    .port_info 7 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 8 /INPUT 1 "CLK";
    .port_info 9 /INPUT 1 "RESET";
    .port_info 10 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 11 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 12 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 13 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 14 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 15 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 16 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 17 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v000001ac53d4ab10_0 .net "ALU_RESULT", 31 0, v000001ac53d49000_0;  alias, 1 drivers
v000001ac53d4abb0_0 .net "CLK", 0 0, o000001ac53d516d8;  alias, 0 drivers
v000001ac53d4b1f0_0 .net "DEST_REG", 4 0, v000001ac53d4c8a0_0;  alias, 1 drivers
v000001ac53d4ac50_0 .net "IMMEDIATE", 31 0, v000001ac53d4dac0_0;  alias, 1 drivers
v000001ac53d4b290_0 .net "MEM_READ", 1 0, v000001ac53d4c1c0_0;  alias, 1 drivers
v000001ac53d4b330_0 .net "MEM_WRITE", 1 0, v000001ac53d4c080_0;  alias, 1 drivers
v000001ac53d4b3d0_0 .var "OUT_ALU_RESULT", 31 0;
v000001ac53d4b510_0 .var "OUT_DEST_REG", 4 0;
v000001ac53d4b5b0_0 .var "OUT_IMMEDIATE", 31 0;
v000001ac53d4cd00_0 .var "OUT_MEM_READ", 1 0;
v000001ac53d4ca80_0 .var "OUT_MEM_WRITE", 1 0;
v000001ac53d4d5c0_0 .var "OUT_PC_PLUS_4", 31 0;
v000001ac53d4d200_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v000001ac53d4ce40_0 .var "OUT_REG_WRITE_SEL", 1 0;
v000001ac53d4c4e0_0 .net "PC_PLUS_4", 31 0, v000001ac53d4c760_0;  alias, 1 drivers
v000001ac53d4da20_0 .net "REG_WRITE_ENABLE", 0 0, v000001ac53d4dd40_0;  alias, 1 drivers
v000001ac53d4cee0_0 .net "REG_WRITE_SEL", 1 0, v000001ac53d4d700_0;  alias, 1 drivers
v000001ac53d4cf80_0 .net "RESET", 0 0, o000001ac53d519a8;  alias, 0 drivers
E_000001ac53d18850 .event posedge, v000001ac53d4cf80_0, v000001ac53d4abb0_0;
S_000001ac53c9d820 .scope module, "id_ex_reg" "ID_EX_reg" 2 149, 8 9 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "DEST_REG";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 32 "READ_DATA1";
    .port_info 3 /INPUT 32 "READ_DATA2";
    .port_info 4 /INPUT 32 "IMMEDIATE";
    .port_info 5 /INPUT 5 "ALU_OP";
    .port_info 6 /INPUT 3 "BRANCH_JUMP";
    .port_info 7 /INPUT 1 "OP1_SEL";
    .port_info 8 /INPUT 1 "OP2_SEL";
    .port_info 9 /INPUT 2 "MEM_WRITE";
    .port_info 10 /INPUT 2 "MEM_READ";
    .port_info 11 /INPUT 2 "REG_WRITE_SEL";
    .port_info 12 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 13 /INPUT 1 "CLK";
    .port_info 14 /INPUT 1 "RESET";
    .port_info 15 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 16 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 17 /OUTPUT 32 "OUT_READ_DATA1";
    .port_info 18 /OUTPUT 32 "OUT_READ_DATA2";
    .port_info 19 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 20 /OUTPUT 5 "OUT_ALU_OP";
    .port_info 21 /OUTPUT 3 "OUT_BRANCH_JUMP";
    .port_info 22 /OUTPUT 1 "OUT_OP1_SEL";
    .port_info 23 /OUTPUT 1 "OUT_OP2_SEL";
    .port_info 24 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 25 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 26 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 27 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v000001ac53d4c9e0_0 .net "ALU_OP", 4 0, L_000001ac53ddf960;  alias, 1 drivers
v000001ac53d4c440_0 .net "BRANCH_JUMP", 2 0, L_000001ac53d87480;  alias, 1 drivers
v000001ac53d4cb20_0 .net "CLK", 0 0, o000001ac53d516d8;  alias, 0 drivers
v000001ac53d4d160_0 .net "DEST_REG", 4 0, L_000001ac53de0ea0;  1 drivers
L_000001ac53d87558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac53d4d3e0_0 .net "IMMEDIATE", 31 0, L_000001ac53d87558;  1 drivers
v000001ac53d4cbc0_0 .net "MEM_READ", 1 0, L_000001ac53d87438;  alias, 1 drivers
v000001ac53d4c3a0_0 .net "MEM_WRITE", 1 0, L_000001ac53d873f0;  alias, 1 drivers
v000001ac53d4d2a0_0 .net "OP1_SEL", 0 0, L_000001ac53d87360;  alias, 1 drivers
v000001ac53d4df20_0 .net "OP2_SEL", 0 0, L_000001ac53d873a8;  alias, 1 drivers
v000001ac53d4c120_0 .var "OUT_ALU_OP", 4 0;
v000001ac53d4c580_0 .var "OUT_BRANCH_JUMP", 2 0;
v000001ac53d4c8a0_0 .var "OUT_DEST_REG", 4 0;
v000001ac53d4dac0_0 .var "OUT_IMMEDIATE", 31 0;
v000001ac53d4c1c0_0 .var "OUT_MEM_READ", 1 0;
v000001ac53d4c080_0 .var "OUT_MEM_WRITE", 1 0;
v000001ac53d4d8e0_0 .var "OUT_OP1_SEL", 0 0;
v000001ac53d4c260_0 .var "OUT_OP2_SEL", 0 0;
v000001ac53d4c760_0 .var "OUT_PC_PLUS_4", 31 0;
v000001ac53d4d660_0 .var "OUT_READ_DATA1", 31 0;
v000001ac53d4c300_0 .var "OUT_READ_DATA2", 31 0;
v000001ac53d4dd40_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v000001ac53d4d700_0 .var "OUT_REG_WRITE_SEL", 1 0;
v000001ac53d4d340_0 .net "PC_PLUS_4", 31 0, v000001ac53d4dc00_0;  alias, 1 drivers
v000001ac53d4d020_0 .net "READ_DATA1", 31 0, L_000001ac53ce0af0;  alias, 1 drivers
v000001ac53d4d480_0 .net "READ_DATA2", 31 0, L_000001ac53ce0c40;  alias, 1 drivers
v000001ac53d4d980_0 .net "REG_WRITE_ENABLE", 0 0, L_000001ac53d87318;  alias, 1 drivers
v000001ac53d4c620_0 .net "REG_WRITE_SEL", 1 0, L_000001ac53d87510;  alias, 1 drivers
v000001ac53d4db60_0 .net "RESET", 0 0, o000001ac53d519a8;  alias, 0 drivers
S_000001ac53ca4220 .scope module, "if_id_reg" "IF_ID_reg" 2 103, 9 10 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 32 "OUT_INSTRUCTION";
    .port_info 5 /OUTPUT 32 "OUT_PC_PLUS_4";
v000001ac53d4d520_0 .net "CLK", 0 0, o000001ac53d516d8;  alias, 0 drivers
v000001ac53d4d7a0_0 .net "INSTRUCTION", 31 0, o000001ac53d52398;  alias, 0 drivers
v000001ac53d4d840_0 .var "OUT_INSTRUCTION", 31 0;
v000001ac53d4dc00_0 .var "OUT_PC_PLUS_4", 31 0;
v000001ac53d4c6c0_0 .net "PC_PLUS_4", 31 0, v000001ac53d80c20_0;  alias, 1 drivers
v000001ac53d4dde0_0 .net "RESET", 0 0, o000001ac53d519a8;  alias, 0 drivers
S_000001ac53ca43b0 .scope module, "ma_wb_reg" "MA_WB_reg" 2 244, 10 9 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "DATA_OUT";
    .port_info 4 /INPUT 2 "REG_WRITE_SEL";
    .port_info 5 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RESET";
    .port_info 8 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 9 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 10 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 11 /OUTPUT 32 "OUT_DATA_OUT";
    .port_info 12 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 13 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v000001ac53d4dca0_0 .net "ALU_RESULT", 31 0, v000001ac53d4b3d0_0;  alias, 1 drivers
v000001ac53d4de80_0 .net "CLK", 0 0, o000001ac53d516d8;  alias, 0 drivers
v000001ac53d4cda0_0 .net "DATA_OUT", 31 0, o000001ac53d52548;  alias, 0 drivers
v000001ac53d4c800_0 .net "DEST_REG", 4 0, v000001ac53d4b510_0;  alias, 1 drivers
v000001ac53d4cc60_0 .var "OUT_ALU_RESULT", 31 0;
v000001ac53d4c940_0 .var "OUT_DATA_OUT", 31 0;
v000001ac53d4aa70_0 .var "OUT_DEST_REG", 4 0;
v000001ac53d80ae0_0 .var "OUT_PC_PLUS_4", 31 0;
v000001ac53d81580_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v000001ac53d802c0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v000001ac53d80ea0_0 .net "PC_PLUS_4", 31 0, L_000001ac53ddf8c0;  alias, 1 drivers
v000001ac53d80d60_0 .net "REG_WRITE_ENABLE", 0 0, v000001ac53d4d200_0;  alias, 1 drivers
v000001ac53d81760_0 .net "REG_WRITE_SEL", 1 0, v000001ac53d4ce40_0;  alias, 1 drivers
v000001ac53d81d00_0 .net "RESET", 0 0, o000001ac53d519a8;  alias, 0 drivers
S_000001ac53cd0ca0 .scope module, "pc" "pc" 2 92, 11 3 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001ac53d80360_0 .net "clk", 0 0, o000001ac53d516d8;  alias, 0 drivers
v000001ac53d80b80_0 .net "pc_in", 31 0, L_000001ac53de3400;  alias, 1 drivers
v000001ac53d80c20_0 .var "pc_out", 31 0;
v000001ac53d80400_0 .net "reset", 0 0, o000001ac53d519a8;  alias, 0 drivers
S_000001ac53cd0e30 .scope module, "pc_adder" "pc_adder_32b" 2 86, 12 5 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000001ac53d87120 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ac53d804a0_0 .net/2u *"_ivl_0", 31 0, L_000001ac53d87120;  1 drivers
v000001ac53d81b20_0 .net "pc_in", 31 0, v000001ac53d80c20_0;  alias, 1 drivers
v000001ac53d81620_0 .net "pc_out", 31 0, L_000001ac53d86b50;  alias, 1 drivers
L_000001ac53d86b50 .delay 32 (10,10,10) L_000001ac53d86b50/d;
L_000001ac53d86b50/d .arith/sum 32, v000001ac53d80c20_0, L_000001ac53d87120;
S_000001ac53cbda30 .scope module, "pc_adder_ma" "pc_adder_32b" 2 233, 12 5 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000001ac53d879d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ac53d80180_0 .net/2u *"_ivl_0", 31 0, L_000001ac53d879d8;  1 drivers
v000001ac53d81da0_0 .net "pc_in", 31 0, v000001ac53d4d5c0_0;  alias, 1 drivers
v000001ac53d807c0_0 .net "pc_out", 31 0, L_000001ac53ddf8c0;  alias, 1 drivers
L_000001ac53ddf8c0 .delay 32 (10,10,10) L_000001ac53ddf8c0/d;
L_000001ac53ddf8c0/d .arith/sum 32, v000001ac53d4d5c0_0, L_000001ac53d879d8;
S_000001ac53cbdbc0 .scope module, "pc_mux" "mux_32b_2to1" 2 78, 4 3 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000001ac53de3400/d .functor BUFT 32, L_000001ac53d86b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac53de3400 .delay 32 (10,10,10) L_000001ac53de3400/d;
v000001ac53d81bc0_0 .net "in0", 31 0, L_000001ac53d86b50;  alias, 1 drivers
v000001ac53d81800_0 .net "in1", 31 0, v000001ac53d49000_0;  alias, 1 drivers
v000001ac53d81e40_0 .net "out", 31 0, L_000001ac53de3400;  alias, 1 drivers
L_000001ac53d870d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ac53d80e00_0 .net "sel", 0 0, L_000001ac53d870d8;  1 drivers
S_000001ac53cc75a0 .scope module, "reg_file" "reg_file" 2 116, 13 3 0, S_000001ac53c949a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "WRITE_DATA";
    .port_info 1 /OUTPUT 32 "DATA_OUT1";
    .port_info 2 /OUTPUT 32 "DATA_OUT2";
    .port_info 3 /INPUT 5 "WRITE_ADDR";
    .port_info 4 /INPUT 5 "OUT_ADDR1";
    .port_info 5 /INPUT 5 "OUT_ADDR2";
    .port_info 6 /INPUT 1 "WRITE_ENABLE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001ac53ce0af0/d .functor BUFZ 32, L_000001ac53d86bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac53ce0af0 .delay 32 (20,20,20) L_000001ac53ce0af0/d;
L_000001ac53ce0c40/d .functor BUFZ 32, L_000001ac53d85250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac53ce0c40 .delay 32 (20,20,20) L_000001ac53ce0c40/d;
v000001ac53d81940_0 .net "CLK", 0 0, o000001ac53d516d8;  alias, 0 drivers
v000001ac53d80220_0 .net "DATA_OUT1", 31 0, L_000001ac53ce0af0;  alias, 1 drivers
v000001ac53d80540_0 .net "DATA_OUT2", 31 0, L_000001ac53ce0c40;  alias, 1 drivers
v000001ac53d80f40_0 .net "OUT_ADDR1", 4 0, L_000001ac53ddf280;  1 drivers
v000001ac53d80fe0_0 .net "OUT_ADDR2", 4 0, L_000001ac53ddfbe0;  1 drivers
v000001ac53d818a0 .array "REGISTERS", 0 31, 31 0;
v000001ac53d81c60_0 .net "RESET", 0 0, o000001ac53d519a8;  alias, 0 drivers
v000001ac53d805e0_0 .net "WRITE_ADDR", 4 0, v000001ac53d4aa70_0;  alias, 1 drivers
v000001ac53d80680_0 .net "WRITE_DATA", 31 0, L_000001ac53ddfa00;  alias, 1 drivers
v000001ac53d80cc0_0 .net "WRITE_ENABLE", 0 0, v000001ac53d81580_0;  alias, 1 drivers
v000001ac53d819e0_0 .net *"_ivl_0", 31 0, L_000001ac53d86bf0;  1 drivers
v000001ac53d81ee0_0 .net *"_ivl_10", 6 0, L_000001ac53ddfb40;  1 drivers
L_000001ac53d871b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac53d80860_0 .net *"_ivl_13", 1 0, L_000001ac53d871b0;  1 drivers
v000001ac53d81f80_0 .net *"_ivl_2", 6 0, L_000001ac53d86c90;  1 drivers
L_000001ac53d87168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac53d800e0_0 .net *"_ivl_5", 1 0, L_000001ac53d87168;  1 drivers
v000001ac53d81080_0 .net *"_ivl_8", 31 0, L_000001ac53d85250;  1 drivers
v000001ac53d814e0_0 .var/i "i", 31 0;
E_000001ac53d189d0 .event negedge, v000001ac53d4abb0_0;
L_000001ac53d86bf0 .array/port v000001ac53d818a0, L_000001ac53d86c90;
L_000001ac53d86c90 .concat [ 5 2 0 0], L_000001ac53ddf280, L_000001ac53d87168;
L_000001ac53d85250 .array/port v000001ac53d818a0, L_000001ac53ddfb40;
L_000001ac53ddfb40 .concat [ 5 2 0 0], L_000001ac53ddfbe0, L_000001ac53d871b0;
S_000001ac53c978b0 .scope module, "imem" "imem" 14 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
o000001ac53d530e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac53d86e70_0 .net "clk", 0 0, o000001ac53d530e8;  0 drivers
v000001ac53d851b0_0 .var "instruction", 31 0;
v000001ac53d85110 .array "mem", 1023 0, 31 0;
o000001ac53d53148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ac53d86830_0 .net "pc", 31 0, o000001ac53d53148;  0 drivers
o000001ac53d53178 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac53d86ab0_0 .net "reset", 0 0, o000001ac53d53178;  0 drivers
E_000001ac53d18290 .event posedge, v000001ac53d86e70_0;
    .scope S_000001ac53cd0ca0;
T_0 ;
    %wait E_000001ac53d18850;
    %load/vec4 v000001ac53d80400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d80c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %delay 20, 0;
    %load/vec4 v000001ac53d80b80_0;
    %assign/vec4 v000001ac53d80c20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ac53ca4220;
T_1 ;
    %wait E_000001ac53d18850;
    %load/vec4 v000001ac53d4dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4d840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4dc00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ac53d4d7a0_0;
    %assign/vec4 v000001ac53d4d840_0, 0;
    %load/vec4 v000001ac53d4c6c0_0;
    %assign/vec4 v000001ac53d4dc00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ac53cc75a0;
T_2 ;
    %wait E_000001ac53d189d0;
    %load/vec4 v000001ac53d81c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac53d814e0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001ac53d814e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ac53d814e0_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001ac53d818a0, 0, 4;
    %load/vec4 v000001ac53d814e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac53d814e0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ac53d80cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001ac53d805e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001ac53d80680_0;
    %load/vec4 v000001ac53d805e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001ac53d818a0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ac53c9d820;
T_3 ;
    %wait E_000001ac53d18850;
    %load/vec4 v000001ac53d4db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ac53d4c8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4c760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4d660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4c300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4dac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ac53d4c120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ac53d4c580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac53d4d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac53d4c260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d4c080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d4c1c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d4d700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac53d4dd40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ac53d4d160_0;
    %assign/vec4 v000001ac53d4c8a0_0, 0;
    %load/vec4 v000001ac53d4d340_0;
    %assign/vec4 v000001ac53d4c760_0, 0;
    %load/vec4 v000001ac53d4d020_0;
    %assign/vec4 v000001ac53d4d660_0, 0;
    %load/vec4 v000001ac53d4d480_0;
    %assign/vec4 v000001ac53d4c300_0, 0;
    %load/vec4 v000001ac53d4d3e0_0;
    %assign/vec4 v000001ac53d4dac0_0, 0;
    %load/vec4 v000001ac53d4c9e0_0;
    %assign/vec4 v000001ac53d4c120_0, 0;
    %load/vec4 v000001ac53d4c440_0;
    %assign/vec4 v000001ac53d4c580_0, 0;
    %load/vec4 v000001ac53d4d2a0_0;
    %assign/vec4 v000001ac53d4d8e0_0, 0;
    %load/vec4 v000001ac53d4df20_0;
    %assign/vec4 v000001ac53d4c260_0, 0;
    %load/vec4 v000001ac53d4c3a0_0;
    %assign/vec4 v000001ac53d4c080_0, 0;
    %load/vec4 v000001ac53d4cbc0_0;
    %assign/vec4 v000001ac53d4c1c0_0, 0;
    %load/vec4 v000001ac53d4c620_0;
    %assign/vec4 v000001ac53d4d700_0, 0;
    %load/vec4 v000001ac53d4d980_0;
    %assign/vec4 v000001ac53d4dd40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ac53c97a40;
T_4 ;
    %wait E_000001ac53d18bd0;
    %load/vec4 v000001ac53d49be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.0 ;
    %load/vec4 v000001ac53d493c0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.1 ;
    %load/vec4 v000001ac53d49960_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.2 ;
    %load/vec4 v000001ac53d49820_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.3 ;
    %load/vec4 v000001ac53d49280_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.4 ;
    %load/vec4 v000001ac53d486a0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.5 ;
    %load/vec4 v000001ac53d48240_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.6 ;
    %load/vec4 v000001ac53d498c0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.7 ;
    %load/vec4 v000001ac53d495a0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.8 ;
    %load/vec4 v000001ac53d48f60_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.9 ;
    %load/vec4 v000001ac53d48ba0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.10 ;
    %load/vec4 v000001ac53d48ce0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.11 ;
    %load/vec4 v000001ac53d49e60_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.12 ;
    %load/vec4 v000001ac53d49b40_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.13 ;
    %load/vec4 v000001ac53d491e0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.14 ;
    %load/vec4 v000001ac53d49f00_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.15 ;
    %load/vec4 v000001ac53d48740_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.16 ;
    %load/vec4 v000001ac53d489c0_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.17 ;
    %load/vec4 v000001ac53d48060_0;
    %store/vec4 v000001ac53d49000_0, 0, 32;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ac53cd92e0;
T_5 ;
    %wait E_000001ac53d18850;
    %load/vec4 v000001ac53d4cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4b3d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ac53d4b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4d5c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4b5b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d4ca80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d4cd00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d4ce40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac53d4d200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ac53d4ab10_0;
    %assign/vec4 v000001ac53d4b3d0_0, 0;
    %load/vec4 v000001ac53d4b1f0_0;
    %assign/vec4 v000001ac53d4b510_0, 0;
    %load/vec4 v000001ac53d4c4e0_0;
    %assign/vec4 v000001ac53d4d5c0_0, 0;
    %load/vec4 v000001ac53d4ac50_0;
    %assign/vec4 v000001ac53d4b5b0_0, 0;
    %load/vec4 v000001ac53d4b330_0;
    %assign/vec4 v000001ac53d4ca80_0, 0;
    %load/vec4 v000001ac53d4b290_0;
    %assign/vec4 v000001ac53d4cd00_0, 0;
    %load/vec4 v000001ac53d4cee0_0;
    %assign/vec4 v000001ac53d4ce40_0, 0;
    %load/vec4 v000001ac53d4da20_0;
    %assign/vec4 v000001ac53d4d200_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ac53ca43b0;
T_6 ;
    %wait E_000001ac53d18850;
    %load/vec4 v000001ac53d81d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4cc60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ac53d4aa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d80ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d4c940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac53d802c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac53d81580_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ac53d4dca0_0;
    %assign/vec4 v000001ac53d4cc60_0, 0;
    %load/vec4 v000001ac53d4c800_0;
    %assign/vec4 v000001ac53d4aa70_0, 0;
    %load/vec4 v000001ac53d80ea0_0;
    %assign/vec4 v000001ac53d80ae0_0, 0;
    %load/vec4 v000001ac53d4cda0_0;
    %assign/vec4 v000001ac53d4c940_0, 0;
    %load/vec4 v000001ac53d81760_0;
    %assign/vec4 v000001ac53d802c0_0, 0;
    %load/vec4 v000001ac53d80d60_0;
    %assign/vec4 v000001ac53d81580_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ac53c978b0;
T_7 ;
    %wait E_000001ac53d18290;
    %load/vec4 v000001ac53d86ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac53d851b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ac53d85110, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ac53d85110, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ac53d85110, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ac53d85110, 4, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ac53d86830_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000001ac53d85110, 4;
    %assign/vec4 v000001ac53d851b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./3_EX_STAGE/alu.v";
    "./muxes/mux_32b_2to1.v";
    "./2_ID_RF_STAGE/control_unit.v";
    "./muxes/mux_32b_4to1.v";
    "./Pipeline_REG_Modules/EX_MA_REG/EX_MA_reg.v";
    "./Pipeline_REG_Modules/ID_EX_REG/ID_EX_reg.v";
    "./Pipeline_REG_Modules/IF_ID_REG/IF_ID_reg.v";
    "./Pipeline_REG_Modules/MA_WB_REG/MA_WB_reg.v";
    "./1_IF_STAGE/pc.v";
    "./adders/pc_adder_32b.v";
    "./2_ID_RF_STAGE/reg_file.v";
    "./1_IF_STAGE/imem.v";
