{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463530274225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 20:11:14 2016 " "Processing started: Tue May 17 20:11:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463530274466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_pipe_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_pipe_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_pipe_vhdl-Structure " "Found design unit 1: exh_pipe_vhdl-Structure" {  } { { "exh_pipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282066 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_pipe_vhdl " "Found entity 1: exh_pipe_vhdl" {  } { { "exh_pipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_4band.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_4band.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_4bAND-Structure " "Found design unit 1: exh_4bAND-Structure" {  } { { "exh_4bAND.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bAND.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282067 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_4bAND " "Found entity 1: exh_4bAND" {  } { { "exh_4bAND.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_4badd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_4badd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_4bADD-Behavior " "Found design unit 1: exh_4bADD-Behavior" {  } { { "exh_4bADD.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bADD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282068 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_4bADD " "Found entity 1: exh_4bADD" {  } { { "exh_4bADD.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_pipe_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_pipe_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_pipe_vhdl_tb-Behavior " "Found design unit 1: exh_pipe_vhdl_tb-Behavior" {  } { { "exh_pipe_vhdl_tb.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282070 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_pipe_vhdl_tb " "Found entity 1: exh_pipe_vhdl_tb" {  } { { "exh_pipe_vhdl_tb.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_mul12_emu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_mul12_emu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_mul12_emu_vhdl-Structure " "Found design unit 1: exh_mul12_emu_vhdl-Structure" {  } { { "exh_mul12_emu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282073 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_mul12_emu_vhdl " "Found entity 1: exh_mul12_emu_vhdl" {  } { { "exh_mul12_emu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_alu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_alu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_alu_vhdl-Functional " "Found design unit 1: exh_alu_vhdl-Functional" {  } { { "exh_alu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_alu_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282074 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_alu_vhdl " "Found entity 1: exh_alu_vhdl" {  } { { "exh_alu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_alu_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_reg_vhdl-behavior " "Found design unit 1: exh_reg_vhdl-behavior" {  } { { "exh_reg_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_reg_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282075 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_reg_vhdl " "Found entity 1: exh_reg_vhdl" {  } { { "exh_reg_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_reg_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_inpipe_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_inpipe_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_inpipe_vhdl-structure " "Found design unit 1: exh_inpipe_vhdl-structure" {  } { { "exh_inpipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282077 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_inpipe_vhdl " "Found entity 1: exh_inpipe_vhdl" {  } { { "exh_inpipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exh_mul12_emu_vhdl " "Elaborating entity \"exh_mul12_emu_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463530282096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_inpipe_vhdl exh_inpipe_vhdl:Stage0 " "Elaborating entity \"exh_inpipe_vhdl\" for hierarchy \"exh_inpipe_vhdl:Stage0\"" {  } { { "exh_mul12_emu_vhdl.vhd" "Stage0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcout4 exh_inpipe_vhdl.vhd(51) " "Verilog HDL or VHDL warning at exh_inpipe_vhdl.vhd(51): object \"mcout4\" assigned a value but never read" {  } { { "exh_inpipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463530282104 "|exh_mul12_emu_vhdl|exh_pipe_vhdl:Stage0|exh_inpipe_vhdl:doit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_reg_vhdl exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:Mcreg0 " "Elaborating entity \"exh_reg_vhdl\" for hierarchy \"exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:Mcreg0\"" {  } { { "exh_inpipe_vhdl.vhd" "Mcreg0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_4bAND exh_inpipe_vhdl:Stage0\|exh_4bAND:AND0 " "Elaborating entity \"exh_4bAND\" for hierarchy \"exh_inpipe_vhdl:Stage0\|exh_4bAND:AND0\"" {  } { { "exh_inpipe_vhdl.vhd" "AND0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_4bADD exh_inpipe_vhdl:Stage0\|exh_4bADD:ADD0 " "Elaborating entity \"exh_4bADD\" for hierarchy \"exh_inpipe_vhdl:Stage0\|exh_4bADD:ADD0\"" {  } { { "exh_inpipe_vhdl.vhd" "ADD0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1463530282612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463530283015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463530283015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463530283036 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463530283036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463530283036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463530283036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463530283068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 20:11:23 2016 " "Processing ended: Tue May 17 20:11:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463530284958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463530284962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 20:11:24 2016 " "Processing started: Tue May 17 20:11:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463530284962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463530284962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463530284962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463530285039 ""}
{ "Info" "0" "" "Project  = exh_pipe_vhdl" {  } {  } 0 0 "Project  = exh_pipe_vhdl" 0 0 "Fitter" 0 0 1463530285040 ""}
{ "Info" "0" "" "Revision = exh_pipe_vhdl" {  } {  } 0 0 "Revision = exh_pipe_vhdl" 0 0 "Fitter" 0 0 1463530285040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1463530285107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exh_pipe_vhdl EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"exh_pipe_vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463530285110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463530285159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463530285159 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463530285290 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1463530285294 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463530285339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463530285339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463530285339 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463530285339 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463530285341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463530285341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463530285341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463530285341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463530285341 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463530285341 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1463530285342 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 13 " "No exact pin location assignment(s) for 1 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1463530285881 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463530286009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1463530286010 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] CLOCK_50 " "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1463530286011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463530286011 "|exh_mul12_emu_vhdl|CLOCK_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1463530286012 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1463530286012 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463530286012 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463530286013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463530286013 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463530286013 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463530286013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463530286079 ""}  } { { "exh_mul12_emu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463530286079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463530286286 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463530286286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463530286286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463530286286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463530286287 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463530286287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463530286287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463530286287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463530286302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463530286303 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463530286303 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clock " "Node \"Clock\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1463530286336 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1463530286336 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463530286336 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1463530286339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463530286951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463530286996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463530287010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463530287138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463530287138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463530287345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463530288021 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463530288021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463530288085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463530288086 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1463530288086 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463530288086 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1463530288092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463530288145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463530288270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463530288314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463530288582 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463530288897 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1463530289111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/output_files/exh_pipe_vhdl.fit.smsg " "Generated suppressed messages file C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/output_files/exh_pipe_vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463530289139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1503 " "Peak virtual memory: 1503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463530289375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 20:11:29 2016 " "Processing ended: Tue May 17 20:11:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463530289375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463530289375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463530289375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463530289375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463530291151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463530291155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 20:11:31 2016 " "Processing started: Tue May 17 20:11:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463530291155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463530291155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463530291155 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463530291888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463530291912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463530292194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 20:11:32 2016 " "Processing ended: Tue May 17 20:11:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463530292194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463530292194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463530292194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463530292194 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463530292761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463530294030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463530294034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 20:11:33 2016 " "Processing started: Tue May 17 20:11:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463530294034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463530294034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exh_pipe_vhdl -c exh_pipe_vhdl " "Command: quartus_sta exh_pipe_vhdl -c exh_pipe_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463530294034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1463530294107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463530294209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463530294260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463530294260 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1463530294452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1463530294452 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] CLOCK_50 " "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1463530294458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463530294458 "|exh_mul12_emu_vhdl|CLOCK_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1463530294459 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1463530294459 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463530294460 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1463530294472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294519 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1463530294552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1463530294574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1463530294947 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] CLOCK_50 " "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1463530294972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463530294972 "|exh_mul12_emu_vhdl|CLOCK_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1463530294972 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1463530294973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530294995 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1463530295018 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] CLOCK_50 " "Register exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:mpreg4\|Outsig\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1463530295118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463530295118 "|exh_mul12_emu_vhdl|CLOCK_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1463530295118 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1463530295118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530295121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530295126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530295129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530295133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463530295135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463530295440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463530295440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463530295494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 20:11:35 2016 " "Processing ended: Tue May 17 20:11:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463530295494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463530295494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463530295494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463530295494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463530297285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463530297289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 20:11:37 2016 " "Processing started: Tue May 17 20:11:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463530297289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463530297289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463530297289 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_6_1200mv_85c_slow.vho C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_6_1200mv_85c_slow.vho in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_6_1200mv_0c_slow.vho C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_6_1200mv_0c_slow.vho in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_min_1200mv_0c_fast.vho C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_min_1200mv_0c_fast.vho in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl.vho C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl.vho in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_6_1200mv_85c_vhd_slow.sdo C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_6_1200mv_0c_vhd_slow.sdo C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_min_1200mv_0c_vhd_fast.sdo C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exh_pipe_vhdl_vhd.sdo C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/ simulation " "Generated file exh_pipe_vhdl_vhd.sdo in folder \"C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463530297800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463530297861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 20:11:37 2016 " "Processing ended: Tue May 17 20:11:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463530297861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463530297861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463530297861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463530297861 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463530298443 ""}
