# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART.srcs/sources_1/new/BaudRate_generator.v" \
"../../../../UART.srcs/sources_1/imports/TP1/alu.v" \
"../../../../UART.srcs/sources_1/new/interface.v" \
"../../../../UART.srcs/sources_1/new/rx_uart.v" \
"../../../../../../../../testRxUart.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
