#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Apr 20 15:44:39 2016
# Process ID: 20391
# Log file: /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/vivado.log
# Journal file: /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/vivado.jou
#-----------------------------------------------------------
WARNING: [Common 17-191] Locale 'LANG=en_US.UTF-8' not supported by C library, falling back to classic locale 'C'.
source default.pa.tcl
# source mkBridge.pa.tcl
## if {[ file exists ./mkBridge ]} {
##   # if the project directory exists, delete it and create a new one
##   file delete -force ./mkBridge
## }
## file delete -force ./mkBridge.bit
## create_project mkBridge ./mkBridge -part xc7vx485t-ffg1761-2
## set_property design_mode RTL [current_fileset -srcset]
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v}
## add_file -norecurse {/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v}
## add_file -norecurse {/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v}
## add_file -norecurse {/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v}
## add_file -norecurse {/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegUN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingRegUN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingRegN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CRegN5.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RegA.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/CrossingBypassWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockGen.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RWire0.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/BypassWire.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ConfigRegN.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v}
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_rate.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_reset.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v}
## add_file -norecurse {/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v}
## add_file -norecurse {/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v}
WARNING: [filemgmt 56-12] File '/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v' cannot be added to the project because it already exists in the project, skipping this file
## read_xdc ./default.xdc
## set_property top mkBridge [get_property srcset [current_run]]
## set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
## set_property strategy {Vivado Implementation Defaults} [get_runs impl_1]
## set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION off [get_runs synth_1]
## synth_design -rtl -name rtl_1 -verilog_define BSV_TOP=mkBridge
Command: synth_design -rtl -name rtl_1 -verilog_define BSV_TOP=mkBridge

Starting synthesis...

Using part: xc7vx485tffg1761-2
Top: mkBridge
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_gt_top with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_brams_7x with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_lane with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_misc with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 817.773 ; gain = 174.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkBridge' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:37]
INFO: [Synth 8-638] synthesizing module 'SyncWire' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncWire' (1#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
INFO: [Synth 8-638] synthesizing module 'ResetEither' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-256] done synthesizing module 'ResetEither' (2#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-638] synthesizing module 'SyncReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-256] done synthesizing module 'SyncReset0' (3#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 81 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (4#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkPCIEtoBNoCSceMi_4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'mkTLPArbiter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 153 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (4#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkTLPArbiter' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 96 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 30 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkTLPDispatcher' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkTLPDispatcher' (6#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (6#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 5 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = DISTRIBUTED [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (7#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (7#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 98 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = BLOCK [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:64]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (8#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3861]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3908]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3931]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3953]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3975]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3998]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4022]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4045]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4067]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4090]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4114]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4138]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4161]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5308]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5356]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5662]
INFO: [Synth 8-256] done synthesizing module 'mkPCIEtoBNoCSceMi_4' (9#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (10#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MakeClock' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
	Parameter initVal bound to: 1'b0 
	Parameter initGate bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:68]
INFO: [Synth 8-256] done synthesizing module 'MakeClock' (11#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2863]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter' (12#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2866]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized0' (12#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2869]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2872]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized1' (12#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2875]
INFO: [Synth 8-638] synthesizing module 'mkSceMiLinkTypeParameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
	Parameter link_type bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiLinkTypeParameter' (13#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2878]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2881]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt64Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
	Parameter n bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt64Parameter' (14#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2884]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2887]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized2' (14#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
INFO: [Synth 8-638] synthesizing module 'ClockInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ClockInverter' (15#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (16#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (17#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
INFO: [Synth 8-638] synthesizing module 'MakeReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeReset0' (18#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2924]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2927]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2930]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2933]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2936]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2942]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2945]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2948]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2951]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (19#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_clkgen_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2993]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (20#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3031]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (20#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3040]
INFO: [Synth 8-638] synthesizing module 'SyncBit05' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit05' (21#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3056]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3064]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (21#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'FIFOL1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFOL1' (22#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 74 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 4 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized0' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3145]
INFO: [Synth 8-638] synthesizing module 'xilinx_v7_pcie_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_clock' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter REFCLK_SEL bound to: 1'b0 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:137]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (23#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'mmcm_i' of module 'MMCME2_ADV' requires 33 connections, but only 32 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:264]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (24#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_clock' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_DEV_ID bound to: 16'b1011000100000000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000111 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' (26#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:245]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' (27#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx' (28#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' (29#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:570]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' (30#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx' (31#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_top' (32#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (33#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (34#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' (35#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' (36#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' (37#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (38#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
WARNING: [Synth 8-689] width (64) of port connection 'TRNTD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1144]
WARNING: [Synth 8-689] width (1) of port connection 'TRNTREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1145]
WARNING: [Synth 8-689] width (64) of port connection 'TRNRD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1360]
WARNING: [Synth 8-689] width (1) of port connection 'TRNRREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1361]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_7x' (39#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' (40#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' (41#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' (42#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_top' (43#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:189]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' (44#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:341]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:342]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:117]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:148]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_reset' (45#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:101]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:102]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:103]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:104]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:108]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:111]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:112]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:113]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:114]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_reset' (46#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_user' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:155]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:157]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:158]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_user' (47#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_rate' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:151]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4512] found unpartitioned construct node [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:436]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_rate' (48#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_sync' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_sync' (49#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_drp' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_eq' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_rxeq_scan' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_rxeq_scan' (51#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:400]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_eq' (52#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_drp' (53#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (54#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_wrapper' (55#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (56#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_wrapper' (57#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_wrapper' (58#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_top' (59#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10' (60#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
WARNING: [Synth 8-350] instance 'pcie_7x_v1_10_i' of module 'pcie_7x_v1_10' requires 168 connections, but only 165 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:284]
INFO: [Synth 8-256] done synthesizing module 'xilinx_v7_pcie_wrapper' (61#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'SyncHandshake' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
	Parameter init bound to: 1'b0 
	Parameter delayreturn bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncHandshake' (62#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
INFO: [Synth 8-638] synthesizing module 'SyncPulse' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
INFO: [Synth 8-256] done synthesizing module 'SyncPulse' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3309]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized3' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3312]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 1 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3370]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3373]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3434]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3438]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3442]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3446]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3450]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3454]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3458]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3462]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3466]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3470]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 22 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized7' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (63#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_scemi_clkgen_mmcm' of module 'MMCME2_ADV' requires 33 connections, but only 30 given [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3537]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3604]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized4' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3607]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 97 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized1' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'mkDutWrapper' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v:39]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized3' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'mkThroughputDecrypt' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v:35]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized8' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'RevertReg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RevertReg' (64#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v:496]
INFO: [Synth 8-256] done synthesizing module 'mkThroughputDecrypt' (65#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v:35]
INFO: [Synth 8-638] synthesizing module 'mkThroughputEncrypt' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v:495]
INFO: [Synth 8-256] done synthesizing module 'mkThroughputEncrypt' (66#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v:35]
INFO: [Synth 8-256] done synthesizing module 'mkDutWrapper' (67#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v:39]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 6 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized4' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized1' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3720]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3723]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3771]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3781]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3784]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 19 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized9' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3811]
INFO: [Synth 8-638] synthesizing module 'ProbeHook' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
INFO: [Synth 8-256] done synthesizing module 'ProbeHook' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3857]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized5' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3918]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3921]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3979]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized6' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4027]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4030]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (69#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized5' (69#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (70#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4090]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4093]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4096]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4102]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4105]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4111]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4114]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4117]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized2' (70#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'usrClk_mmcm_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4159]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4197]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:6481]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:6504]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:6527]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7092]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7138]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7161]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7193]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7217]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7242]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7267]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7292]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7391]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7463]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7494]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7514]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7541]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7679]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7747]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7772]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7795]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7818]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7886]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8101]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8215]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8289]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8322]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8394]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8627]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8729]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8896]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8941]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:9384]
INFO: [Synth 8-4471] merging register 'scemi_setkey_inport_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:5341]
INFO: [Synth 8-4471] merging register 'scemi_settabledut_dut_prb_control_control_in_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4869]
INFO: [Synth 8-4471] merging register 'scemi_settabledut_softrst_req_inport_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4996]
INFO: [Synth 8-4471] merging register 'scemi_shutdown_ctrl_in_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:5462]
INFO: [Synth 8-256] done synthesizing module 'mkBridge' (71#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:37]
WARNING: [Synth 8-3917] design mkBridge has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1026.914 ; gain = 383.949
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pcie_7x_v1_10_i:PIPE_MMCM_RST_N to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:284]
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
Finished Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkBridge_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mkBridge_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1611.977 ; gain = 969.012
372 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1611.977 ; gain = 856.062
# launch_runs synth_1
[Wed Apr 20 15:45:34 2016] Launched synth_1...
Run output will be captured here: /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/mkBridge/mkBridge.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Apr 20 15:45:35 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log mkBridge.vds -m64 -mode batch -messageDb vivado.pb -source mkBridge.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mkBridge.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7vx485tffg1761-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_reset.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gtp_pipe_rate.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v
#   /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v
#   /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v
#   /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v
#   /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v
#   /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v
# }
# read_xdc /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc
# set_property used_in_implementation false [get_files /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
# set_param synth.vivado.isSynthRun true
# set_property verilog_define BSV_TOP=mkBridge [current_fileset]
# set_property webtalk.parent_dir /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/mkBridge/mkBridge.cache/wt [current_project]
# set_property parent.project_dir /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/mkBridge [current_project]
# synth_design -top mkBridge -part xc7vx485tffg1761-2 -fsm_extraction off
Command: synth_design -top mkBridge -part xc7vx485tffg1761-2 -fsm_extraction off

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_brams_7x with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_misc with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_pcie_pipe_lane with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_7x_v1_10_gt_top with formal parameter declaration list [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:244]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 808.883 ; gain = 171.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkBridge' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:37]
INFO: [Synth 8-638] synthesizing module 'SyncWire' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncWire' (1#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v:31]
INFO: [Synth 8-638] synthesizing module 'ResetEither' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-256] done synthesizing module 'ResetEither' (2#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v:42]
INFO: [Synth 8-638] synthesizing module 'SyncReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-256] done synthesizing module 'SyncReset0' (3#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 81 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (4#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkPCIEtoBNoCSceMi_4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'mkTLPArbiter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 153 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (4#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkTLPArbiter' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 96 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 30 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (5#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkTLPDispatcher' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkTLPDispatcher' (6#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (6#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 5 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = DISTRIBUTED [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (7#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (7#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 98 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = BLOCK [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:64]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (8#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3861]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3908]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3931]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3953]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3975]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3998]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4022]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4045]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4067]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4090]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4114]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4138]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4161]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5308]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5356]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:5662]
INFO: [Synth 8-256] done synthesizing module 'mkPCIEtoBNoCSceMi_4' (9#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:65]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (10#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MakeClock' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
	Parameter initVal bound to: 1'b0 
	Parameter initGate bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:68]
INFO: [Synth 8-256] done synthesizing module 'MakeClock' (11#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2863]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter' (12#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2866]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized0' (12#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2869]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2872]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized1' (12#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2875]
INFO: [Synth 8-638] synthesizing module 'mkSceMiLinkTypeParameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
	Parameter link_type bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiLinkTypeParameter' (13#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2878]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2881]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt64Parameter' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
	Parameter n bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt64Parameter' (14#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2884]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2887]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized2' (14#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
INFO: [Synth 8-638] synthesizing module 'ClockInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ClockInverter' (15#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (16#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (17#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
INFO: [Synth 8-638] synthesizing module 'MakeReset0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeReset0' (18#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2924]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2927]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2930]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2933]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2936]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2942]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2945]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2948]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2951]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (19#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_clkgen_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:2993]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (20#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3031]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (20#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3040]
INFO: [Synth 8-638] synthesizing module 'SyncBit05' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit05' (21#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3056]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3064]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (21#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'FIFOL1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFOL1' (22#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 74 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 4 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized0' (23#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3145]
INFO: [Synth 8-638] synthesizing module 'xilinx_v7_pcie_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_clock' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter REFCLK_SEL bound to: 1'b0 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:137]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (23#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'mmcm_i' of module 'MMCME2_ADV' requires 33 connections, but only 32 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:264]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (24#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_clock' (25#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_DEV_ID bound to: 16'b1011000100000000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000111 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_pipeline' (26#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:245]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx_null_gen' (27#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_rx' (28#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_pipeline' (29#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:570]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx_thrtl_ctl' (30#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_tx' (31#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v:69]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_axi_basic_top' (32#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (33#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:33354]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (34#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_7x' (35#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_brams_7x' (36#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_bram_top_7x' (37#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v:71]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter BAR0 bound to: -32768 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (38#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21383]
WARNING: [Synth 8-689] width (64) of port connection 'TRNTD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1144]
WARNING: [Synth 8-689] width (1) of port connection 'TRNTREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1145]
WARNING: [Synth 8-689] width (64) of port connection 'TRNRD' does not match port width (128) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1360]
WARNING: [Synth 8-689] width (1) of port connection 'TRNRREM' does not match port width (2) of module 'PCIE_2_1' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:1361]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_7x' (39#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_misc' (40#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_lane' (41#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_pipe_pipeline' (42#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pcie_top' (43#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_top' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:189]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_rx_valid_filter_7x' (44#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:341]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:342]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:117]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:148]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_reset' (45#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_reset' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:101]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:102]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:103]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:104]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:108]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:111]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:112]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:113]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:114]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_reset' (46#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_user' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:155]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:157]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:158]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_user' (47#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_rate' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:151]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4512] found unpartitioned construct node [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:436]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_rate' (48#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_sync' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_sync' (49#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_drp' (50#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_pipe_eq' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_rxeq_scan' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_rxeq_scan' (51#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v:65]
INFO: [Synth 8-226] default block is never used [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:400]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_eq' (52#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_drp' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_drp' (53#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_qpll_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (54#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_qpll_wrapper' (55#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_v1_10_gt_wrapper' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (56#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_wrapper' (57#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_pipe_wrapper' (58#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v:157]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10_gt_top' (59#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_v1_10' (60#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:63]
WARNING: [Synth 8-350] instance 'pcie_7x_v1_10_i' of module 'pcie_7x_v1_10' requires 168 connections, but only 165 given [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:284]
INFO: [Synth 8-256] done synthesizing module 'xilinx_v7_pcie_wrapper' (61#1) [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'SyncHandshake' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
	Parameter init bound to: 1'b0 
	Parameter delayreturn bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncHandshake' (62#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v:41]
INFO: [Synth 8-638] synthesizing module 'SyncPulse' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
INFO: [Synth 8-256] done synthesizing module 'SyncPulse' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3309]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized3' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3312]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 1 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3370]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3373]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3434]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3438]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3442]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3446]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3450]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3454]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3458]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3462]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3466]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3470]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 22 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized7' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized7' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (63#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'scemi_scemi_clkgen_mmcm' of module 'MMCME2_ADV' requires 33 connections, but only 30 given [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3537]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3604]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized4' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3607]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 97 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized1' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'mkDutWrapper' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v:39]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized3' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized3' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'mkThroughputDecrypt' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v:35]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized8' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized8' (63#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'RevertReg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RevertReg' (64#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v:496]
INFO: [Synth 8-256] done synthesizing module 'mkThroughputDecrypt' (65#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputDecrypt.v:35]
INFO: [Synth 8-638] synthesizing module 'mkThroughputEncrypt' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v:495]
INFO: [Synth 8-256] done synthesizing module 'mkThroughputEncrypt' (66#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkThroughputEncrypt.v:35]
INFO: [Synth 8-256] done synthesizing module 'mkDutWrapper' (67#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkDutWrapper.v:39]
INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized1' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 6 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized4' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized4' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized1' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3720]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3723]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3771]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3781]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3784]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized9' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 19 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized9' (67#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3811]
INFO: [Synth 8-638] synthesizing module 'ProbeHook' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
INFO: [Synth 8-256] done synthesizing module 'ProbeHook' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3857]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized5' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3918]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3921]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3979]
INFO: [Synth 8-638] synthesizing module 'mkSceMiUInt32Parameter__parameterized6' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mkSceMiUInt32Parameter__parameterized6' (68#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:3982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4027]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4030]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (69#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized5' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized5' (69#1) [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (70#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10265]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4090]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4093]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4096]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4102]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4105]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4111]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4114]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4117]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized2' [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized2' (70#1) [/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-350] instance 'usrClk_mmcm_pll' of module 'MMCME2_ADV' requires 33 connections, but only 28 given [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4159]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4197]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:6481]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:6504]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:6527]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7092]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7138]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7161]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7193]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7217]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7242]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7267]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7292]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7391]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7463]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7494]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7514]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7541]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7679]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7747]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7772]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7795]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7818]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:7886]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8101]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8215]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8289]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8322]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8394]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8627]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8729]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8896]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:8941]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:9384]
INFO: [Synth 8-4471] merging register 'scemi_setkey_inport_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:5341]
INFO: [Synth 8-4471] merging register 'scemi_settabledut_dut_prb_control_control_in_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4869]
INFO: [Synth 8-4471] merging register 'scemi_settabledut_softrst_req_inport_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:4996]
INFO: [Synth 8-4471] merging register 'scemi_shutdown_ctrl_in_requestF_rv_reg' into 'scemi_processor_req_inport_requestF_rv_reg' [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:5462]
INFO: [Synth 8-256] done synthesizing module 'mkBridge' (71#1) [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/vlog_dut/mkBridge.v:37]
WARNING: [Synth 8-3917] design mkBridge has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1020.023 ; gain = 382.949
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pcie_7x_v1_10_i:PIPE_MMCM_RST_N to constant 0 [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v:284]
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
Finished Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkBridge_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mkBridge_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1605.086 ; gain = 968.012
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1605.086 ; gain = 968.012
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1605.086 ; gain = 968.012
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_1_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10205]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_10_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10231]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_11_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10232]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_12_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10233]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_13_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10234]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_14_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10235]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_15_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10236]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_2_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10206]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_3_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10214]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_4_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10215]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_5_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10216]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_6_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10217]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_7_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10218]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_8_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10219]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_read_req_tlp_valids_9_reg' into 'pbb_dma_dma_read_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10230]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_1_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10253]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_10_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10279]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_11_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10280]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_12_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10281]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_13_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10282]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_14_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10283]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_15_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10284]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_2_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10254]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_3_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10262]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_4_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10263]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_5_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10264]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_6_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10265]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_7_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10266]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_8_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10267]
INFO: [Synth 8-4471] merging register 'pbb_dma_dma_write_req_tlp_valids_9_reg' into 'pbb_dma_dma_write_req_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10278]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_1_reg' into 'pbb_dma_intr_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3174]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_11_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10306]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_12_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10307]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_13_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10308]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_14_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10309]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_15_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10310]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_2_reg' into 'pbb_dma_intr_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:3175]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_3_reg' into 'pbb_dma_intr_tlp_valids_0_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10298]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_4_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10298]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_5_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10299]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_6_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10300]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_7_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10301]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_8_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10302]
INFO: [Synth 8-4471] merging register 'pbb_dma_intr_tlp_valids_9_reg' into 'pbb_dma_intr_tlp_valids_10_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:10305]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v:4232]
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v:415]
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:907]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v:917]
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'current_gate_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:128]
INFO: [Synth 8-223] decloning instance '_unnamed__1' (SyncWire) to 'scemi_wIsOutOfReset'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_fifoRxData_sCrosseddReset'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_processor_req_inport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_processor_resp_outport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_setkey_inport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_settabledut_dut_prb_control_control_in_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_settabledut_dut_prb_control_data_out_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_settabledut_softrst_req_inport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_settabledut_softrst_resp_outport_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_shutdown_ctrl_in_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_dCrossedsReset' (SyncReset0) to 'scemi_shutdown_ctrl_out_nocResetUClock'
INFO: [Synth 8-223] decloning instance 'scemi_1_fifoTxData_sCrosseddReset' (SyncReset0) to 'scemi_fifoRxData_dCrossedsReset'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_rstgen_inv_rstn' (SyncReset0) to 'scemi_rstgen_inv_rstn'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_clk_port_scemi_param_dutyHi'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_clk_port_scemi_param_phase'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_settabledut_dut_prb_control_control_in_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_settabledut_dut_prb_control_data_out_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_clockNum' (mkSceMiUInt32Parameter__parameterized0) to 'scemi_settabledut_dut_prb_control_dutclkctrl_param_clockNum'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_processor_req_inport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_processor_resp_outport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_setkey_inport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_settabledut_dut_prb_control_control_in_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_settabledut_dut_prb_control_data_out_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_settabledut_dut_prb_control_dutclkctrl_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_settabledut_softrst_req_inport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_settabledut_softrst_resp_outport_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_shutdown_ctrl_in_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_link_type' (mkSceMiLinkTypeParameter) to 'scemi_shutdown_ctrl_out_param_link_type'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_param_ratioDen' (mkSceMiUInt64Parameter) to 'scemi_clk_port_scemi_param_ratioNum'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_rstgen_inv_clk' (ClockInverter) to 'scemi_rstgen_inv_clk'
INFO: [Synth 8-223] decloning instance 'scemi_clk_port_scemi_rstgen_rstgen' (MakeReset0) to 'scemi_rstgen_rstgen'
INFO: [Synth 8-223] decloning instance 'scemi_processor_req_inport_param_channelId' (mkSceMiUInt32Parameter__parameterized3) to 'scemi_processor_resp_outport_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_setkey_inport_param_channelId' (mkSceMiUInt32Parameter__parameterized4) to 'scemi_shutdown_ctrl_out_param_channelId'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_deqP_virtual_reg_0' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_full_virtual_reg_0'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_deqP_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_empty_virtual_reg_2'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_deqP_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_enqP_virtual_reg_1'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_deqP_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_full_virtual_reg_2'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_empty_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_inputFIFO_enqP_virtual_reg_0'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_deqP_virtual_reg_0' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_full_virtual_reg_0'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_deqP_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_empty_virtual_reg_2'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_deqP_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_enqP_virtual_reg_1'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_deqP_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_full_virtual_reg_2'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_empty_virtual_reg_1' (RevertReg) to 'scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_inputFIFO_enqP_virtual_reg_0'
INFO: [Synth 8-223] decloning instance 'scemi_settabledut_softrst_req_inport_param_channelId' (mkSceMiUInt32Parameter__parameterized5) to 'scemi_settabledut_softrst_resp_outport_param_channelId'

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mkPCIEtoBNoCSceMi_4__GB0 |           1|     39317|
|2     |mkPCIEtoBNoCSceMi_4__GB1 |           1|     14789|
|3     |mkPCIEtoBNoCSceMi_4__GB2 |           1|     11550|
|4     |mkBridge__GCB0           |           1|     39570|
|5     |mkBridge__GCB1           |           1|     18667|
|6     |mkBridge__GCB2           |           1|     22554|
|7     |mkBridge__GCB3           |           1|     19681|
|8     |mkBridge__GCB14          |           1|        14|
+------+-------------------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 7     
	   2 Input     22 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 12    
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 27    
	   3 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 13    
+---XORs : 
	   2 Input     24 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 32    
+---Registers : 
	              256 Bit    Registers := 8     
	              216 Bit    Registers := 2     
	              162 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	              153 Bit    Registers := 12    
	              105 Bit    Registers := 2     
	               98 Bit    Registers := 5     
	               97 Bit    Registers := 2     
	               96 Bit    Registers := 5     
	               81 Bit    Registers := 8     
	               74 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               48 Bit    Registers := 20    
	               32 Bit    Registers := 36    
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 58    
	               22 Bit    Registers := 11    
	               19 Bit    Registers := 11    
	               18 Bit    Registers := 65    
	               16 Bit    Registers := 80    
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 119   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 123   
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 100   
	                3 Bit    Registers := 113   
	                2 Bit    Registers := 188   
	                1 Bit    Registers := 1898  
+---RAMs : 
	               3K Bit         RAMs := 2     
	              592 Bit         RAMs := 1     
	              194 Bit         RAMs := 2     
	                2 Bit         RAMs := 6     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 2     
	   2 Input     98 Bit        Muxes := 2     
	   5 Input     74 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 126   
	  37 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 210   
	   6 Input     24 Bit        Muxes := 4     
	  27 Input     24 Bit        Muxes := 2     
	   5 Input     22 Bit        Muxes := 8     
	   2 Input     22 Bit        Muxes := 11    
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 12    
	   4 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 8     
	   5 Input     18 Bit        Muxes := 8     
	   7 Input     18 Bit        Muxes := 16    
	   2 Input     18 Bit        Muxes := 33    
	   2 Input     16 Bit        Muxes := 46    
	   4 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 20    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 10    
	   4 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 27    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2267  
	   4 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   8 Input      6 Bit        Muxes := 2     
	  37 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 40    
	   2 Input      6 Bit        Muxes := 148   
	   8 Input      5 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 167   
	   6 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 175   
	   4 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 16    
	  10 Input      3 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 114   
	   2 Input      2 Bit        Muxes := 55    
	   4 Input      2 Bit        Muxes := 14    
	  32 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 151   
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 67    
	   4 Input      1 Bit        Muxes := 34    
	  10 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1173  
	   6 Input      1 Bit        Muxes := 24    
	  32 Input      1 Bit        Muxes := 152   
	  13 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 26    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkBridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 8     
	              162 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               98 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               81 Bit    Registers := 4     
	               74 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 23    
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 102   
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   5 Input     74 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
Module FIFO2__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkTLPArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkTLPDispatcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module BRAM2__1 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module BRAM2 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPCIEtoBNoCSceMi_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 12    
	   3 Input     13 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 5     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
+---Registers : 
	              216 Bit    Registers := 2     
	              105 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 2     
	   2 Input     98 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 123   
	  37 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 11    
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2221  
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	  37 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 33    
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 790   
	   4 Input      1 Bit        Muxes := 1     
Module mkSceMiUInt32Parameter 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized0 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized1 
Detailed RTL Component Info : 
Module mkSceMiLinkTypeParameter 
Detailed RTL Component Info : 
Module mkSceMiUInt64Parameter 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized2 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized3 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized4 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized5 
Detailed RTL Component Info : 
Module mkSceMiUInt32Parameter__parameterized6 
Detailed RTL Component Info : 
Module ResetInverter 
Detailed RTL Component Info : 
Module SyncReset0 
Detailed RTL Component Info : 
Module SyncWire__1 
Detailed RTL Component Info : 
Module ResetInverter__1 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pcie_7x_v1_10_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module pcie_7x_v1_10_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_axi_basic_rx 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module pcie_7x_v1_10_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module pcie_7x_v1_10_axi_basic_tx 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_axi_basic_top 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__7 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__7 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__6 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__6 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__5 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__5 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__4 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__4 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_brams_7x__1 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__1 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__1 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__2 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__2 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO__3 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x__3 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_brams_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_bram_top_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_7x 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pcie_7x_v1_10_pcie_pipe_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_v1_10_pcie_pipe_pipeline 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module pcie_7x_v1_10_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 7     
Module pcie_7x_v1_10_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
Module pcie_7x_v1_10_pipe_user__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_qpll_drp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_qpll_wrapper__1 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_gt_wrapper__2 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_gt_wrapper__3 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_gt_wrapper__4 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_gt_wrapper__5 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_qpll_wrapper 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_gt_wrapper__6 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_gt_wrapper__7 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_gt_wrapper__8 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 15    
Module pcie_7x_v1_10_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_v1_10_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_7x_v1_10_gt_wrapper 
Detailed RTL Component Info : 
Module pcie_7x_v1_10_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module pcie_7x_v1_10_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pcie_7x_v1_10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module xilinx_v7_pcie_wrapper 
Detailed RTL Component Info : 
Module ResetEither__1 
Detailed RTL Component Info : 
Module ClockInverter 
Detailed RTL Component Info : 
Module SyncResetA__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncReset0__1 
Detailed RTL Component Info : 
Module MakeReset0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResetInverter__2 
Detailed RTL Component Info : 
Module ResetInverter__3 
Detailed RTL Component Info : 
Module SyncResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SyncBit05__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBit05__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBit05__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBit05 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncResetA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SyncResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ResetEither__2 
Detailed RTL Component Info : 
Module ResetEither__3 
Detailed RTL Component Info : 
Module FIFO2__1 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	               74 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              592 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncResetA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module MakeResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncPulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ResetEither__4 
Detailed RTL Component Info : 
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncHandshake__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	               97 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              194 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncResetA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module MakeResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FIFO2__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncHandshake__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module FIFO2__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ProbeHook 
Detailed RTL Component Info : 
Module SyncHandshake__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncFIFO__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncPulse__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncFIFO__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncHandshake__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SyncHandshake__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncHandshake 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncPulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module MakeClock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResetInverter__4 
Detailed RTL Component Info : 
Module MakeClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncReset0__2 
Detailed RTL Component Info : 
Module ResetEither__5 
Detailed RTL Component Info : 
Module SyncReset0__3 
Detailed RTL Component Info : 
Module ResetEither 
Detailed RTL Component Info : 
Module SyncWire__2 
Detailed RTL Component Info : 
Module SyncWire 
Detailed RTL Component Info : 
Module FIFOL1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncResetA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SyncFIFO__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	               97 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              194 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncFIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RevertReg__6 
Detailed RTL Component Info : 
Module RevertReg__7 
Detailed RTL Component Info : 
Module RevertReg__8 
Detailed RTL Component Info : 
Module RevertReg__9 
Detailed RTL Component Info : 
Module RevertReg 
Detailed RTL Component Info : 
Module mkThroughputDecrypt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     24 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 6     
	               24 Bit    Registers := 29    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  27 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 105   
	   2 Input      3 Bit        Muxes := 5     
Module FIFO2__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RevertReg__1 
Detailed RTL Component Info : 
Module RevertReg__2 
Detailed RTL Component Info : 
Module RevertReg__3 
Detailed RTL Component Info : 
Module RevertReg__4 
Detailed RTL Component Info : 
Module RevertReg__5 
Detailed RTL Component Info : 
Module mkThroughputEncrypt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     24 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 6     
	               24 Bit    Registers := 29    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  27 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 105   
	   2 Input      3 Bit        Muxes := 5     
Module mkDutWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResetInverter__5 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\reset_hold_reg[2] ) is unused and will be removed from module SyncResetA__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\reset_hold_reg[1] ) is unused and will be removed from module SyncResetA__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\reset_hold_reg[0] ) is unused and will be removed from module SyncResetA__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncBit05__1.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncBit05__1.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncBit05__2.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncBit05__2.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncBit05__3.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncBit05__3.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncBit05.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncBit05.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__3.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__3.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__3.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__3.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__4.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__4.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__4.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__4.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__9.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__9.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__9.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__9.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__10.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__10.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__10.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__10.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__13.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__13.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__13.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__13.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__14.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__14.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__14.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__14.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse__17.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse__17.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse__17.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse__17.
WARNING: [Synth 8-3332] Sequential element (sSyncReg_reg) is unused and will be removed from module SyncPulse.
WARNING: [Synth 8-3332] Sequential element (dSyncReg1_reg) is unused and will be removed from module SyncPulse.
WARNING: [Synth 8-3332] Sequential element (dSyncReg2_reg) is unused and will be removed from module SyncPulse.
WARNING: [Synth 8-3332] Sequential element (dSyncPulse_reg) is unused and will be removed from module SyncPulse.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[29] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[28] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[27] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[26] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[25] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[24] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[23] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[22] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[21] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[20] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[19] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[18] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[17] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[16] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[15] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[14] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[13] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[29] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[28] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[27] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[26] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[25] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[24] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[23] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[22] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[21] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[20] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[19] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[18] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[17] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[16] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[15] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[14] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[13] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[29] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[28] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[27] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[26] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[25] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[24] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[23] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[22] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[21] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[20] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[19] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[18] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[17] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[16] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[15] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[14] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data1_reg_reg[13] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[29] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[28] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[27] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[26] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[25] ) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (\data0_reg_reg[24] ) is unused and will be removed from module FIFO2__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'scemi_clk_port_scemi_clkgen/new_gate_reg' into 'scemi_uclkgen/new_gate_reg' [/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v:110]
WARNING: [Synth 8-3917] design mkBridge has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design mkBridge has port leds[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1605.086 ; gain = 968.012
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|BRAM2       | RAM_reg    | 32 X 98(WRITE_FIRST)   | W | R | 32 X 98(WRITE_FIRST)   | W | R | Port A and B | 0      | 3      | BRAM2/extram      | 
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+---------------+-----------------------------------------------------------+--------------------+----------------------+----------------+-------------------+
|Module Name    | RTL Object                                                | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name | 
+---------------+-----------------------------------------------------------+--------------------+----------------------+----------------+-------------------+
|SizedFIFO      | arr_reg                                                   | User Attribute     | 32 X 5               | RAM32M x 1     | SizedFIFO/ram__11 | 
|SyncFIFO       | fifoMem_reg                                               | Implied            | 8 X 74               | RAM32M x 13    | SyncFIFO/ram__12  | 
|SyncFIFO       | fifoMem_reg                                               | Implied            | 2 X 1                | RAM16X1D x 1   | SyncFIFO/ram__13  | 
|SyncFIFO       | fifoMem_reg                                               | Implied            | 2 X 1                | RAM16X1D x 1   | SyncFIFO/ram__14  | 
|SyncFIFO       | fifoMem_reg                                               | Implied            | 2 X 97               | RAM32M x 17    | SyncFIFO/ram__15  | 
|SyncFIFO       | fifoMem_reg                                               | Implied            | 2 X 1                | RAM16X1D x 1   | SyncFIFO/ram__16  | 
|mkBridge__GCB3 | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg  | Implied            | 2 X 1                | RAM16X1D x 1   | ram__17           | 
|mkBridge__GCB3 | scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg | Implied            | 2 X 97               | RAM32M x 17    | ram__18           | 
+---------------+-----------------------------------------------------------+--------------------+----------------------+----------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_0/\pbb_dma_intr_tlp_values_8_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_intr_tlp_values_9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_0/pbb_arbiter/\tlp_out_cfg_fifo/data1_reg_reg[143] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scemi_bridgei_0/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_wr_buffer_queue_rCache_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_0/\pbb_dma_rd_buffer_queue_rCache_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_2/\pbb_dma_msg_parse_header_pos_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scemi_bridgei_2/pbb_csr_clock_status/\data1_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\scemi_fFromBridgeBeat_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\scemi_fFromBridgeBeat_ifc_rDataCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_ackFifo/\data1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/scemi_settabledut_dut_prb_control_ackFifo/\data1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_max_payload_cr_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_uclkgen/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_rcb_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_rcb_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_rcb_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_rcb_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_rcb_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_rcb_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_shutdown_ctrl_out_beats_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_fFromContinueBeat_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_fFromContinueBeat_ifc_rDataCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_fS2MsgOut_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_fS2MsgOut_ifc_rDataCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\scemi_fS1MsgOut_ifc_rDataCount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/scemi_settabledut_dut_prb_control_prb_str/\data0_reg_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:05:29 . Memory (MB): peak = 2113.750 ; gain = 1476.676
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty through list for constraint at line 186 of /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:186]
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
can't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
incorrect set of required parameters for "create_generated_clock" at line 217 of file /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:37 ; elapsed = 00:05:32 . Memory (MB): peak = 2118.750 ; gain = 1481.676
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:51 ; elapsed = 00:05:46 . Memory (MB): peak = 2169.758 ; gain = 1532.684
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_20026' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19607' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19210' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18752' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18355' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17958' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17561' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17097' with timing assertions on output pin 'O'
INFO: [Synth 8-139] cannot merge instances \scemi_uclkgen/CLK_VAL_OUT_reg  and \scemi_uclkgen/current_clk_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rxresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txresetdone_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txresetdone_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg  and \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg  because of non-equivalent assertions
INFO: [Common 17-14] Message 'Synth 8-139' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_20026' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19607' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19210' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18752' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18355' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17958' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17561' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17097' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_20026' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19607' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19210' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18752' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18355' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17958' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17561' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17097' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_20026' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19607' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_19210' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18752' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_18355' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17958' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17561' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_17097' with timing assertions on output pin 'O'
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:45 ; elapsed = 00:06:41 . Memory (MB): peak = 2256.695 ; gain = 1619.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-4617] Design mkBridge has 20 max_fanout violations that cannot be satisfied.

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_donem_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_en_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_mode_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_mode_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/gen3_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/gen3_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/qplllock_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/qplllock_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/rxsync_donem_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_en_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred :in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_mode_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_mode_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/rxsync_donem_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_en_reg1_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred :in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4560] design has 13 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:49 ; elapsed = 00:06:45 . Memory (MB): peak = 2256.695 ; gain = 1619.621
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:49 ; elapsed = 00:06:45 . Memory (MB): peak = 2256.695 ; gain = 1619.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:53 ; elapsed = 00:06:49 . Memory (MB): peak = 2256.695 ; gain = 1619.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mkBridge    | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5] | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|mkBridge    | scemi_setkey_inport_scemiInportBeats_reg[5]                  | 4      | 6     | YES          | NO                 | NO                | 6      | 0       | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |    41|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |   418|
|4     |GTXE2_CHANNEL |     8|
|5     |GTXE2_COMMON  |     2|
|6     |IBUFDS_GTE2   |     1|
|7     |INV           |     9|
|8     |LUT1          |  1623|
|9     |LUT2          |  1791|
|10    |LUT3          |  2284|
|11    |LUT4          |  2669|
|12    |LUT5          |  4872|
|13    |LUT6          |  9505|
|14    |MMCME2_ADV    |     4|
|15    |MUXF7         |   327|
|16    |MUXF8         |    26|
|17    |PCIE_2_1      |     1|
|18    |RAM16X1D      |     3|
|19    |RAM32M        |    16|
|20    |RAMB36E1      |     6|
|21    |RAMB36E1_1    |     8|
|22    |SRL16E        |     7|
|23    |FDCE          |   372|
|24    |FDPE          |    96|
|25    |FDRE          | 12517|
|26    |FDSE          |   596|
|27    |IBUF          |    19|
|28    |IBUFDS        |     1|
|29    |OBUF          |    24|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                       |Module                                 |Cells |
+------+---------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                            |                                       | 37247|
|2     |  scemi_1_outFifo                                              |FIFO2                                  |   528|
|3     |  scemi_bridge                                                 |mkPCIEtoBNoCSceMi_4                    | 19102|
|4     |    pbb_arbiter                                                |mkTLPArbiter                           |  1803|
|5     |      tlp_out_cfg_fifo                                         |FIFO2__parameterized0_137              |   637|
|6     |      tlp_out_dma_fifo                                         |FIFO2__parameterized0_138              |   704|
|7     |      tlp_out_fifo                                             |FIFO2__parameterized0_139              |   458|
|8     |    pbb_csr_clock_control                                      |FIFO2__parameterized1_130              |    67|
|9     |    pbb_csr_clock_status                                       |FIFO2__parameterized1_131              |    94|
|10    |    pbb_csr_intr_info                                          |FIFO2__parameterized2                  |   337|
|11    |    pbb_csr_rd_addr_queue                                      |FIFO2__parameterized3                  |   836|
|12    |    pbb_dispatcher                                             |mkTLPDispatcher                        |  4335|
|13    |      tlp_in_cfg_fifo                                          |FIFO2__parameterized0                  |  1924|
|14    |      tlp_in_dma_fifo                                          |FIFO2__parameterized0_135              |  1817|
|15    |      tlp_in_fifo                                              |FIFO2__parameterized0_136              |   592|
|16    |    pbb_dma_dont_wait_out                                      |FIFO2__parameterized4_132              |    11|
|17    |    pbb_dma_intr_info                                          |FIFO2__parameterized2_133              |   291|
|18    |    pbb_dma_last_tag_queue                                     |SizedFIFO                              |   134|
|19    |    pbb_dma_msg_len_out                                        |FIFO2__parameterized5                  |  1610|
|20    |    pbb_dma_rd_buffer_queue_memory                             |BRAM2                                  |   176|
|21    |    pbb_dma_wr_buffer_queue_memory                             |BRAM2_134                              |   221|
|22    |  scemi_clk_port_scemi_clkgen                                  |MakeClock                              |     9|
|23    |  scemi_clk_port_scemi_rstgen_inv_rstgen                       |MakeResetA                             |     2|
|24    |    rstSync                                                    |SyncResetA_129                         |     2|
|25    |  scemi_clk_port_scemi_rstgen_rstgen                           |MakeReset0                             |     6|
|26    |  scemi_epReset125                                             |SyncResetA__parameterized1             |     9|
|27    |  scemi_epReset250                                             |SyncResetA__parameterized1_0           |     6|
|28    |  scemi_fToBridgeBeat                                          |FIFOL1                                 |    43|
|29    |  scemi_inFifo                                                 |FIFO2_1                                |   593|
|30    |  scemi_init_state_msgFIFO                                     |SyncFIFO                               |   159|
|31    |  scemi_network_status                                         |MakeResetA__parameterized0             |     8|
|32    |    rstSync                                                    |SyncResetA__parameterized2             |     7|
|33    |  scemi_pcie_ep                                                |xilinx_v7_pcie_wrapper                 | 10349|
|34    |    \ext_clk.pipe_clock_i                                      |pcie_7x_v1_10_pipe_clock               |    29|
|35    |    pcie_7x_v1_10_i                                            |pcie_7x_v1_10                          | 10320|
|36    |      gt_top_i                                                 |pcie_7x_v1_10_gt_top                   |  9326|
|37    |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x    |    52|
|38    |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_71 |    51|
|39    |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_72 |    51|
|40    |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_73 |    52|
|41    |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_74 |    52|
|42    |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_75 |    51|
|43    |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_76 |    51|
|44    |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst      |pcie_7x_v1_10_gt_rx_valid_filter_7x_77 |    53|
|45    |        pipe_wrapper_i                                         |pcie_7x_v1_10_pipe_wrapper             |  8903|
|46    |          \pipe_lane[0].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper               |     6|
|47    |          \pipe_lane[0].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp                 |   152|
|48    |          \pipe_lane[0].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq                  |   544|
|49    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_128            |   190|
|50    |          \pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i       |pcie_7x_v1_10_qpll_drp                 |   142|
|51    |          \pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i   |pcie_7x_v1_10_qpll_wrapper             |     1|
|52    |          \pipe_lane[0].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate                |   154|
|53    |          \pipe_lane[0].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync                |    64|
|54    |          \pipe_lane[0].pipe_user_i                            |pcie_7x_v1_10_pipe_user                |   119|
|55    |          \pipe_lane[1].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_78            |     4|
|56    |          \pipe_lane[1].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_79              |   152|
|57    |          \pipe_lane[1].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_80               |   544|
|58    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_127            |   190|
|59    |          \pipe_lane[1].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_81             |   154|
|60    |          \pipe_lane[1].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_82             |    57|
|61    |          \pipe_lane[1].pipe_user_i                            |pcie_7x_v1_10_pipe_user_83             |   121|
|62    |          \pipe_lane[2].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_84            |     4|
|63    |          \pipe_lane[2].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_85              |   152|
|64    |          \pipe_lane[2].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_86               |   544|
|65    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_126            |   190|
|66    |          \pipe_lane[2].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_87             |   154|
|67    |          \pipe_lane[2].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_88             |    57|
|68    |          \pipe_lane[2].pipe_user_i                            |pcie_7x_v1_10_pipe_user_89             |   119|
|69    |          \pipe_lane[3].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_90            |     4|
|70    |          \pipe_lane[3].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_91              |   152|
|71    |          \pipe_lane[3].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_92               |   544|
|72    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_125            |   190|
|73    |          \pipe_lane[3].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_93             |   154|
|74    |          \pipe_lane[3].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_94             |    57|
|75    |          \pipe_lane[3].pipe_user_i                            |pcie_7x_v1_10_pipe_user_95             |   123|
|76    |          \pipe_lane[4].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_96            |     4|
|77    |          \pipe_lane[4].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_97              |   152|
|78    |          \pipe_lane[4].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_98               |   544|
|79    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_124            |   190|
|80    |          \pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i       |pcie_7x_v1_10_qpll_drp_99              |   144|
|81    |          \pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i   |pcie_7x_v1_10_qpll_wrapper_100         |     1|
|82    |          \pipe_lane[4].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_101            |   154|
|83    |          \pipe_lane[4].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_102            |    57|
|84    |          \pipe_lane[4].pipe_user_i                            |pcie_7x_v1_10_pipe_user_103            |   120|
|85    |          \pipe_lane[5].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_104           |     6|
|86    |          \pipe_lane[5].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_105             |   152|
|87    |          \pipe_lane[5].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_106              |   543|
|88    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_123            |   190|
|89    |          \pipe_lane[5].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_107            |   154|
|90    |          \pipe_lane[5].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_108            |    57|
|91    |          \pipe_lane[5].pipe_user_i                            |pcie_7x_v1_10_pipe_user_109            |   122|
|92    |          \pipe_lane[6].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_110           |     8|
|93    |          \pipe_lane[6].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_111             |   152|
|94    |          \pipe_lane[6].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_112              |   535|
|95    |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan_122            |   192|
|96    |          \pipe_lane[6].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_113            |   151|
|97    |          \pipe_lane[6].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_114            |    57|
|98    |          \pipe_lane[6].pipe_user_i                            |pcie_7x_v1_10_pipe_user_115            |   124|
|99    |          \pipe_lane[7].gt_wrapper_i                           |pcie_7x_v1_10_gt_wrapper_116           |     4|
|100   |          \pipe_lane[7].pipe_drp.pipe_drp_i                    |pcie_7x_v1_10_pipe_drp_117             |   153|
|101   |          \pipe_lane[7].pipe_eq.pipe_eq_i                      |pcie_7x_v1_10_pipe_eq_118              |   535|
|102   |            rxeq_scan_i                                        |pcie_7x_v1_10_rxeq_scan                |   192|
|103   |          \pipe_lane[7].pipe_rate.pipe_rate_i                  |pcie_7x_v1_10_pipe_rate_119            |   151|
|104   |          \pipe_lane[7].pipe_sync_i                            |pcie_7x_v1_10_pipe_sync_120            |    61|
|105   |          \pipe_lane[7].pipe_user_i                            |pcie_7x_v1_10_pipe_user_121            |   121|
|106   |          \pipe_reset.pipe_reset_i                             |pcie_7x_v1_10_pipe_reset               |   262|
|107   |          \qpll_reset.qpll_reset_i                             |pcie_7x_v1_10_qpll_reset               |    98|
|108   |      pcie_top_i                                               |pcie_7x_v1_10_pcie_top                 |   985|
|109   |        axi_basic_top                                          |pcie_7x_v1_10_axi_basic_top            |   518|
|110   |          rx_inst                                              |pcie_7x_v1_10_axi_basic_rx             |   394|
|111   |            rx_null_gen_inst                                   |pcie_7x_v1_10_axi_basic_rx_null_gen    |    62|
|112   |            rx_pipeline_inst                                   |pcie_7x_v1_10_axi_basic_rx_pipeline    |   332|
|113   |          tx_inst                                              |pcie_7x_v1_10_axi_basic_tx             |   124|
|114   |            \thrtl_ctl_enabled.tx_thrl_ctl_inst                |pcie_7x_v1_10_axi_basic_tx_thrtl_ctl   |    46|
|115   |            tx_pipeline_inst                                   |pcie_7x_v1_10_axi_basic_tx_pipeline    |    78|
|116   |        pcie_7x_i                                              |pcie_7x_v1_10_pcie_7x                  |    41|
|117   |          pcie_bram_top                                        |pcie_7x_v1_10_pcie_bram_top_7x         |     8|
|118   |            pcie_brams_rx                                      |pcie_7x_v1_10_pcie_brams_7x            |     4|
|119   |              \brams[0].ram                                    |pcie_7x_v1_10_pcie_bram_7x_63          |     1|
|120   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_70                      |     1|
|121   |              \brams[1].ram                                    |pcie_7x_v1_10_pcie_bram_7x_64          |     1|
|122   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_69                      |     1|
|123   |              \brams[2].ram                                    |pcie_7x_v1_10_pcie_bram_7x_65          |     1|
|124   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_68                      |     1|
|125   |              \brams[3].ram                                    |pcie_7x_v1_10_pcie_bram_7x_66          |     1|
|126   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_67                      |     1|
|127   |            pcie_brams_tx                                      |pcie_7x_v1_10_pcie_brams_7x_56         |     4|
|128   |              \brams[0].ram                                    |pcie_7x_v1_10_pcie_bram_7x             |     1|
|129   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_62                      |     1|
|130   |              \brams[1].ram                                    |pcie_7x_v1_10_pcie_bram_7x_57          |     1|
|131   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_61                      |     1|
|132   |              \brams[2].ram                                    |pcie_7x_v1_10_pcie_bram_7x_58          |     1|
|133   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO_60                      |     1|
|134   |              \brams[3].ram                                    |pcie_7x_v1_10_pcie_bram_7x_59          |     1|
|135   |                \use_tdp.ramb36                                |BRAM_TDP_MACRO                         |     1|
|136   |        pcie_pipe_pipeline_i                                   |pcie_7x_v1_10_pcie_pipe_pipeline       |   405|
|137   |          \pipe_2_lane.pipe_lane_1_i                           |pcie_7x_v1_10_pcie_pipe_lane           |    48|
|138   |          \pipe_4_lane.pipe_lane_2_i                           |pcie_7x_v1_10_pcie_pipe_lane_49        |    48|
|139   |          \pipe_4_lane.pipe_lane_3_i                           |pcie_7x_v1_10_pcie_pipe_lane_50        |    48|
|140   |          \pipe_8_lane.pipe_lane_4_i                           |pcie_7x_v1_10_pcie_pipe_lane_51        |    48|
|141   |          \pipe_8_lane.pipe_lane_5_i                           |pcie_7x_v1_10_pcie_pipe_lane_52        |    48|
|142   |          \pipe_8_lane.pipe_lane_6_i                           |pcie_7x_v1_10_pcie_pipe_lane_53        |    48|
|143   |          \pipe_8_lane.pipe_lane_7_i                           |pcie_7x_v1_10_pcie_pipe_lane_54        |    48|
|144   |          pipe_lane_0_i                                        |pcie_7x_v1_10_pcie_pipe_lane_55        |    48|
|145   |          pipe_misc_i                                          |pcie_7x_v1_10_pcie_pipe_misc           |    21|
|146   |  scemi_processor_req_inport_buffer_empty_sp                   |SyncHandshake                          |    13|
|147   |  scemi_processor_req_inport_buffer_full_sp                    |SyncHandshake_2                        |    10|
|148   |  scemi_processor_req_inport_ending_reset                      |SyncPulse                              |     6|
|149   |  scemi_processor_req_inport_next_sp                           |SyncHandshake_3                        |    13|
|150   |  scemi_processor_req_inport_starting_reset                    |SyncPulse_4                            |     5|
|151   |  scemi_processor_req_inport_wait_sp                           |SyncHandshake_5                        |     9|
|152   |  scemi_processor_req_res_fifo                                 |SyncFIFO__parameterized0               |    31|
|153   |  scemi_processor_resp_outport_finished                        |SyncHandshake_6                        |   659|
|154   |  scemi_processor_resp_outport_next                            |SyncHandshake_7                        |     8|
|155   |  scemi_processor_resp_res_fifo                                |SyncFIFO__parameterized0_8             |    36|
|156   |  scemi_rstgen_inv_rstgen                                      |MakeResetA_9                           |     5|
|157   |    rstSync                                                    |SyncResetA                             |     4|
|158   |  scemi_scemi_clkgen_fRequest                                  |FIFO2__parameterized6                  |   276|
|159   |  scemi_scemi_clkgen_fResponse                                 |FIFO2__parameterized7                  |    38|
|160   |  scemi_setkey_inport_buffer_empty_sp                          |SyncHandshake_10                       |    13|
|161   |  scemi_setkey_inport_buffer_full_sp                           |SyncHandshake_11                       |    16|
|162   |  scemi_setkey_inport_ending_reset                             |SyncPulse_12                           |     6|
|163   |  scemi_setkey_inport_next_sp                                  |SyncHandshake_13                       |    13|
|164   |  scemi_setkey_inport_starting_reset                           |SyncPulse_14                           |     5|
|165   |  scemi_setkey_inport_wait_sp                                  |SyncHandshake_15                       |    12|
|166   |  scemi_setkey_res_fifo                                        |SyncFIFO__parameterized1               |    47|
|167   |  scemi_settabledut_dut_dutIfc_didreset                        |FIFO2__parameterized4                  |     7|
|168   |  scemi_settabledut_dut_dutIfc_m_dut                           |mkDutWrapper                           |   668|
|169   |    fromSyncQ                                                  |SyncFIFO__parameterized0_43            |    35|
|170   |    rst_usr                                                    |SyncResetA__parameterized3             |    10|
|171   |    toKeySyncQ                                                 |SyncFIFO__parameterized1_44            |    38|
|172   |    toSyncQ                                                    |SyncFIFO__parameterized0_45            |    31|
|173   |    tpDec                                                      |mkThroughputDecrypt                    |   278|
|174   |      decrypt_ciphertextFIFO                                   |FIFO2__parameterized8_47               |    24|
|175   |      decrypt_plaintextFIFO                                    |FIFO2__parameterized8_48               |     9|
|176   |    tpEnc                                                      |mkThroughputEncrypt                    |   276|
|177   |      encrypt_ciphertextFIFO                                   |FIFO2__parameterized8                  |     9|
|178   |      encrypt_plaintextFIFO                                    |FIFO2__parameterized8_46               |    23|
|179   |  scemi_settabledut_dut_dutIfc_myrst                           |MakeResetA__parameterized1             |    11|
|180   |    rstSync                                                    |SyncResetA__parameterized4             |     9|
|181   |  scemi_settabledut_dut_prb_control_ackFifo                    |FIFO2__parameterized1                  |   156|
|182   |  scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp |SyncHandshake_16                       |    10|
|183   |  scemi_settabledut_dut_prb_control_control_in_buffer_full_sp  |SyncHandshake_17                       |    10|
|184   |  scemi_settabledut_dut_prb_control_control_in_ending_reset    |SyncPulse_18                           |     6|
|185   |  scemi_settabledut_dut_prb_control_control_in_next_sp         |SyncHandshake_19                       |    13|
|186   |  scemi_settabledut_dut_prb_control_control_in_starting_reset  |SyncPulse_20                           |     5|
|187   |  scemi_settabledut_dut_prb_control_control_in_wait_sp         |SyncHandshake_21                       |    11|
|188   |  scemi_settabledut_dut_prb_control_data_out_finished          |SyncHandshake_22                       |     9|
|189   |  scemi_settabledut_dut_prb_control_data_out_next              |SyncHandshake_23                       |     8|
|190   |  scemi_settabledut_dut_prb_control_enff                       |FIFO2__parameterized9                  |   116|
|191   |  scemi_settabledut_softrst_req_inport_buffer_empty_sp         |SyncHandshake_24                       |    10|
|192   |  scemi_settabledut_softrst_req_inport_buffer_full_sp          |SyncHandshake_25                       |    10|
|193   |  scemi_settabledut_softrst_req_inport_ending_reset            |SyncPulse_26                           |     6|
|194   |  scemi_settabledut_softrst_req_inport_next_sp                 |SyncHandshake_27                       |    12|
|195   |  scemi_settabledut_softrst_req_inport_starting_reset          |SyncPulse_28                           |     5|
|196   |  scemi_settabledut_softrst_req_inport_wait_sp                 |SyncHandshake_29                       |     9|
|197   |  scemi_settabledut_softrst_req_res_fifo                       |SyncFIFO__parameterized0_30            |    32|
|198   |  scemi_settabledut_softrst_resp_outport_finished              |SyncHandshake_31                       |     9|
|199   |  scemi_settabledut_softrst_resp_outport_next                  |SyncHandshake_32                       |     9|
|200   |  scemi_settabledut_softrst_resp_res_fifo                      |SyncFIFO__parameterized0_33            |    39|
|201   |  scemi_shutdown_ctrl_in_buffer_empty_sp                       |SyncHandshake_34                       |    10|
|202   |  scemi_shutdown_ctrl_in_buffer_full_sp                        |SyncHandshake_35                       |    12|
|203   |  scemi_shutdown_ctrl_in_ending_reset                          |SyncPulse_36                           |     6|
|204   |  scemi_shutdown_ctrl_in_next_sp                               |SyncHandshake_37                       |    14|
|205   |  scemi_shutdown_ctrl_in_starting_reset                        |SyncPulse_38                           |     5|
|206   |  scemi_shutdown_ctrl_in_wait_sp                               |SyncHandshake_39                       |     9|
|207   |  scemi_shutdown_ctrl_out_finished                             |SyncHandshake_40                       |    10|
|208   |  scemi_shutdown_ctrl_out_next                                 |SyncHandshake_41                       |    75|
|209   |  scemi_uclkgen                                                |MakeClock_42                           |     4|
|210   |  scemi_user_reset_half                                        |SyncResetA__parameterized5             |     3|
+------+---------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:55 ; elapsed = 00:06:51 . Memory (MB): peak = 2256.695 ; gain = 1619.621
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 4019 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:06:55 ; elapsed = 00:06:52 . Memory (MB): peak = 2256.695 ; gain = 1619.621
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  INV => LUT1: 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
715 Infos, 299 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:03 ; elapsed = 00:06:59 . Memory (MB): peak = 2257.695 ; gain = 1512.672
# write_checkpoint mkBridge.dcp
# report_utilization -file mkBridge_utilization_synth.rpt -pb mkBridge_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2257.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 15:52:44 2016...
[Wed Apr 20 15:52:49 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.58 ; elapsed = 00:07:14 . Memory (MB): peak = 1619.977 ; gain = 7.000
# launch_runs impl_1 -to_step write_bitstream
[Wed Apr 20 15:52:50 2016] Launched impl_1...
Run output will be captured here: /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/mkBridge/mkBridge.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Apr 20 15:52:50 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log mkBridge.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mkBridge.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mkBridge.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { NAME =~ *clk_gen_pll }'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:95]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:130]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:131]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:132]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:133]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:142]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:143]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:144]
WARNING: [Vivado 12-180] No cells matched '*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:145]
WARNING: [Vivado 12-180] No cells matched '*fS2MsgOut*'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:161]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:161]
WARNING: [Vivado 12-507] No nets matched '*/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:186]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-through [get_nets */pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*]'. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:186]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1804.914 ; gain = 563.750
Finished Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1804.914 ; gain = 1050.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1809.934 ; gain = 4.020

Starting Logic Optimization Task
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 13 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 283199ed9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1809.934 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 16 inverter(s).
INFO: [Opt 31-10] Eliminated 2412 cells.
Phase 2 Constant Propagation | Checksum: 1d3e4c64a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.934 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4881 unconnected nets.
INFO: [Opt 31-11] Eliminated 1702 unconnected cells.
Phase 3 Sweep | Checksum: 19a75b02c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.934 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19a75b02c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.934 ; gain = 0.000
Implement Debug Cores | Checksum: 28f0fe933
Logic Optimization | Checksum: 28f0fe933

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
Ending PowerOpt TimerUpdates Task | Checksum: 19a75b02c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.934 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 14 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending Power Optimization Task | Checksum: 19a75b02c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1938.957 ; gain = 129.023
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 17 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1938.957 ; gain = 133.043
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1939.957 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1939.957 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1939.957 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: f32a2cce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1939.957 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: f32a2cce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1939.957 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1793f34fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.957 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 21abc2e38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 21abc2e38

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.984 ; gain = 55.027

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 1793f34fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.984 ; gain = 55.027

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 1793f34fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1994.984 ; gain = 55.027
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 1793f34fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1700460ff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1994.984 ; gain = 55.027

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 187fc3a61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1.1.6.1 Place Init Design | Checksum: 17d0725b0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1.1.6 Build Placer Netlist Model | Checksum: 17d0725b0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 1994.984 ; gain = 55.027

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 17d0725b0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 19a90a3ad

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1.1 Placer Initialization Core | Checksum: 19a90a3ad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 1994.984 ; gain = 55.027
Phase 1 Placer Initialization | Checksum: 19a90a3ad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 1994.984 ; gain = 55.027

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a91006bf

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2014.422 ; gain = 74.465

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a91006bf

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2014.422 ; gain = 74.465

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d0df1de

Time (s): cpu = 00:02:17 ; elapsed = 00:01:02 . Memory (MB): peak = 2014.422 ; gain = 74.465

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a5ca1913

Time (s): cpu = 00:02:18 ; elapsed = 00:01:03 . Memory (MB): peak = 2014.422 ; gain = 74.465

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 24d10e144

Time (s): cpu = 00:02:25 ; elapsed = 00:01:06 . Memory (MB): peak = 2014.422 ; gain = 74.465

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 261d7821c

Time (s): cpu = 00:02:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2084.363 ; gain = 144.406

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 261d7821c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2085.363 ; gain = 145.406
Phase 3 Detail Placement | Checksum: 261d7821c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2085.363 ; gain = 145.406

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 23f8ca835

Time (s): cpu = 00:02:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2085.363 ; gain = 145.406

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 1440e6bb3

Time (s): cpu = 00:03:05 ; elapsed = 00:01:32 . Memory (MB): peak = 2085.363 ; gain = 145.406
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.424. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1440e6bb3

Time (s): cpu = 00:03:05 ; elapsed = 00:01:32 . Memory (MB): peak = 2085.363 ; gain = 145.406
Phase 4.2 Post Placement Optimization | Checksum: 1440e6bb3

Time (s): cpu = 00:03:05 ; elapsed = 00:01:33 . Memory (MB): peak = 2085.363 ; gain = 145.406

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1440e6bb3

Time (s): cpu = 00:03:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2085.363 ; gain = 145.406

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1440e6bb3

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 2085.363 ; gain = 145.406
Phase 4.4 Placer Reporting | Checksum: 1440e6bb3

Time (s): cpu = 00:03:11 ; elapsed = 00:01:35 . Memory (MB): peak = 2085.363 ; gain = 145.406

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1da7c1859

Time (s): cpu = 00:03:11 ; elapsed = 00:01:35 . Memory (MB): peak = 2085.363 ; gain = 145.406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1da7c1859

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 2085.363 ; gain = 145.406
Ending Placer Task | Checksum: 1a9b6e9ba

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 2085.363 ; gain = 145.406
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 19 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2085.363 ; gain = 145.406
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2086.363 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2086.363 ; gain = 1.000
report_utilization: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2086.363 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 25d050fb

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 2378.941 ; gain = 247.352

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 25d050fb

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 2378.941 ; gain = 247.352

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: b0ff1c06

Time (s): cpu = 00:02:38 ; elapsed = 00:01:54 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.516  | TNS=0      | WHS=-0.441 | THS=-754   |

Phase 2 Router Initialization | Checksum: 165104d39

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c50a14e0

Time (s): cpu = 00:03:13 ; elapsed = 00:02:04 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4880
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: b214b309

Time (s): cpu = 00:03:53 ; elapsed = 00:02:18 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.544  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16bbf22f2

Time (s): cpu = 00:03:54 ; elapsed = 00:02:18 . Memory (MB): peak = 2448.977 ; gain = 317.387
Phase 4 Rip-up And Reroute | Checksum: 16bbf22f2

Time (s): cpu = 00:03:54 ; elapsed = 00:02:18 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 16bbf22f2

Time (s): cpu = 00:03:59 ; elapsed = 00:02:19 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.631  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 16bbf22f2

Time (s): cpu = 00:03:59 ; elapsed = 00:02:19 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 16bbf22f2

Time (s): cpu = 00:03:59 ; elapsed = 00:02:20 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 16bbf22f2

Time (s): cpu = 00:04:07 ; elapsed = 00:02:22 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.631  | TNS=0      | WHS=-0.094 | THS=-0.221 |

Phase 7 Post Hold Fix | Checksum: 4e1e6312

Time (s): cpu = 00:04:08 ; elapsed = 00:02:22 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.64398 %
  Global Horizontal Routing Utilization  = 1.7975 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 4e1e6312

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 4e1e6312

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 5282d615

Time (s): cpu = 00:04:11 ; elapsed = 00:02:25 . Memory (MB): peak = 2448.977 ; gain = 317.387

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 5282d615

Time (s): cpu = 00:04:18 ; elapsed = 00:02:26 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.631  | TNS=0      | WHS=0.026  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 5282d615

Time (s): cpu = 00:04:18 ; elapsed = 00:02:26 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 5282d615

Time (s): cpu = 00:04:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2448.977 ; gain = 317.387

Routing Is Done.

Time (s): cpu = 00:04:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2448.977 ; gain = 317.387
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 19 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:25 ; elapsed = 00:02:31 . Memory (MB): peak = 2448.977 ; gain = 362.613
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.977 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2448.977 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/mkBridge/mkBridge.runs/impl_1/mkBridge_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2448.977 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets scemi_pcie_ep/pcie_7x_v1_10_i/O2]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets scemi_scemi_clkgen_rReset]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2448.977 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mkBridge.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: 1: Syntax error: Bad fd number
sh: 1: Syntax error: Bad fd number
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:51 ; elapsed = 00:01:49 . Memory (MB): peak = 2851.891 ; gain = 402.914
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 16:00:43 2016...
[Wed Apr 20 16:00:46 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.49 ; elapsed = 00:07:56 . Memory (MB): peak = 1620.977 ; gain = 0.000
# file copy -force mkBridge/mkBridge.runs/impl_1/mkBridge.bit ./mkBridge.bit
# file copy -force mkBridge/mkBridge.runs/impl_1/mkBridge.bit ./fpga.bit
# file copy -force mkBridge/mkBridge.runs/synth_1/runme.log         ./mkBridge.slog
# if { [file exists mkBridge/mkBridge.runs/impl_1/mkBridge.ll] == 1} {
#    file copy -force mkBridge/mkBridge.runs/impl_1/mkBridge.ll  ./mkBridge.ll
# }
# if { [file exists mkBridge/mkBridge.runs/impl_1/synth_netlist.edf] == 1} {
#    file copy -force mkBridge/mkBridge.runs/impl_1/synth_netlist.edf ./mkBridge.edf
# }
# set PROJ_DIR [get_property DIRECTORY [current_project]]
# set PROJ [get_project]
# set UTIL_RPT $PROJ_DIR/$PROJ.runs/impl_1/mkBridge_utilization_placed_hierarchical.rpt
# set TIMING_RPT $PROJ_DIR/$PROJ.runs/impl_1/mkBridge_timing_detailed_routed.rpt
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/.Xil/Vivado-20391-bdbm11/dcp/mkBridge_early.xdc]
Finished Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/.Xil/Vivado-20391-bdbm11/dcp/mkBridge_early.xdc]
Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/.Xil/Vivado-20391-bdbm11/dcp/mkBridge.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin. [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/default.xdc:203]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2194.656 ; gain = 553.742
Finished Parsing XDC File [/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/.Xil/Vivado-20391-bdbm11/dcp/mkBridge.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2196.656 ; gain = 2.000
Restoring placement.
Restored 5892 out of 5892 XDEF sites from archive | CPU: 4.630000 secs | Memory: 50.298981 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2213.328 ; gain = 592.352
# report_utilization -hierarchical -file $UTIL_RPT
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2236.305 ; gain = 22.977
# report_timing_summary -warn_on_violation -delay_type min_max -check_timing_verbose -max_paths 10 -input_pins -file $TIMING_RPT
WARNING: [Timing 38-3] User defined clock exists on pin scemi_clkgen_pll/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin scemi_scemi_clkgen_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2364.012 ; gain = 127.707
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 16:01:32 2016...
