// Seed: 3616449973
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  type_12(
      id_3, 1, 1, id_2 & 1 + 1
  );
  logic id_8;
endmodule
