void F_1 ( T_1 V_1 )\r\n{\r\nunsigned int V_2 ;\r\nif ( F_2 () == V_3 ) {\r\nV_2 = F_3 ( V_4 ) & ~ V_5 ;\r\nV_2 |= ( V_1 << V_6 ) ;\r\nF_4 ( V_4 , V_2 ) ;\r\n} else {\r\nV_2 = F_3 ( V_7 ) ;\r\nV_2 = ( V_2 & ~ V_8 ) | V_1 ;\r\nF_4 ( V_7 , V_2 ) ;\r\n}\r\n}\r\nstatic unsigned int F_5 ( void )\r\n{\r\nif ( F_2 () == V_3 )\r\nreturn 0 ;\r\nreturn F_3 ( V_9 ) & V_10 ;\r\n}\r\nvoid F_6 ( unsigned int V_11 )\r\n{\r\nunsigned int V_12 = 0 ;\r\nV_12 = F_3 ( V_9 ) & ~ V_10 ;\r\nif ( F_2 () == V_3 )\r\nreturn;\r\nswitch ( V_11 ) {\r\ncase V_13 :\r\nV_12 |= V_13 ;\r\nbreak;\r\ncase V_14 :\r\nV_12 |= V_14 ;\r\nbreak;\r\ncase V_15 :\r\nV_12 |= V_15 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_11 == V_15 ) {\r\nV_12 &= ~ V_16 ;\r\n#ifdef F_7\r\nV_12 &= ~ V_17 ;\r\n#endif\r\n} else {\r\nV_12 |= V_16 ;\r\n#ifdef F_7\r\nV_12 |= V_17 ;\r\n#endif\r\n}\r\nF_4 ( V_9 , V_12 ) ;\r\n}\r\nvoid F_8 ( unsigned int V_18 )\r\n{\r\nunsigned int V_19 ;\r\nunsigned int V_20 ;\r\nV_20 = F_5 () ;\r\nswitch ( V_20 ) {\r\ncase V_13 :\r\nV_19 = V_21 ;\r\nbreak;\r\ncase V_14 :\r\nV_19 = V_22 ;\r\nbreak;\r\ndefault:\r\nV_19 = V_21 ;\r\nbreak;\r\n}\r\nF_4 ( V_19 , V_18 ) ;\r\n}\r\nvoid F_9 ( unsigned int V_23 )\r\n{\r\nT_2 V_18 ;\r\nV_18 = F_3 ( V_24 ) ;\r\nif ( V_23 )\r\nV_18 |= ( V_25 | V_26 ) ;\r\nelse\r\nV_18 &= ~ ( V_25 | V_26 ) ;\r\nF_8 ( V_18 ) ;\r\n}\r\nvoid F_10 ( unsigned int V_23 )\r\n{\r\nT_2 V_18 ;\r\nV_18 = F_3 ( V_24 ) ;\r\nif ( V_23 )\r\nV_18 |= V_27 ;\r\nelse\r\nV_18 &= ~ V_27 ;\r\nF_8 ( V_18 ) ;\r\n}\r\nvoid F_11 ( unsigned int V_23 )\r\n{\r\nT_2 V_18 ;\r\nV_18 = F_3 ( V_24 ) ;\r\nif ( V_23 )\r\nV_18 |= V_28 ;\r\nelse\r\nV_18 &= ~ V_28 ;\r\nF_8 ( V_18 ) ;\r\n}\r\nvoid F_12 ( unsigned int V_23 )\r\n{\r\nT_2 V_18 ;\r\nV_18 = F_3 ( V_24 ) ;\r\nif ( V_23 )\r\nV_18 |= V_29 ;\r\nelse\r\nV_18 &= ~ V_29 ;\r\nF_8 ( V_18 ) ;\r\n}
