

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_adpcm_main_label13'
================================================================
* Date:           Fri Aug  2 16:09:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   144003|   144003|  0.720 ms|  0.720 ms|  144003|  144003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_fu_142  |decode  |       34|       34|  0.170 us|  0.170 us|   10|   10|      yes|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- adpcm_main_label13  |   144001|   144001|        38|         36|          1|  4000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|   57|    8850|   6432|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    362|    -|
|Register         |        -|    -|     152|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   57|    9002|   6837|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   25|       8|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+--------+---------+----+------+------+-----+
    |grp_decode_fu_142  |decode  |        1|  57|  8850|  6432|    0|
    +-------------------+--------+---------+----+------+------+-----+
    |Total              |        |        1|  57|  8850|  6432|    0|
    +-------------------+--------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln782_fu_238_p2   |         +|   0|  0|  14|          13|           2|
    |icmp_ln782_fu_213_p2  |      icmp|   0|  0|  14|          13|           9|
    |or_ln786_fu_262_p2    |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  43|          40|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  164|         37|    1|         37|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_4         |    9|          2|   13|         26|
    |dec_ah1_o                    |    9|          2|   16|         32|
    |dec_ah2_o                    |    9|          2|   15|         30|
    |dec_al1_o                    |    9|          2|   16|         32|
    |dec_al2_o                    |    9|          2|   15|         30|
    |dec_deth_o                   |    9|          2|   15|         30|
    |dec_detl_o                   |    9|          2|   15|         30|
    |dec_nbh_o                    |    9|          2|   15|         30|
    |dec_nbl_o                    |    9|          2|   15|         30|
    |dec_ph1_o                    |    9|          2|   32|         64|
    |dec_ph2_o                    |    9|          2|   32|         64|
    |dec_plt1_o                   |    9|          2|   32|         64|
    |dec_plt2_o                   |    9|          2|   32|         64|
    |dec_rh1_o                    |    9|          2|   31|         62|
    |dec_rh2_o                    |    9|          2|   31|         62|
    |dec_rlt1_o                   |    9|          2|   31|         62|
    |dec_rlt2_o                   |    9|          2|   31|         62|
    |i_fu_100                     |    9|          2|   13|         26|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  362|         81|  405|        845|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  36|   0|   36|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |grp_decode_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |i_4_reg_279                     |  13|   0|   13|          0|
    |i_4_reg_279_pp0_iter1_reg       |  13|   0|   13|          0|
    |i_fu_100                        |  13|   0|   13|          0|
    |icmp_ln782_reg_286              |   1|   0|    1|          0|
    |trunc_ln784_reg_295             |   8|   0|    8|          0|
    |xout1                           |  32|   0|   32|          0|
    |xout2                           |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 152|   0|  152|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|compressed_address0    |  out|   12|   ap_memory|                              compressed|         array|
|compressed_ce0         |  out|    1|   ap_memory|                              compressed|         array|
|compressed_q0          |   in|   32|   ap_memory|                              compressed|         array|
|result_address0        |  out|   13|   ap_memory|                                  result|         array|
|result_ce0             |  out|    1|   ap_memory|                                  result|         array|
|result_we0             |  out|    1|   ap_memory|                                  result|         array|
|result_d0              |  out|   32|   ap_memory|                                  result|         array|
|result_address1        |  out|   13|   ap_memory|                                  result|         array|
|result_ce1             |  out|    1|   ap_memory|                                  result|         array|
|result_we1             |  out|    1|   ap_memory|                                  result|         array|
|result_d1              |  out|   32|   ap_memory|                                  result|         array|
|dec_rlt1_i             |   in|   31|     ap_ovld|                                dec_rlt1|       pointer|
|dec_rlt1_o             |  out|   31|     ap_ovld|                                dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld      |  out|    1|     ap_ovld|                                dec_rlt1|       pointer|
|dec_al1_i              |   in|   16|     ap_ovld|                                 dec_al1|       pointer|
|dec_al1_o              |  out|   16|     ap_ovld|                                 dec_al1|       pointer|
|dec_al1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_al1|       pointer|
|dec_rlt2_i             |   in|   31|     ap_ovld|                                dec_rlt2|       pointer|
|dec_rlt2_o             |  out|   31|     ap_ovld|                                dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld      |  out|    1|     ap_ovld|                                dec_rlt2|       pointer|
|dec_al2_i              |   in|   15|     ap_ovld|                                 dec_al2|       pointer|
|dec_al2_o              |  out|   15|     ap_ovld|                                 dec_al2|       pointer|
|dec_al2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_al2|       pointer|
|dec_detl_i             |   in|   15|     ap_ovld|                                dec_detl|       pointer|
|dec_detl_o             |  out|   15|     ap_ovld|                                dec_detl|       pointer|
|dec_detl_o_ap_vld      |  out|    1|     ap_ovld|                                dec_detl|       pointer|
|il                     |   in|    6|     ap_none|                                      il|       pointer|
|dec_nbl_i              |   in|   15|     ap_ovld|                                 dec_nbl|       pointer|
|dec_nbl_o              |  out|   15|     ap_ovld|                                 dec_nbl|       pointer|
|dec_nbl_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_nbl|       pointer|
|dec_plt1_i             |   in|   32|     ap_ovld|                                dec_plt1|       pointer|
|dec_plt1_o             |  out|   32|     ap_ovld|                                dec_plt1|       pointer|
|dec_plt1_o_ap_vld      |  out|    1|     ap_ovld|                                dec_plt1|       pointer|
|dec_plt2_i             |   in|   32|     ap_ovld|                                dec_plt2|       pointer|
|dec_plt2_o             |  out|   32|     ap_ovld|                                dec_plt2|       pointer|
|dec_plt2_o_ap_vld      |  out|    1|     ap_ovld|                                dec_plt2|       pointer|
|dec_rh1_i              |   in|   31|     ap_ovld|                                 dec_rh1|       pointer|
|dec_rh1_o              |  out|   31|     ap_ovld|                                 dec_rh1|       pointer|
|dec_rh1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_rh1|       pointer|
|dec_ah1_i              |   in|   16|     ap_ovld|                                 dec_ah1|       pointer|
|dec_ah1_o              |  out|   16|     ap_ovld|                                 dec_ah1|       pointer|
|dec_ah1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ah1|       pointer|
|dec_rh2_i              |   in|   31|     ap_ovld|                                 dec_rh2|       pointer|
|dec_rh2_o              |  out|   31|     ap_ovld|                                 dec_rh2|       pointer|
|dec_rh2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_rh2|       pointer|
|dec_ah2_i              |   in|   15|     ap_ovld|                                 dec_ah2|       pointer|
|dec_ah2_o              |  out|   15|     ap_ovld|                                 dec_ah2|       pointer|
|dec_ah2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ah2|       pointer|
|dec_deth_i             |   in|   15|     ap_ovld|                                dec_deth|       pointer|
|dec_deth_o             |  out|   15|     ap_ovld|                                dec_deth|       pointer|
|dec_deth_o_ap_vld      |  out|    1|     ap_ovld|                                dec_deth|       pointer|
|dec_nbh_i              |   in|   15|     ap_ovld|                                 dec_nbh|       pointer|
|dec_nbh_o              |  out|   15|     ap_ovld|                                 dec_nbh|       pointer|
|dec_nbh_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_nbh|       pointer|
|dec_ph1_i              |   in|   32|     ap_ovld|                                 dec_ph1|       pointer|
|dec_ph1_o              |  out|   32|     ap_ovld|                                 dec_ph1|       pointer|
|dec_ph1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ph1|       pointer|
|dec_ph2_i              |   in|   32|     ap_ovld|                                 dec_ph2|       pointer|
|dec_ph2_o              |  out|   32|     ap_ovld|                                 dec_ph2|       pointer|
|dec_ph2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ph2|       pointer|
|dec_del_bpl_address0   |  out|    3|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_ce0        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_we0        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_d0         |  out|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_q0         |   in|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_address1   |  out|    3|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_ce1        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_we1        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_d1         |  out|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_q1         |   in|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_dltx_address0  |  out|    3|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_ce0       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_we0       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_d0        |  out|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_q0        |   in|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_address1  |  out|    3|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_ce1       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_we1       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_d1        |  out|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_q1        |   in|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_bph_address0   |  out|    3|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_ce0        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_we0        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_d0         |  out|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_q0         |   in|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_address1   |  out|    3|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_ce1        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_we1        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_d1         |  out|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_q1         |   in|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_dhx_address0   |  out|    3|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_ce0        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_we0        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_d0         |  out|   14|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_q0         |   in|   14|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_address1   |  out|    3|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_ce1        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_we1        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_d1         |  out|   14|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_q1         |   in|   14|   ap_memory|                             dec_del_dhx|         array|
|accumc_address0        |  out|    4|   ap_memory|                                  accumc|         array|
|accumc_ce0             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_we0             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_d0              |  out|   32|   ap_memory|                                  accumc|         array|
|accumc_q0              |   in|   32|   ap_memory|                                  accumc|         array|
|accumc_address1        |  out|    4|   ap_memory|                                  accumc|         array|
|accumc_ce1             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_we1             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_d1              |  out|   32|   ap_memory|                                  accumc|         array|
|accumc_q1              |   in|   32|   ap_memory|                                  accumc|         array|
|accumd_address0        |  out|    4|   ap_memory|                                  accumd|         array|
|accumd_ce0             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_we0             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_d0              |  out|   32|   ap_memory|                                  accumd|         array|
|accumd_q0              |   in|   32|   ap_memory|                                  accumd|         array|
|accumd_address1        |  out|    4|   ap_memory|                                  accumd|         array|
|accumd_ce1             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_we1             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_d1              |  out|   32|   ap_memory|                                  accumd|         array|
|accumd_q1              |   in|   32|   ap_memory|                                  accumd|         array|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

