// Seed: 4002109777
module module_0 (
    id_1
);
  input wire id_1;
  tri0  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  =  id_12  !=  1  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  wire id_21;
  wire id_22;
endmodule
module module_1 #(
    parameter id_18 = 32'd26,
    parameter id_19 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(id_7),
        .id_8(1),
        .id_9(1 == "")
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  `define pp_17 0
  if (1) begin
    defparam id_18.id_19 = id_14 - id_15;
  end else begin
    assign id_11  = 1'b0;
    assign `pp_17 = id_7;
  end
  module_0(
      id_14
  );
endmodule
