// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/19/2024 10:38:54"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module IF_ID_Reg (
	clk,
	reset,
	flush,
	pc_in,
	pc_plus4_in,
	instruction_in,
	pc_out,
	pc_plus4_out,
	instruction_out);
input 	logic clk ;
input 	logic reset ;
input 	logic flush ;
input 	logic [31:0] pc_in ;
input 	logic [31:0] pc_plus4_in ;
input 	logic [31:0] instruction_in ;
output 	logic [31:0] pc_out ;
output 	logic [31:0] pc_plus4_out ;
output 	logic [31:0] instruction_out ;

// Design Ports Information
// pc_out[0]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[2]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[5]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[7]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[8]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[9]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[10]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[11]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[12]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[15]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[16]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[17]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[18]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[19]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[20]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[21]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[22]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[23]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[24]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[25]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[26]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[27]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[28]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[29]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[30]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[31]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[2]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[4]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[7]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[8]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[9]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[10]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[15]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[16]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[17]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[19]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[20]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[22]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[23]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[24]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[25]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[26]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[27]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[28]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[29]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[30]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_out[31]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[2]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[5]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[6]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[8]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[10]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[12]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[13]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[14]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[16]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[17]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[18]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[19]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[20]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[21]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[22]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[23]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[24]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[25]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[26]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[27]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[28]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[29]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[30]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[1]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[3]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[5]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[7]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[8]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[9]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[10]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[12]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[13]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[14]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[15]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[16]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[17]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[18]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[19]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[20]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[21]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[23]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[24]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[25]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[26]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[27]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[28]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[29]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[30]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_in[31]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[2]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[3]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[5]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[7]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[8]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[10]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[11]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[12]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[13]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[14]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[15]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[16]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[17]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[18]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[19]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[20]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[21]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[23]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[25]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[27]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[28]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[29]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_plus4_in[31]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[3]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[4]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[9]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[10]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[11]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[12]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[13]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[14]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[15]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[16]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[17]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[18]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[19]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[20]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[21]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[23]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[24]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[25]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[26]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[27]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[28]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[29]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[30]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_in[31]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \pc_in[0]~input_o ;
wire \pc_reg[0]~feeder_combout ;
wire \reset~input_o ;
wire \flush~input_o ;
wire \pc_in[1]~input_o ;
wire \pc_reg[1]~feeder_combout ;
wire \pc_in[2]~input_o ;
wire \pc_reg[2]~feeder_combout ;
wire \pc_in[3]~input_o ;
wire \pc_in[4]~input_o ;
wire \pc_in[5]~input_o ;
wire \pc_reg[5]~feeder_combout ;
wire \pc_in[6]~input_o ;
wire \pc_in[7]~input_o ;
wire \pc_reg[7]~feeder_combout ;
wire \pc_in[8]~input_o ;
wire \pc_reg[8]~feeder_combout ;
wire \pc_in[9]~input_o ;
wire \pc_in[10]~input_o ;
wire \pc_reg[10]~feeder_combout ;
wire \pc_in[11]~input_o ;
wire \pc_reg[11]~feeder_combout ;
wire \pc_in[12]~input_o ;
wire \pc_reg[12]~feeder_combout ;
wire \pc_in[13]~input_o ;
wire \pc_reg[13]~feeder_combout ;
wire \pc_in[14]~input_o ;
wire \pc_in[15]~input_o ;
wire \pc_reg[15]~feeder_combout ;
wire \pc_in[16]~input_o ;
wire \pc_reg[16]~feeder_combout ;
wire \pc_in[17]~input_o ;
wire \pc_in[18]~input_o ;
wire \pc_in[19]~input_o ;
wire \pc_in[20]~input_o ;
wire \pc_in[21]~input_o ;
wire \pc_reg[21]~feeder_combout ;
wire \pc_in[22]~input_o ;
wire \pc_reg[22]~feeder_combout ;
wire \pc_in[23]~input_o ;
wire \pc_reg[23]~feeder_combout ;
wire \pc_in[24]~input_o ;
wire \pc_reg[24]~feeder_combout ;
wire \pc_in[25]~input_o ;
wire \pc_in[26]~input_o ;
wire \pc_reg[26]~feeder_combout ;
wire \pc_in[27]~input_o ;
wire \pc_in[28]~input_o ;
wire \pc_reg[28]~feeder_combout ;
wire \pc_in[29]~input_o ;
wire \pc_in[30]~input_o ;
wire \pc_reg[30]~feeder_combout ;
wire \pc_in[31]~input_o ;
wire \pc_reg[31]~feeder_combout ;
wire \pc_plus4_in[0]~input_o ;
wire \pc_plus4_reg[0]~feeder_combout ;
wire \pc_plus4_in[1]~input_o ;
wire \pc_plus4_in[2]~input_o ;
wire \pc_plus4_reg[2]~feeder_combout ;
wire \pc_plus4_in[3]~input_o ;
wire \pc_plus4_in[4]~input_o ;
wire \pc_plus4_reg[4]~feeder_combout ;
wire \pc_plus4_in[5]~input_o ;
wire \pc_plus4_in[6]~input_o ;
wire \pc_plus4_in[7]~input_o ;
wire \pc_plus4_in[8]~input_o ;
wire \pc_plus4_reg[8]~feeder_combout ;
wire \pc_plus4_in[9]~input_o ;
wire \pc_plus4_reg[9]~feeder_combout ;
wire \pc_plus4_in[10]~input_o ;
wire \pc_plus4_reg[10]~feeder_combout ;
wire \pc_plus4_in[11]~input_o ;
wire \pc_plus4_reg[11]~feeder_combout ;
wire \pc_plus4_in[12]~input_o ;
wire \pc_plus4_reg[12]~feeder_combout ;
wire \pc_plus4_in[13]~input_o ;
wire \pc_plus4_reg[13]~feeder_combout ;
wire \pc_plus4_in[14]~input_o ;
wire \pc_plus4_in[15]~input_o ;
wire \pc_plus4_reg[15]~feeder_combout ;
wire \pc_plus4_in[16]~input_o ;
wire \pc_plus4_reg[16]~feeder_combout ;
wire \pc_plus4_in[17]~input_o ;
wire \pc_plus4_reg[17]~feeder_combout ;
wire \pc_plus4_in[18]~input_o ;
wire \pc_plus4_reg[18]~feeder_combout ;
wire \pc_plus4_in[19]~input_o ;
wire \pc_plus4_reg[19]~feeder_combout ;
wire \pc_plus4_in[20]~input_o ;
wire \pc_plus4_in[21]~input_o ;
wire \pc_plus4_in[22]~input_o ;
wire \pc_plus4_reg[22]~feeder_combout ;
wire \pc_plus4_in[23]~input_o ;
wire \pc_plus4_in[24]~input_o ;
wire \pc_plus4_in[25]~input_o ;
wire \pc_plus4_in[26]~input_o ;
wire \pc_plus4_reg[26]~feeder_combout ;
wire \pc_plus4_in[27]~input_o ;
wire \pc_plus4_reg[27]~feeder_combout ;
wire \pc_plus4_in[28]~input_o ;
wire \pc_plus4_in[29]~input_o ;
wire \pc_plus4_reg[29]~feeder_combout ;
wire \pc_plus4_in[30]~input_o ;
wire \pc_plus4_reg[30]~feeder_combout ;
wire \pc_plus4_in[31]~input_o ;
wire \pc_plus4_reg[31]~feeder_combout ;
wire \instruction_in[0]~input_o ;
wire \instruction_reg[0]~feeder_combout ;
wire \instruction_in[1]~input_o ;
wire \instruction_reg[1]~feeder_combout ;
wire \instruction_in[2]~input_o ;
wire \instruction_reg[2]~feeder_combout ;
wire \instruction_in[3]~input_o ;
wire \instruction_reg[3]~feeder_combout ;
wire \instruction_in[4]~input_o ;
wire \instruction_reg[4]~feeder_combout ;
wire \instruction_in[5]~input_o ;
wire \instruction_reg[5]~feeder_combout ;
wire \instruction_in[6]~input_o ;
wire \instruction_in[7]~input_o ;
wire \instruction_in[8]~input_o ;
wire \instruction_in[9]~input_o ;
wire \instruction_reg[9]~feeder_combout ;
wire \instruction_in[10]~input_o ;
wire \instruction_in[11]~input_o ;
wire \instruction_reg[11]~feeder_combout ;
wire \instruction_in[12]~input_o ;
wire \instruction_reg[12]~feeder_combout ;
wire \instruction_in[13]~input_o ;
wire \instruction_reg[13]~feeder_combout ;
wire \instruction_in[14]~input_o ;
wire \instruction_reg[14]~feeder_combout ;
wire \instruction_in[15]~input_o ;
wire \instruction_reg[15]~feeder_combout ;
wire \instruction_in[16]~input_o ;
wire \instruction_reg[16]~feeder_combout ;
wire \instruction_in[17]~input_o ;
wire \instruction_reg[17]~feeder_combout ;
wire \instruction_in[18]~input_o ;
wire \instruction_reg[18]~feeder_combout ;
wire \instruction_in[19]~input_o ;
wire \instruction_reg[19]~feeder_combout ;
wire \instruction_in[20]~input_o ;
wire \instruction_in[21]~input_o ;
wire \instruction_reg[21]~feeder_combout ;
wire \instruction_in[22]~input_o ;
wire \instruction_reg[22]~feeder_combout ;
wire \instruction_in[23]~input_o ;
wire \instruction_reg[23]~feeder_combout ;
wire \instruction_in[24]~input_o ;
wire \instruction_in[25]~input_o ;
wire \instruction_reg[25]~feeder_combout ;
wire \instruction_in[26]~input_o ;
wire \instruction_in[27]~input_o ;
wire \instruction_reg[27]~feeder_combout ;
wire \instruction_in[28]~input_o ;
wire \instruction_in[29]~input_o ;
wire \instruction_reg[29]~feeder_combout ;
wire \instruction_in[30]~input_o ;
wire \instruction_in[31]~input_o ;
wire \instruction_reg[31]~feeder_combout ;
wire [31:0] pc_reg;
wire [31:0] pc_plus4_reg;
wire [31:0] instruction_reg;


// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \pc_out[0]~output (
	.i(pc_reg[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
defparam \pc_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \pc_out[1]~output (
	.i(pc_reg[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
defparam \pc_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \pc_out[2]~output (
	.i(pc_reg[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
defparam \pc_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \pc_out[3]~output (
	.i(pc_reg[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
defparam \pc_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \pc_out[4]~output (
	.i(pc_reg[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
defparam \pc_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \pc_out[5]~output (
	.i(pc_reg[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
defparam \pc_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \pc_out[6]~output (
	.i(pc_reg[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
defparam \pc_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \pc_out[7]~output (
	.i(pc_reg[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
defparam \pc_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \pc_out[8]~output (
	.i(pc_reg[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
defparam \pc_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \pc_out[9]~output (
	.i(pc_reg[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
defparam \pc_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \pc_out[10]~output (
	.i(pc_reg[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
defparam \pc_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \pc_out[11]~output (
	.i(pc_reg[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[11]),
	.obar());
// synopsys translate_off
defparam \pc_out[11]~output .bus_hold = "false";
defparam \pc_out[11]~output .open_drain_output = "false";
defparam \pc_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \pc_out[12]~output (
	.i(pc_reg[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[12]),
	.obar());
// synopsys translate_off
defparam \pc_out[12]~output .bus_hold = "false";
defparam \pc_out[12]~output .open_drain_output = "false";
defparam \pc_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \pc_out[13]~output (
	.i(pc_reg[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[13]),
	.obar());
// synopsys translate_off
defparam \pc_out[13]~output .bus_hold = "false";
defparam \pc_out[13]~output .open_drain_output = "false";
defparam \pc_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \pc_out[14]~output (
	.i(pc_reg[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[14]),
	.obar());
// synopsys translate_off
defparam \pc_out[14]~output .bus_hold = "false";
defparam \pc_out[14]~output .open_drain_output = "false";
defparam \pc_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \pc_out[15]~output (
	.i(pc_reg[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[15]),
	.obar());
// synopsys translate_off
defparam \pc_out[15]~output .bus_hold = "false";
defparam \pc_out[15]~output .open_drain_output = "false";
defparam \pc_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \pc_out[16]~output (
	.i(pc_reg[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[16]),
	.obar());
// synopsys translate_off
defparam \pc_out[16]~output .bus_hold = "false";
defparam \pc_out[16]~output .open_drain_output = "false";
defparam \pc_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \pc_out[17]~output (
	.i(pc_reg[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[17]),
	.obar());
// synopsys translate_off
defparam \pc_out[17]~output .bus_hold = "false";
defparam \pc_out[17]~output .open_drain_output = "false";
defparam \pc_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \pc_out[18]~output (
	.i(pc_reg[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[18]),
	.obar());
// synopsys translate_off
defparam \pc_out[18]~output .bus_hold = "false";
defparam \pc_out[18]~output .open_drain_output = "false";
defparam \pc_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \pc_out[19]~output (
	.i(pc_reg[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[19]),
	.obar());
// synopsys translate_off
defparam \pc_out[19]~output .bus_hold = "false";
defparam \pc_out[19]~output .open_drain_output = "false";
defparam \pc_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \pc_out[20]~output (
	.i(pc_reg[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[20]),
	.obar());
// synopsys translate_off
defparam \pc_out[20]~output .bus_hold = "false";
defparam \pc_out[20]~output .open_drain_output = "false";
defparam \pc_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \pc_out[21]~output (
	.i(pc_reg[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[21]),
	.obar());
// synopsys translate_off
defparam \pc_out[21]~output .bus_hold = "false";
defparam \pc_out[21]~output .open_drain_output = "false";
defparam \pc_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \pc_out[22]~output (
	.i(pc_reg[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[22]),
	.obar());
// synopsys translate_off
defparam \pc_out[22]~output .bus_hold = "false";
defparam \pc_out[22]~output .open_drain_output = "false";
defparam \pc_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \pc_out[23]~output (
	.i(pc_reg[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[23]),
	.obar());
// synopsys translate_off
defparam \pc_out[23]~output .bus_hold = "false";
defparam \pc_out[23]~output .open_drain_output = "false";
defparam \pc_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \pc_out[24]~output (
	.i(pc_reg[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[24]),
	.obar());
// synopsys translate_off
defparam \pc_out[24]~output .bus_hold = "false";
defparam \pc_out[24]~output .open_drain_output = "false";
defparam \pc_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \pc_out[25]~output (
	.i(pc_reg[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[25]),
	.obar());
// synopsys translate_off
defparam \pc_out[25]~output .bus_hold = "false";
defparam \pc_out[25]~output .open_drain_output = "false";
defparam \pc_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \pc_out[26]~output (
	.i(pc_reg[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[26]),
	.obar());
// synopsys translate_off
defparam \pc_out[26]~output .bus_hold = "false";
defparam \pc_out[26]~output .open_drain_output = "false";
defparam \pc_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \pc_out[27]~output (
	.i(pc_reg[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[27]),
	.obar());
// synopsys translate_off
defparam \pc_out[27]~output .bus_hold = "false";
defparam \pc_out[27]~output .open_drain_output = "false";
defparam \pc_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \pc_out[28]~output (
	.i(pc_reg[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[28]),
	.obar());
// synopsys translate_off
defparam \pc_out[28]~output .bus_hold = "false";
defparam \pc_out[28]~output .open_drain_output = "false";
defparam \pc_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \pc_out[29]~output (
	.i(pc_reg[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[29]),
	.obar());
// synopsys translate_off
defparam \pc_out[29]~output .bus_hold = "false";
defparam \pc_out[29]~output .open_drain_output = "false";
defparam \pc_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \pc_out[30]~output (
	.i(pc_reg[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[30]),
	.obar());
// synopsys translate_off
defparam \pc_out[30]~output .bus_hold = "false";
defparam \pc_out[30]~output .open_drain_output = "false";
defparam \pc_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \pc_out[31]~output (
	.i(pc_reg[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[31]),
	.obar());
// synopsys translate_off
defparam \pc_out[31]~output .bus_hold = "false";
defparam \pc_out[31]~output .open_drain_output = "false";
defparam \pc_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \pc_plus4_out[0]~output (
	.i(pc_plus4_reg[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[0]~output .bus_hold = "false";
defparam \pc_plus4_out[0]~output .open_drain_output = "false";
defparam \pc_plus4_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \pc_plus4_out[1]~output (
	.i(pc_plus4_reg[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[1]~output .bus_hold = "false";
defparam \pc_plus4_out[1]~output .open_drain_output = "false";
defparam \pc_plus4_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \pc_plus4_out[2]~output (
	.i(pc_plus4_reg[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[2]~output .bus_hold = "false";
defparam \pc_plus4_out[2]~output .open_drain_output = "false";
defparam \pc_plus4_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \pc_plus4_out[3]~output (
	.i(pc_plus4_reg[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[3]~output .bus_hold = "false";
defparam \pc_plus4_out[3]~output .open_drain_output = "false";
defparam \pc_plus4_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \pc_plus4_out[4]~output (
	.i(pc_plus4_reg[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[4]~output .bus_hold = "false";
defparam \pc_plus4_out[4]~output .open_drain_output = "false";
defparam \pc_plus4_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \pc_plus4_out[5]~output (
	.i(pc_plus4_reg[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[5]~output .bus_hold = "false";
defparam \pc_plus4_out[5]~output .open_drain_output = "false";
defparam \pc_plus4_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \pc_plus4_out[6]~output (
	.i(pc_plus4_reg[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[6]~output .bus_hold = "false";
defparam \pc_plus4_out[6]~output .open_drain_output = "false";
defparam \pc_plus4_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \pc_plus4_out[7]~output (
	.i(pc_plus4_reg[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[7]~output .bus_hold = "false";
defparam \pc_plus4_out[7]~output .open_drain_output = "false";
defparam \pc_plus4_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \pc_plus4_out[8]~output (
	.i(pc_plus4_reg[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[8]~output .bus_hold = "false";
defparam \pc_plus4_out[8]~output .open_drain_output = "false";
defparam \pc_plus4_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \pc_plus4_out[9]~output (
	.i(pc_plus4_reg[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[9]~output .bus_hold = "false";
defparam \pc_plus4_out[9]~output .open_drain_output = "false";
defparam \pc_plus4_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \pc_plus4_out[10]~output (
	.i(pc_plus4_reg[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[10]~output .bus_hold = "false";
defparam \pc_plus4_out[10]~output .open_drain_output = "false";
defparam \pc_plus4_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \pc_plus4_out[11]~output (
	.i(pc_plus4_reg[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[11]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[11]~output .bus_hold = "false";
defparam \pc_plus4_out[11]~output .open_drain_output = "false";
defparam \pc_plus4_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \pc_plus4_out[12]~output (
	.i(pc_plus4_reg[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[12]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[12]~output .bus_hold = "false";
defparam \pc_plus4_out[12]~output .open_drain_output = "false";
defparam \pc_plus4_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \pc_plus4_out[13]~output (
	.i(pc_plus4_reg[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[13]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[13]~output .bus_hold = "false";
defparam \pc_plus4_out[13]~output .open_drain_output = "false";
defparam \pc_plus4_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \pc_plus4_out[14]~output (
	.i(pc_plus4_reg[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[14]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[14]~output .bus_hold = "false";
defparam \pc_plus4_out[14]~output .open_drain_output = "false";
defparam \pc_plus4_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \pc_plus4_out[15]~output (
	.i(pc_plus4_reg[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[15]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[15]~output .bus_hold = "false";
defparam \pc_plus4_out[15]~output .open_drain_output = "false";
defparam \pc_plus4_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \pc_plus4_out[16]~output (
	.i(pc_plus4_reg[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[16]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[16]~output .bus_hold = "false";
defparam \pc_plus4_out[16]~output .open_drain_output = "false";
defparam \pc_plus4_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \pc_plus4_out[17]~output (
	.i(pc_plus4_reg[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[17]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[17]~output .bus_hold = "false";
defparam \pc_plus4_out[17]~output .open_drain_output = "false";
defparam \pc_plus4_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \pc_plus4_out[18]~output (
	.i(pc_plus4_reg[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[18]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[18]~output .bus_hold = "false";
defparam \pc_plus4_out[18]~output .open_drain_output = "false";
defparam \pc_plus4_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \pc_plus4_out[19]~output (
	.i(pc_plus4_reg[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[19]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[19]~output .bus_hold = "false";
defparam \pc_plus4_out[19]~output .open_drain_output = "false";
defparam \pc_plus4_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \pc_plus4_out[20]~output (
	.i(pc_plus4_reg[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[20]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[20]~output .bus_hold = "false";
defparam \pc_plus4_out[20]~output .open_drain_output = "false";
defparam \pc_plus4_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \pc_plus4_out[21]~output (
	.i(pc_plus4_reg[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[21]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[21]~output .bus_hold = "false";
defparam \pc_plus4_out[21]~output .open_drain_output = "false";
defparam \pc_plus4_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \pc_plus4_out[22]~output (
	.i(pc_plus4_reg[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[22]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[22]~output .bus_hold = "false";
defparam \pc_plus4_out[22]~output .open_drain_output = "false";
defparam \pc_plus4_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \pc_plus4_out[23]~output (
	.i(pc_plus4_reg[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[23]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[23]~output .bus_hold = "false";
defparam \pc_plus4_out[23]~output .open_drain_output = "false";
defparam \pc_plus4_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \pc_plus4_out[24]~output (
	.i(pc_plus4_reg[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[24]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[24]~output .bus_hold = "false";
defparam \pc_plus4_out[24]~output .open_drain_output = "false";
defparam \pc_plus4_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \pc_plus4_out[25]~output (
	.i(pc_plus4_reg[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[25]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[25]~output .bus_hold = "false";
defparam \pc_plus4_out[25]~output .open_drain_output = "false";
defparam \pc_plus4_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \pc_plus4_out[26]~output (
	.i(pc_plus4_reg[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[26]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[26]~output .bus_hold = "false";
defparam \pc_plus4_out[26]~output .open_drain_output = "false";
defparam \pc_plus4_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \pc_plus4_out[27]~output (
	.i(pc_plus4_reg[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[27]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[27]~output .bus_hold = "false";
defparam \pc_plus4_out[27]~output .open_drain_output = "false";
defparam \pc_plus4_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \pc_plus4_out[28]~output (
	.i(pc_plus4_reg[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[28]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[28]~output .bus_hold = "false";
defparam \pc_plus4_out[28]~output .open_drain_output = "false";
defparam \pc_plus4_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \pc_plus4_out[29]~output (
	.i(pc_plus4_reg[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[29]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[29]~output .bus_hold = "false";
defparam \pc_plus4_out[29]~output .open_drain_output = "false";
defparam \pc_plus4_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \pc_plus4_out[30]~output (
	.i(pc_plus4_reg[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[30]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[30]~output .bus_hold = "false";
defparam \pc_plus4_out[30]~output .open_drain_output = "false";
defparam \pc_plus4_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \pc_plus4_out[31]~output (
	.i(pc_plus4_reg[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_plus4_out[31]),
	.obar());
// synopsys translate_off
defparam \pc_plus4_out[31]~output .bus_hold = "false";
defparam \pc_plus4_out[31]~output .open_drain_output = "false";
defparam \pc_plus4_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \instruction_out[0]~output (
	.i(instruction_reg[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[0]),
	.obar());
// synopsys translate_off
defparam \instruction_out[0]~output .bus_hold = "false";
defparam \instruction_out[0]~output .open_drain_output = "false";
defparam \instruction_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \instruction_out[1]~output (
	.i(instruction_reg[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[1]),
	.obar());
// synopsys translate_off
defparam \instruction_out[1]~output .bus_hold = "false";
defparam \instruction_out[1]~output .open_drain_output = "false";
defparam \instruction_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \instruction_out[2]~output (
	.i(instruction_reg[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[2]),
	.obar());
// synopsys translate_off
defparam \instruction_out[2]~output .bus_hold = "false";
defparam \instruction_out[2]~output .open_drain_output = "false";
defparam \instruction_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \instruction_out[3]~output (
	.i(instruction_reg[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[3]),
	.obar());
// synopsys translate_off
defparam \instruction_out[3]~output .bus_hold = "false";
defparam \instruction_out[3]~output .open_drain_output = "false";
defparam \instruction_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \instruction_out[4]~output (
	.i(instruction_reg[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[4]),
	.obar());
// synopsys translate_off
defparam \instruction_out[4]~output .bus_hold = "false";
defparam \instruction_out[4]~output .open_drain_output = "false";
defparam \instruction_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \instruction_out[5]~output (
	.i(instruction_reg[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[5]),
	.obar());
// synopsys translate_off
defparam \instruction_out[5]~output .bus_hold = "false";
defparam \instruction_out[5]~output .open_drain_output = "false";
defparam \instruction_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \instruction_out[6]~output (
	.i(instruction_reg[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[6]),
	.obar());
// synopsys translate_off
defparam \instruction_out[6]~output .bus_hold = "false";
defparam \instruction_out[6]~output .open_drain_output = "false";
defparam \instruction_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \instruction_out[7]~output (
	.i(instruction_reg[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[7]),
	.obar());
// synopsys translate_off
defparam \instruction_out[7]~output .bus_hold = "false";
defparam \instruction_out[7]~output .open_drain_output = "false";
defparam \instruction_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \instruction_out[8]~output (
	.i(instruction_reg[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[8]),
	.obar());
// synopsys translate_off
defparam \instruction_out[8]~output .bus_hold = "false";
defparam \instruction_out[8]~output .open_drain_output = "false";
defparam \instruction_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \instruction_out[9]~output (
	.i(instruction_reg[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[9]),
	.obar());
// synopsys translate_off
defparam \instruction_out[9]~output .bus_hold = "false";
defparam \instruction_out[9]~output .open_drain_output = "false";
defparam \instruction_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \instruction_out[10]~output (
	.i(instruction_reg[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[10]),
	.obar());
// synopsys translate_off
defparam \instruction_out[10]~output .bus_hold = "false";
defparam \instruction_out[10]~output .open_drain_output = "false";
defparam \instruction_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \instruction_out[11]~output (
	.i(instruction_reg[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[11]),
	.obar());
// synopsys translate_off
defparam \instruction_out[11]~output .bus_hold = "false";
defparam \instruction_out[11]~output .open_drain_output = "false";
defparam \instruction_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \instruction_out[12]~output (
	.i(instruction_reg[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[12]),
	.obar());
// synopsys translate_off
defparam \instruction_out[12]~output .bus_hold = "false";
defparam \instruction_out[12]~output .open_drain_output = "false";
defparam \instruction_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \instruction_out[13]~output (
	.i(instruction_reg[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[13]),
	.obar());
// synopsys translate_off
defparam \instruction_out[13]~output .bus_hold = "false";
defparam \instruction_out[13]~output .open_drain_output = "false";
defparam \instruction_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \instruction_out[14]~output (
	.i(instruction_reg[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[14]),
	.obar());
// synopsys translate_off
defparam \instruction_out[14]~output .bus_hold = "false";
defparam \instruction_out[14]~output .open_drain_output = "false";
defparam \instruction_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \instruction_out[15]~output (
	.i(instruction_reg[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[15]),
	.obar());
// synopsys translate_off
defparam \instruction_out[15]~output .bus_hold = "false";
defparam \instruction_out[15]~output .open_drain_output = "false";
defparam \instruction_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \instruction_out[16]~output (
	.i(instruction_reg[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[16]),
	.obar());
// synopsys translate_off
defparam \instruction_out[16]~output .bus_hold = "false";
defparam \instruction_out[16]~output .open_drain_output = "false";
defparam \instruction_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \instruction_out[17]~output (
	.i(instruction_reg[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[17]),
	.obar());
// synopsys translate_off
defparam \instruction_out[17]~output .bus_hold = "false";
defparam \instruction_out[17]~output .open_drain_output = "false";
defparam \instruction_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \instruction_out[18]~output (
	.i(instruction_reg[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[18]),
	.obar());
// synopsys translate_off
defparam \instruction_out[18]~output .bus_hold = "false";
defparam \instruction_out[18]~output .open_drain_output = "false";
defparam \instruction_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \instruction_out[19]~output (
	.i(instruction_reg[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[19]),
	.obar());
// synopsys translate_off
defparam \instruction_out[19]~output .bus_hold = "false";
defparam \instruction_out[19]~output .open_drain_output = "false";
defparam \instruction_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \instruction_out[20]~output (
	.i(instruction_reg[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[20]),
	.obar());
// synopsys translate_off
defparam \instruction_out[20]~output .bus_hold = "false";
defparam \instruction_out[20]~output .open_drain_output = "false";
defparam \instruction_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \instruction_out[21]~output (
	.i(instruction_reg[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[21]),
	.obar());
// synopsys translate_off
defparam \instruction_out[21]~output .bus_hold = "false";
defparam \instruction_out[21]~output .open_drain_output = "false";
defparam \instruction_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \instruction_out[22]~output (
	.i(instruction_reg[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[22]),
	.obar());
// synopsys translate_off
defparam \instruction_out[22]~output .bus_hold = "false";
defparam \instruction_out[22]~output .open_drain_output = "false";
defparam \instruction_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \instruction_out[23]~output (
	.i(instruction_reg[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[23]),
	.obar());
// synopsys translate_off
defparam \instruction_out[23]~output .bus_hold = "false";
defparam \instruction_out[23]~output .open_drain_output = "false";
defparam \instruction_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \instruction_out[24]~output (
	.i(instruction_reg[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[24]),
	.obar());
// synopsys translate_off
defparam \instruction_out[24]~output .bus_hold = "false";
defparam \instruction_out[24]~output .open_drain_output = "false";
defparam \instruction_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \instruction_out[25]~output (
	.i(instruction_reg[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[25]),
	.obar());
// synopsys translate_off
defparam \instruction_out[25]~output .bus_hold = "false";
defparam \instruction_out[25]~output .open_drain_output = "false";
defparam \instruction_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \instruction_out[26]~output (
	.i(instruction_reg[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[26]),
	.obar());
// synopsys translate_off
defparam \instruction_out[26]~output .bus_hold = "false";
defparam \instruction_out[26]~output .open_drain_output = "false";
defparam \instruction_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \instruction_out[27]~output (
	.i(instruction_reg[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[27]),
	.obar());
// synopsys translate_off
defparam \instruction_out[27]~output .bus_hold = "false";
defparam \instruction_out[27]~output .open_drain_output = "false";
defparam \instruction_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \instruction_out[28]~output (
	.i(instruction_reg[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[28]),
	.obar());
// synopsys translate_off
defparam \instruction_out[28]~output .bus_hold = "false";
defparam \instruction_out[28]~output .open_drain_output = "false";
defparam \instruction_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \instruction_out[29]~output (
	.i(instruction_reg[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[29]),
	.obar());
// synopsys translate_off
defparam \instruction_out[29]~output .bus_hold = "false";
defparam \instruction_out[29]~output .open_drain_output = "false";
defparam \instruction_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \instruction_out[30]~output (
	.i(instruction_reg[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[30]),
	.obar());
// synopsys translate_off
defparam \instruction_out[30]~output .bus_hold = "false";
defparam \instruction_out[30]~output .open_drain_output = "false";
defparam \instruction_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \instruction_out[31]~output (
	.i(instruction_reg[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[31]),
	.obar());
// synopsys translate_off
defparam \instruction_out[31]~output .bus_hold = "false";
defparam \instruction_out[31]~output .open_drain_output = "false";
defparam \instruction_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \pc_in[0]~input (
	.i(pc_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[0]~input_o ));
// synopsys translate_off
defparam \pc_in[0]~input .bus_hold = "false";
defparam \pc_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \pc_reg[0]~feeder (
// Equation(s):
// \pc_reg[0]~feeder_combout  = ( \pc_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[0]~feeder .extended_lut = "off";
defparam \pc_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \flush~input (
	.i(flush),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\flush~input_o ));
// synopsys translate_off
defparam \flush~input .bus_hold = "false";
defparam \flush~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y2_N32
dffeas \pc_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[0] .is_wysiwyg = "true";
defparam \pc_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \pc_in[1]~input (
	.i(pc_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[1]~input_o ));
// synopsys translate_off
defparam \pc_in[1]~input .bus_hold = "false";
defparam \pc_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \pc_reg[1]~feeder (
// Equation(s):
// \pc_reg[1]~feeder_combout  = ( \pc_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[1]~feeder .extended_lut = "off";
defparam \pc_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N1
dffeas \pc_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[1] .is_wysiwyg = "true";
defparam \pc_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \pc_in[2]~input (
	.i(pc_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[2]~input_o ));
// synopsys translate_off
defparam \pc_in[2]~input .bus_hold = "false";
defparam \pc_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y1_N0
cyclonev_lcell_comb \pc_reg[2]~feeder (
// Equation(s):
// \pc_reg[2]~feeder_combout  = ( \pc_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[2]~feeder .extended_lut = "off";
defparam \pc_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y1_N1
dffeas \pc_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[2] .is_wysiwyg = "true";
defparam \pc_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \pc_in[3]~input (
	.i(pc_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[3]~input_o ));
// synopsys translate_off
defparam \pc_in[3]~input .bus_hold = "false";
defparam \pc_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y6_N1
dffeas \pc_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[3] .is_wysiwyg = "true";
defparam \pc_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \pc_in[4]~input (
	.i(pc_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[4]~input_o ));
// synopsys translate_off
defparam \pc_in[4]~input .bus_hold = "false";
defparam \pc_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y1_N31
dffeas \pc_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[4]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[4] .is_wysiwyg = "true";
defparam \pc_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \pc_in[5]~input (
	.i(pc_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[5]~input_o ));
// synopsys translate_off
defparam \pc_in[5]~input .bus_hold = "false";
defparam \pc_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N3
cyclonev_lcell_comb \pc_reg[5]~feeder (
// Equation(s):
// \pc_reg[5]~feeder_combout  = ( \pc_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[5]~feeder .extended_lut = "off";
defparam \pc_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N4
dffeas \pc_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[5] .is_wysiwyg = "true";
defparam \pc_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \pc_in[6]~input (
	.i(pc_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[6]~input_o ));
// synopsys translate_off
defparam \pc_in[6]~input .bus_hold = "false";
defparam \pc_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y6_N37
dffeas \pc_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[6] .is_wysiwyg = "true";
defparam \pc_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \pc_in[7]~input (
	.i(pc_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[7]~input_o ));
// synopsys translate_off
defparam \pc_in[7]~input .bus_hold = "false";
defparam \pc_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N33
cyclonev_lcell_comb \pc_reg[7]~feeder (
// Equation(s):
// \pc_reg[7]~feeder_combout  = ( \pc_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[7]~feeder .extended_lut = "off";
defparam \pc_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N35
dffeas \pc_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[7] .is_wysiwyg = "true";
defparam \pc_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \pc_in[8]~input (
	.i(pc_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[8]~input_o ));
// synopsys translate_off
defparam \pc_in[8]~input .bus_hold = "false";
defparam \pc_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N33
cyclonev_lcell_comb \pc_reg[8]~feeder (
// Equation(s):
// \pc_reg[8]~feeder_combout  = ( \pc_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[8]~feeder .extended_lut = "off";
defparam \pc_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N34
dffeas \pc_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[8] .is_wysiwyg = "true";
defparam \pc_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \pc_in[9]~input (
	.i(pc_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[9]~input_o ));
// synopsys translate_off
defparam \pc_in[9]~input .bus_hold = "false";
defparam \pc_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N10
dffeas \pc_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[9]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[9] .is_wysiwyg = "true";
defparam \pc_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \pc_in[10]~input (
	.i(pc_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[10]~input_o ));
// synopsys translate_off
defparam \pc_in[10]~input .bus_hold = "false";
defparam \pc_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \pc_reg[10]~feeder (
// Equation(s):
// \pc_reg[10]~feeder_combout  = ( \pc_in[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[10]~feeder .extended_lut = "off";
defparam \pc_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N16
dffeas \pc_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[10] .is_wysiwyg = "true";
defparam \pc_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \pc_in[11]~input (
	.i(pc_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[11]~input_o ));
// synopsys translate_off
defparam \pc_in[11]~input .bus_hold = "false";
defparam \pc_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \pc_reg[11]~feeder (
// Equation(s):
// \pc_reg[11]~feeder_combout  = ( \pc_in[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[11]~feeder .extended_lut = "off";
defparam \pc_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \pc_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[11] .is_wysiwyg = "true";
defparam \pc_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \pc_in[12]~input (
	.i(pc_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[12]~input_o ));
// synopsys translate_off
defparam \pc_in[12]~input .bus_hold = "false";
defparam \pc_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N30
cyclonev_lcell_comb \pc_reg[12]~feeder (
// Equation(s):
// \pc_reg[12]~feeder_combout  = ( \pc_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[12]~feeder .extended_lut = "off";
defparam \pc_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N31
dffeas \pc_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[12] .is_wysiwyg = "true";
defparam \pc_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \pc_in[13]~input (
	.i(pc_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[13]~input_o ));
// synopsys translate_off
defparam \pc_in[13]~input .bus_hold = "false";
defparam \pc_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \pc_reg[13]~feeder (
// Equation(s):
// \pc_reg[13]~feeder_combout  = ( \pc_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[13]~feeder .extended_lut = "off";
defparam \pc_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N13
dffeas \pc_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[13] .is_wysiwyg = "true";
defparam \pc_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \pc_in[14]~input (
	.i(pc_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[14]~input_o ));
// synopsys translate_off
defparam \pc_in[14]~input .bus_hold = "false";
defparam \pc_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y1_N34
dffeas \pc_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[14]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[14] .is_wysiwyg = "true";
defparam \pc_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \pc_in[15]~input (
	.i(pc_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[15]~input_o ));
// synopsys translate_off
defparam \pc_in[15]~input .bus_hold = "false";
defparam \pc_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N6
cyclonev_lcell_comb \pc_reg[15]~feeder (
// Equation(s):
// \pc_reg[15]~feeder_combout  = ( \pc_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[15]~feeder .extended_lut = "off";
defparam \pc_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N7
dffeas \pc_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[15] .is_wysiwyg = "true";
defparam \pc_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \pc_in[16]~input (
	.i(pc_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[16]~input_o ));
// synopsys translate_off
defparam \pc_in[16]~input .bus_hold = "false";
defparam \pc_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y1_N9
cyclonev_lcell_comb \pc_reg[16]~feeder (
// Equation(s):
// \pc_reg[16]~feeder_combout  = ( \pc_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[16]~feeder .extended_lut = "off";
defparam \pc_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y1_N10
dffeas \pc_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[16] .is_wysiwyg = "true";
defparam \pc_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \pc_in[17]~input (
	.i(pc_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[17]~input_o ));
// synopsys translate_off
defparam \pc_in[17]~input .bus_hold = "false";
defparam \pc_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y1_N31
dffeas \pc_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[17]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[17] .is_wysiwyg = "true";
defparam \pc_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \pc_in[18]~input (
	.i(pc_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[18]~input_o ));
// synopsys translate_off
defparam \pc_in[18]~input .bus_hold = "false";
defparam \pc_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y3_N31
dffeas \pc_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[18]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[18] .is_wysiwyg = "true";
defparam \pc_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \pc_in[19]~input (
	.i(pc_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[19]~input_o ));
// synopsys translate_off
defparam \pc_in[19]~input .bus_hold = "false";
defparam \pc_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y2_N5
dffeas \pc_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[19]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[19] .is_wysiwyg = "true";
defparam \pc_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \pc_in[20]~input (
	.i(pc_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[20]~input_o ));
// synopsys translate_off
defparam \pc_in[20]~input .bus_hold = "false";
defparam \pc_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N35
dffeas \pc_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[20]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[20] .is_wysiwyg = "true";
defparam \pc_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \pc_in[21]~input (
	.i(pc_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[21]~input_o ));
// synopsys translate_off
defparam \pc_in[21]~input .bus_hold = "false";
defparam \pc_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N39
cyclonev_lcell_comb \pc_reg[21]~feeder (
// Equation(s):
// \pc_reg[21]~feeder_combout  = ( \pc_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[21]~feeder .extended_lut = "off";
defparam \pc_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N40
dffeas \pc_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[21] .is_wysiwyg = "true";
defparam \pc_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \pc_in[22]~input (
	.i(pc_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[22]~input_o ));
// synopsys translate_off
defparam \pc_in[22]~input .bus_hold = "false";
defparam \pc_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \pc_reg[22]~feeder (
// Equation(s):
// \pc_reg[22]~feeder_combout  = ( \pc_in[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[22]~feeder .extended_lut = "off";
defparam \pc_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N37
dffeas \pc_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[22] .is_wysiwyg = "true";
defparam \pc_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \pc_in[23]~input (
	.i(pc_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[23]~input_o ));
// synopsys translate_off
defparam \pc_in[23]~input .bus_hold = "false";
defparam \pc_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \pc_reg[23]~feeder (
// Equation(s):
// \pc_reg[23]~feeder_combout  = ( \pc_in[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[23]~feeder .extended_lut = "off";
defparam \pc_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N43
dffeas \pc_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[23] .is_wysiwyg = "true";
defparam \pc_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \pc_in[24]~input (
	.i(pc_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[24]~input_o ));
// synopsys translate_off
defparam \pc_in[24]~input .bus_hold = "false";
defparam \pc_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \pc_reg[24]~feeder (
// Equation(s):
// \pc_reg[24]~feeder_combout  = ( \pc_in[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[24]~feeder .extended_lut = "off";
defparam \pc_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N22
dffeas \pc_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[24] .is_wysiwyg = "true";
defparam \pc_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \pc_in[25]~input (
	.i(pc_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[25]~input_o ));
// synopsys translate_off
defparam \pc_in[25]~input .bus_hold = "false";
defparam \pc_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N53
dffeas \pc_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[25]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[25] .is_wysiwyg = "true";
defparam \pc_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \pc_in[26]~input (
	.i(pc_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[26]~input_o ));
// synopsys translate_off
defparam \pc_in[26]~input .bus_hold = "false";
defparam \pc_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N9
cyclonev_lcell_comb \pc_reg[26]~feeder (
// Equation(s):
// \pc_reg[26]~feeder_combout  = ( \pc_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[26]~feeder .extended_lut = "off";
defparam \pc_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N10
dffeas \pc_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[26] .is_wysiwyg = "true";
defparam \pc_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \pc_in[27]~input (
	.i(pc_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[27]~input_o ));
// synopsys translate_off
defparam \pc_in[27]~input .bus_hold = "false";
defparam \pc_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y1_N31
dffeas \pc_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[27]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[27] .is_wysiwyg = "true";
defparam \pc_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \pc_in[28]~input (
	.i(pc_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[28]~input_o ));
// synopsys translate_off
defparam \pc_in[28]~input .bus_hold = "false";
defparam \pc_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N30
cyclonev_lcell_comb \pc_reg[28]~feeder (
// Equation(s):
// \pc_reg[28]~feeder_combout  = ( \pc_in[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[28]~feeder .extended_lut = "off";
defparam \pc_reg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y1_N31
dffeas \pc_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[28] .is_wysiwyg = "true";
defparam \pc_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N75
cyclonev_io_ibuf \pc_in[29]~input (
	.i(pc_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[29]~input_o ));
// synopsys translate_off
defparam \pc_in[29]~input .bus_hold = "false";
defparam \pc_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y1_N10
dffeas \pc_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_in[29]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[29] .is_wysiwyg = "true";
defparam \pc_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \pc_in[30]~input (
	.i(pc_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[30]~input_o ));
// synopsys translate_off
defparam \pc_in[30]~input .bus_hold = "false";
defparam \pc_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \pc_reg[30]~feeder (
// Equation(s):
// \pc_reg[30]~feeder_combout  = ( \pc_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[30]~feeder .extended_lut = "off";
defparam \pc_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \pc_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[30] .is_wysiwyg = "true";
defparam \pc_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \pc_in[31]~input (
	.i(pc_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_in[31]~input_o ));
// synopsys translate_off
defparam \pc_in[31]~input .bus_hold = "false";
defparam \pc_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N6
cyclonev_lcell_comb \pc_reg[31]~feeder (
// Equation(s):
// \pc_reg[31]~feeder_combout  = ( \pc_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[31]~feeder .extended_lut = "off";
defparam \pc_reg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N7
dffeas \pc_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[31] .is_wysiwyg = "true";
defparam \pc_reg[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \pc_plus4_in[0]~input (
	.i(pc_plus4_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[0]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[0]~input .bus_hold = "false";
defparam \pc_plus4_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N12
cyclonev_lcell_comb \pc_plus4_reg[0]~feeder (
// Equation(s):
// \pc_plus4_reg[0]~feeder_combout  = ( \pc_plus4_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[0]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N13
dffeas \pc_plus4_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[0] .is_wysiwyg = "true";
defparam \pc_plus4_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[1]~input (
	.i(pc_plus4_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[1]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[1]~input .bus_hold = "false";
defparam \pc_plus4_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y1_N31
dffeas \pc_plus4_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[1] .is_wysiwyg = "true";
defparam \pc_plus4_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \pc_plus4_in[2]~input (
	.i(pc_plus4_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[2]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[2]~input .bus_hold = "false";
defparam \pc_plus4_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N48
cyclonev_lcell_comb \pc_plus4_reg[2]~feeder (
// Equation(s):
// \pc_plus4_reg[2]~feeder_combout  = ( \pc_plus4_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[2]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N49
dffeas \pc_plus4_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[2] .is_wysiwyg = "true";
defparam \pc_plus4_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \pc_plus4_in[3]~input (
	.i(pc_plus4_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[3]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[3]~input .bus_hold = "false";
defparam \pc_plus4_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N49
dffeas \pc_plus4_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[3] .is_wysiwyg = "true";
defparam \pc_plus4_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \pc_plus4_in[4]~input (
	.i(pc_plus4_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[4]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[4]~input .bus_hold = "false";
defparam \pc_plus4_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N27
cyclonev_lcell_comb \pc_plus4_reg[4]~feeder (
// Equation(s):
// \pc_plus4_reg[4]~feeder_combout  = ( \pc_plus4_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[4]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N28
dffeas \pc_plus4_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[4] .is_wysiwyg = "true";
defparam \pc_plus4_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \pc_plus4_in[5]~input (
	.i(pc_plus4_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[5]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[5]~input .bus_hold = "false";
defparam \pc_plus4_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y1_N8
dffeas \pc_plus4_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[5]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[5] .is_wysiwyg = "true";
defparam \pc_plus4_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \pc_plus4_in[6]~input (
	.i(pc_plus4_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[6]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[6]~input .bus_hold = "false";
defparam \pc_plus4_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y5_N37
dffeas \pc_plus4_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[6] .is_wysiwyg = "true";
defparam \pc_plus4_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \pc_plus4_in[7]~input (
	.i(pc_plus4_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[7]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[7]~input .bus_hold = "false";
defparam \pc_plus4_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N31
dffeas \pc_plus4_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[7]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[7] .is_wysiwyg = "true";
defparam \pc_plus4_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \pc_plus4_in[8]~input (
	.i(pc_plus4_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[8]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[8]~input .bus_hold = "false";
defparam \pc_plus4_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N54
cyclonev_lcell_comb \pc_plus4_reg[8]~feeder (
// Equation(s):
// \pc_plus4_reg[8]~feeder_combout  = ( \pc_plus4_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[8]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N56
dffeas \pc_plus4_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[8] .is_wysiwyg = "true";
defparam \pc_plus4_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \pc_plus4_in[9]~input (
	.i(pc_plus4_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[9]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[9]~input .bus_hold = "false";
defparam \pc_plus4_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y1_N45
cyclonev_lcell_comb \pc_plus4_reg[9]~feeder (
// Equation(s):
// \pc_plus4_reg[9]~feeder_combout  = ( \pc_plus4_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[9]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y1_N46
dffeas \pc_plus4_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[9] .is_wysiwyg = "true";
defparam \pc_plus4_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \pc_plus4_in[10]~input (
	.i(pc_plus4_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[10]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[10]~input .bus_hold = "false";
defparam \pc_plus4_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \pc_plus4_reg[10]~feeder (
// Equation(s):
// \pc_plus4_reg[10]~feeder_combout  = ( \pc_plus4_in[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[10]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N25
dffeas \pc_plus4_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[10] .is_wysiwyg = "true";
defparam \pc_plus4_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[11]~input (
	.i(pc_plus4_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[11]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[11]~input .bus_hold = "false";
defparam \pc_plus4_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N45
cyclonev_lcell_comb \pc_plus4_reg[11]~feeder (
// Equation(s):
// \pc_plus4_reg[11]~feeder_combout  = ( \pc_plus4_in[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[11]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N46
dffeas \pc_plus4_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[11] .is_wysiwyg = "true";
defparam \pc_plus4_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N58
cyclonev_io_ibuf \pc_plus4_in[12]~input (
	.i(pc_plus4_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[12]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[12]~input .bus_hold = "false";
defparam \pc_plus4_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N42
cyclonev_lcell_comb \pc_plus4_reg[12]~feeder (
// Equation(s):
// \pc_plus4_reg[12]~feeder_combout  = ( \pc_plus4_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[12]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N43
dffeas \pc_plus4_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[12] .is_wysiwyg = "true";
defparam \pc_plus4_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \pc_plus4_in[13]~input (
	.i(pc_plus4_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[13]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[13]~input .bus_hold = "false";
defparam \pc_plus4_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N39
cyclonev_lcell_comb \pc_plus4_reg[13]~feeder (
// Equation(s):
// \pc_plus4_reg[13]~feeder_combout  = ( \pc_plus4_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[13]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N40
dffeas \pc_plus4_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[13] .is_wysiwyg = "true";
defparam \pc_plus4_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \pc_plus4_in[14]~input (
	.i(pc_plus4_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[14]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[14]~input .bus_hold = "false";
defparam \pc_plus4_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N1
dffeas \pc_plus4_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[14]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[14] .is_wysiwyg = "true";
defparam \pc_plus4_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \pc_plus4_in[15]~input (
	.i(pc_plus4_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[15]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[15]~input .bus_hold = "false";
defparam \pc_plus4_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N6
cyclonev_lcell_comb \pc_plus4_reg[15]~feeder (
// Equation(s):
// \pc_plus4_reg[15]~feeder_combout  = ( \pc_plus4_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[15]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N8
dffeas \pc_plus4_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[15] .is_wysiwyg = "true";
defparam \pc_plus4_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \pc_plus4_in[16]~input (
	.i(pc_plus4_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[16]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[16]~input .bus_hold = "false";
defparam \pc_plus4_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N9
cyclonev_lcell_comb \pc_plus4_reg[16]~feeder (
// Equation(s):
// \pc_plus4_reg[16]~feeder_combout  = ( \pc_plus4_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[16]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N11
dffeas \pc_plus4_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[16] .is_wysiwyg = "true";
defparam \pc_plus4_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \pc_plus4_in[17]~input (
	.i(pc_plus4_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[17]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[17]~input .bus_hold = "false";
defparam \pc_plus4_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N0
cyclonev_lcell_comb \pc_plus4_reg[17]~feeder (
// Equation(s):
// \pc_plus4_reg[17]~feeder_combout  = ( \pc_plus4_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[17]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N1
dffeas \pc_plus4_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[17] .is_wysiwyg = "true";
defparam \pc_plus4_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[18]~input (
	.i(pc_plus4_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[18]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[18]~input .bus_hold = "false";
defparam \pc_plus4_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \pc_plus4_reg[18]~feeder (
// Equation(s):
// \pc_plus4_reg[18]~feeder_combout  = ( \pc_plus4_in[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[18]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N10
dffeas \pc_plus4_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[18] .is_wysiwyg = "true";
defparam \pc_plus4_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[19]~input (
	.i(pc_plus4_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[19]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[19]~input .bus_hold = "false";
defparam \pc_plus4_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N42
cyclonev_lcell_comb \pc_plus4_reg[19]~feeder (
// Equation(s):
// \pc_plus4_reg[19]~feeder_combout  = ( \pc_plus4_in[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[19]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N43
dffeas \pc_plus4_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[19] .is_wysiwyg = "true";
defparam \pc_plus4_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \pc_plus4_in[20]~input (
	.i(pc_plus4_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[20]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[20]~input .bus_hold = "false";
defparam \pc_plus4_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N28
dffeas \pc_plus4_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[20]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[20] .is_wysiwyg = "true";
defparam \pc_plus4_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[21]~input (
	.i(pc_plus4_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[21]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[21]~input .bus_hold = "false";
defparam \pc_plus4_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y1_N10
dffeas \pc_plus4_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[21]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[21] .is_wysiwyg = "true";
defparam \pc_plus4_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \pc_plus4_in[22]~input (
	.i(pc_plus4_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[22]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[22]~input .bus_hold = "false";
defparam \pc_plus4_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N45
cyclonev_lcell_comb \pc_plus4_reg[22]~feeder (
// Equation(s):
// \pc_plus4_reg[22]~feeder_combout  = ( \pc_plus4_in[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[22]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N46
dffeas \pc_plus4_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[22] .is_wysiwyg = "true";
defparam \pc_plus4_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \pc_plus4_in[23]~input (
	.i(pc_plus4_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[23]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[23]~input .bus_hold = "false";
defparam \pc_plus4_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y1_N4
dffeas \pc_plus4_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[23]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[23] .is_wysiwyg = "true";
defparam \pc_plus4_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \pc_plus4_in[24]~input (
	.i(pc_plus4_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[24]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[24]~input .bus_hold = "false";
defparam \pc_plus4_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y1_N47
dffeas \pc_plus4_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[24]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[24] .is_wysiwyg = "true";
defparam \pc_plus4_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[25]~input (
	.i(pc_plus4_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[25]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[25]~input .bus_hold = "false";
defparam \pc_plus4_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y1_N40
dffeas \pc_plus4_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[25]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[25] .is_wysiwyg = "true";
defparam \pc_plus4_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[26]~input (
	.i(pc_plus4_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[26]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[26]~input .bus_hold = "false";
defparam \pc_plus4_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N21
cyclonev_lcell_comb \pc_plus4_reg[26]~feeder (
// Equation(s):
// \pc_plus4_reg[26]~feeder_combout  = ( \pc_plus4_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[26]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N22
dffeas \pc_plus4_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[26] .is_wysiwyg = "true";
defparam \pc_plus4_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \pc_plus4_in[27]~input (
	.i(pc_plus4_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[27]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[27]~input .bus_hold = "false";
defparam \pc_plus4_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N12
cyclonev_lcell_comb \pc_plus4_reg[27]~feeder (
// Equation(s):
// \pc_plus4_reg[27]~feeder_combout  = ( \pc_plus4_in[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[27]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y1_N13
dffeas \pc_plus4_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[27] .is_wysiwyg = "true";
defparam \pc_plus4_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \pc_plus4_in[28]~input (
	.i(pc_plus4_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[28]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[28]~input .bus_hold = "false";
defparam \pc_plus4_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y2_N16
dffeas \pc_plus4_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_plus4_in[28]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[28] .is_wysiwyg = "true";
defparam \pc_plus4_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[29]~input (
	.i(pc_plus4_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[29]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[29]~input .bus_hold = "false";
defparam \pc_plus4_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \pc_plus4_reg[29]~feeder (
// Equation(s):
// \pc_plus4_reg[29]~feeder_combout  = ( \pc_plus4_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[29]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \pc_plus4_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[29] .is_wysiwyg = "true";
defparam \pc_plus4_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \pc_plus4_in[30]~input (
	.i(pc_plus4_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[30]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[30]~input .bus_hold = "false";
defparam \pc_plus4_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N39
cyclonev_lcell_comb \pc_plus4_reg[30]~feeder (
// Equation(s):
// \pc_plus4_reg[30]~feeder_combout  = ( \pc_plus4_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[30]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N40
dffeas \pc_plus4_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[30] .is_wysiwyg = "true";
defparam \pc_plus4_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \pc_plus4_in[31]~input (
	.i(pc_plus4_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_plus4_in[31]~input_o ));
// synopsys translate_off
defparam \pc_plus4_in[31]~input .bus_hold = "false";
defparam \pc_plus4_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N51
cyclonev_lcell_comb \pc_plus4_reg[31]~feeder (
// Equation(s):
// \pc_plus4_reg[31]~feeder_combout  = ( \pc_plus4_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_plus4_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_plus4_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus4_reg[31]~feeder .extended_lut = "off";
defparam \pc_plus4_reg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_plus4_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N52
dffeas \pc_plus4_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_plus4_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_plus4_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_plus4_reg[31] .is_wysiwyg = "true";
defparam \pc_plus4_reg[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \instruction_in[0]~input (
	.i(instruction_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[0]~input_o ));
// synopsys translate_off
defparam \instruction_in[0]~input .bus_hold = "false";
defparam \instruction_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N9
cyclonev_lcell_comb \instruction_reg[0]~feeder (
// Equation(s):
// \instruction_reg[0]~feeder_combout  = ( \instruction_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[0]~feeder .extended_lut = "off";
defparam \instruction_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N10
dffeas \instruction_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[0] .is_wysiwyg = "true";
defparam \instruction_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \instruction_in[1]~input (
	.i(instruction_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[1]~input_o ));
// synopsys translate_off
defparam \instruction_in[1]~input .bus_hold = "false";
defparam \instruction_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \instruction_reg[1]~feeder (
// Equation(s):
// \instruction_reg[1]~feeder_combout  = ( \instruction_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[1]~feeder .extended_lut = "off";
defparam \instruction_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N25
dffeas \instruction_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[1] .is_wysiwyg = "true";
defparam \instruction_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \instruction_in[2]~input (
	.i(instruction_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[2]~input_o ));
// synopsys translate_off
defparam \instruction_in[2]~input .bus_hold = "false";
defparam \instruction_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \instruction_reg[2]~feeder (
// Equation(s):
// \instruction_reg[2]~feeder_combout  = ( \instruction_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[2]~feeder .extended_lut = "off";
defparam \instruction_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \instruction_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[2] .is_wysiwyg = "true";
defparam \instruction_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \instruction_in[3]~input (
	.i(instruction_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[3]~input_o ));
// synopsys translate_off
defparam \instruction_in[3]~input .bus_hold = "false";
defparam \instruction_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \instruction_reg[3]~feeder (
// Equation(s):
// \instruction_reg[3]~feeder_combout  = ( \instruction_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[3]~feeder .extended_lut = "off";
defparam \instruction_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N25
dffeas \instruction_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[3] .is_wysiwyg = "true";
defparam \instruction_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \instruction_in[4]~input (
	.i(instruction_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[4]~input_o ));
// synopsys translate_off
defparam \instruction_in[4]~input .bus_hold = "false";
defparam \instruction_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N18
cyclonev_lcell_comb \instruction_reg[4]~feeder (
// Equation(s):
// \instruction_reg[4]~feeder_combout  = ( \instruction_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[4]~feeder .extended_lut = "off";
defparam \instruction_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N19
dffeas \instruction_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[4] .is_wysiwyg = "true";
defparam \instruction_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N1
cyclonev_io_ibuf \instruction_in[5]~input (
	.i(instruction_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[5]~input_o ));
// synopsys translate_off
defparam \instruction_in[5]~input .bus_hold = "false";
defparam \instruction_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N42
cyclonev_lcell_comb \instruction_reg[5]~feeder (
// Equation(s):
// \instruction_reg[5]~feeder_combout  = ( \instruction_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[5]~feeder .extended_lut = "off";
defparam \instruction_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N43
dffeas \instruction_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[5] .is_wysiwyg = "true";
defparam \instruction_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \instruction_in[6]~input (
	.i(instruction_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[6]~input_o ));
// synopsys translate_off
defparam \instruction_in[6]~input .bus_hold = "false";
defparam \instruction_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N1
dffeas \instruction_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[6] .is_wysiwyg = "true";
defparam \instruction_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \instruction_in[7]~input (
	.i(instruction_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[7]~input_o ));
// synopsys translate_off
defparam \instruction_in[7]~input .bus_hold = "false";
defparam \instruction_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N58
dffeas \instruction_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[7]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[7] .is_wysiwyg = "true";
defparam \instruction_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \instruction_in[8]~input (
	.i(instruction_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[8]~input_o ));
// synopsys translate_off
defparam \instruction_in[8]~input .bus_hold = "false";
defparam \instruction_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y1_N47
dffeas \instruction_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[8]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[8] .is_wysiwyg = "true";
defparam \instruction_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \instruction_in[9]~input (
	.i(instruction_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[9]~input_o ));
// synopsys translate_off
defparam \instruction_in[9]~input .bus_hold = "false";
defparam \instruction_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N9
cyclonev_lcell_comb \instruction_reg[9]~feeder (
// Equation(s):
// \instruction_reg[9]~feeder_combout  = ( \instruction_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[9]~feeder .extended_lut = "off";
defparam \instruction_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N10
dffeas \instruction_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[9] .is_wysiwyg = "true";
defparam \instruction_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \instruction_in[10]~input (
	.i(instruction_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[10]~input_o ));
// synopsys translate_off
defparam \instruction_in[10]~input .bus_hold = "false";
defparam \instruction_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N34
dffeas \instruction_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[10]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[10] .is_wysiwyg = "true";
defparam \instruction_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \instruction_in[11]~input (
	.i(instruction_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[11]~input_o ));
// synopsys translate_off
defparam \instruction_in[11]~input .bus_hold = "false";
defparam \instruction_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N18
cyclonev_lcell_comb \instruction_reg[11]~feeder (
// Equation(s):
// \instruction_reg[11]~feeder_combout  = ( \instruction_in[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[11]~feeder .extended_lut = "off";
defparam \instruction_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N20
dffeas \instruction_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[11] .is_wysiwyg = "true";
defparam \instruction_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \instruction_in[12]~input (
	.i(instruction_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[12]~input_o ));
// synopsys translate_off
defparam \instruction_in[12]~input .bus_hold = "false";
defparam \instruction_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N42
cyclonev_lcell_comb \instruction_reg[12]~feeder (
// Equation(s):
// \instruction_reg[12]~feeder_combout  = ( \instruction_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[12]~feeder .extended_lut = "off";
defparam \instruction_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N43
dffeas \instruction_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[12] .is_wysiwyg = "true";
defparam \instruction_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \instruction_in[13]~input (
	.i(instruction_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[13]~input_o ));
// synopsys translate_off
defparam \instruction_in[13]~input .bus_hold = "false";
defparam \instruction_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N36
cyclonev_lcell_comb \instruction_reg[13]~feeder (
// Equation(s):
// \instruction_reg[13]~feeder_combout  = ( \instruction_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[13]~feeder .extended_lut = "off";
defparam \instruction_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N37
dffeas \instruction_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[13] .is_wysiwyg = "true";
defparam \instruction_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \instruction_in[14]~input (
	.i(instruction_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[14]~input_o ));
// synopsys translate_off
defparam \instruction_in[14]~input .bus_hold = "false";
defparam \instruction_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N18
cyclonev_lcell_comb \instruction_reg[14]~feeder (
// Equation(s):
// \instruction_reg[14]~feeder_combout  = ( \instruction_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[14]~feeder .extended_lut = "off";
defparam \instruction_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N19
dffeas \instruction_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[14] .is_wysiwyg = "true";
defparam \instruction_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \instruction_in[15]~input (
	.i(instruction_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[15]~input_o ));
// synopsys translate_off
defparam \instruction_in[15]~input .bus_hold = "false";
defparam \instruction_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N42
cyclonev_lcell_comb \instruction_reg[15]~feeder (
// Equation(s):
// \instruction_reg[15]~feeder_combout  = ( \instruction_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[15]~feeder .extended_lut = "off";
defparam \instruction_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N43
dffeas \instruction_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[15] .is_wysiwyg = "true";
defparam \instruction_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \instruction_in[16]~input (
	.i(instruction_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[16]~input_o ));
// synopsys translate_off
defparam \instruction_in[16]~input .bus_hold = "false";
defparam \instruction_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N15
cyclonev_lcell_comb \instruction_reg[16]~feeder (
// Equation(s):
// \instruction_reg[16]~feeder_combout  = ( \instruction_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[16]~feeder .extended_lut = "off";
defparam \instruction_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N17
dffeas \instruction_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[16] .is_wysiwyg = "true";
defparam \instruction_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \instruction_in[17]~input (
	.i(instruction_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[17]~input_o ));
// synopsys translate_off
defparam \instruction_in[17]~input .bus_hold = "false";
defparam \instruction_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N51
cyclonev_lcell_comb \instruction_reg[17]~feeder (
// Equation(s):
// \instruction_reg[17]~feeder_combout  = ( \instruction_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[17]~feeder .extended_lut = "off";
defparam \instruction_reg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N52
dffeas \instruction_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[17] .is_wysiwyg = "true";
defparam \instruction_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \instruction_in[18]~input (
	.i(instruction_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[18]~input_o ));
// synopsys translate_off
defparam \instruction_in[18]~input .bus_hold = "false";
defparam \instruction_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N51
cyclonev_lcell_comb \instruction_reg[18]~feeder (
// Equation(s):
// \instruction_reg[18]~feeder_combout  = ( \instruction_in[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[18]~feeder .extended_lut = "off";
defparam \instruction_reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N52
dffeas \instruction_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[18] .is_wysiwyg = "true";
defparam \instruction_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \instruction_in[19]~input (
	.i(instruction_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[19]~input_o ));
// synopsys translate_off
defparam \instruction_in[19]~input .bus_hold = "false";
defparam \instruction_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N51
cyclonev_lcell_comb \instruction_reg[19]~feeder (
// Equation(s):
// \instruction_reg[19]~feeder_combout  = ( \instruction_in[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[19]~feeder .extended_lut = "off";
defparam \instruction_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N52
dffeas \instruction_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[19] .is_wysiwyg = "true";
defparam \instruction_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \instruction_in[20]~input (
	.i(instruction_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[20]~input_o ));
// synopsys translate_off
defparam \instruction_in[20]~input .bus_hold = "false";
defparam \instruction_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y1_N55
dffeas \instruction_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[20]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[20] .is_wysiwyg = "true";
defparam \instruction_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \instruction_in[21]~input (
	.i(instruction_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[21]~input_o ));
// synopsys translate_off
defparam \instruction_in[21]~input .bus_hold = "false";
defparam \instruction_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \instruction_reg[21]~feeder (
// Equation(s):
// \instruction_reg[21]~feeder_combout  = ( \instruction_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[21]~feeder .extended_lut = "off";
defparam \instruction_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N20
dffeas \instruction_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[21] .is_wysiwyg = "true";
defparam \instruction_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \instruction_in[22]~input (
	.i(instruction_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[22]~input_o ));
// synopsys translate_off
defparam \instruction_in[22]~input .bus_hold = "false";
defparam \instruction_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N33
cyclonev_lcell_comb \instruction_reg[22]~feeder (
// Equation(s):
// \instruction_reg[22]~feeder_combout  = ( \instruction_in[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[22]~feeder .extended_lut = "off";
defparam \instruction_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N35
dffeas \instruction_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[22] .is_wysiwyg = "true";
defparam \instruction_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \instruction_in[23]~input (
	.i(instruction_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[23]~input_o ));
// synopsys translate_off
defparam \instruction_in[23]~input .bus_hold = "false";
defparam \instruction_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N9
cyclonev_lcell_comb \instruction_reg[23]~feeder (
// Equation(s):
// \instruction_reg[23]~feeder_combout  = ( \instruction_in[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[23]~feeder .extended_lut = "off";
defparam \instruction_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N11
dffeas \instruction_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[23] .is_wysiwyg = "true";
defparam \instruction_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \instruction_in[24]~input (
	.i(instruction_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[24]~input_o ));
// synopsys translate_off
defparam \instruction_in[24]~input .bus_hold = "false";
defparam \instruction_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \instruction_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[24]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[24] .is_wysiwyg = "true";
defparam \instruction_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \instruction_in[25]~input (
	.i(instruction_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[25]~input_o ));
// synopsys translate_off
defparam \instruction_in[25]~input .bus_hold = "false";
defparam \instruction_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N21
cyclonev_lcell_comb \instruction_reg[25]~feeder (
// Equation(s):
// \instruction_reg[25]~feeder_combout  = ( \instruction_in[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[25]~feeder .extended_lut = "off";
defparam \instruction_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N22
dffeas \instruction_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[25] .is_wysiwyg = "true";
defparam \instruction_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \instruction_in[26]~input (
	.i(instruction_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[26]~input_o ));
// synopsys translate_off
defparam \instruction_in[26]~input .bus_hold = "false";
defparam \instruction_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y1_N28
dffeas \instruction_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[26]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[26] .is_wysiwyg = "true";
defparam \instruction_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \instruction_in[27]~input (
	.i(instruction_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[27]~input_o ));
// synopsys translate_off
defparam \instruction_in[27]~input .bus_hold = "false";
defparam \instruction_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y1_N18
cyclonev_lcell_comb \instruction_reg[27]~feeder (
// Equation(s):
// \instruction_reg[27]~feeder_combout  = ( \instruction_in[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[27]~feeder .extended_lut = "off";
defparam \instruction_reg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y1_N19
dffeas \instruction_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[27] .is_wysiwyg = "true";
defparam \instruction_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \instruction_in[28]~input (
	.i(instruction_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[28]~input_o ));
// synopsys translate_off
defparam \instruction_in[28]~input .bus_hold = "false";
defparam \instruction_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y6_N34
dffeas \instruction_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[28]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[28] .is_wysiwyg = "true";
defparam \instruction_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \instruction_in[29]~input (
	.i(instruction_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[29]~input_o ));
// synopsys translate_off
defparam \instruction_in[29]~input .bus_hold = "false";
defparam \instruction_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \instruction_reg[29]~feeder (
// Equation(s):
// \instruction_reg[29]~feeder_combout  = ( \instruction_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[29]~feeder .extended_lut = "off";
defparam \instruction_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N2
dffeas \instruction_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[29] .is_wysiwyg = "true";
defparam \instruction_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \instruction_in[30]~input (
	.i(instruction_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[30]~input_o ));
// synopsys translate_off
defparam \instruction_in[30]~input .bus_hold = "false";
defparam \instruction_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y1_N46
dffeas \instruction_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_in[30]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[30] .is_wysiwyg = "true";
defparam \instruction_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \instruction_in[31]~input (
	.i(instruction_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction_in[31]~input_o ));
// synopsys translate_off
defparam \instruction_in[31]~input .bus_hold = "false";
defparam \instruction_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \instruction_reg[31]~feeder (
// Equation(s):
// \instruction_reg[31]~feeder_combout  = ( \instruction_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_reg[31]~feeder .extended_lut = "off";
defparam \instruction_reg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instruction_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \instruction_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\flush~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_reg[31] .is_wysiwyg = "true";
defparam \instruction_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
