

================================================================
== Vitis HLS Report for 'delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP'
================================================================
* Date:           Sat Jan 24 12:39:31 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_delta_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    58823|    58823|  0.588 ms|  0.588 ms|  58803|  58803|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- TIME_LOOP_PIXEL_LOOP  |    58821|    58821|        25|          3|          3|  19600|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 3, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.87>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/encoding.cpp:137]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../src/encoding.cpp:136]   --->   Operation 29 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sub1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sub1"   --->   Operation 31 'read' 'sub1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 32 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%leak_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %leak"   --->   Operation 33 'read' 'leak_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %spikes"   --->   Operation 34 'read' 'spikes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %empty"   --->   Operation 35 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sub1_to_int_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sub1_to_int"   --->   Operation 36 'read' 'sub1_to_int_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%threshold_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %threshold"   --->   Operation 37 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i62 %p_cast_cast_read"   --->   Operation 38 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln136 = store i5 0, i5 %t" [../src/encoding.cpp:136]   --->   Operation 41 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln137 = store i10 0, i10 %i" [../src/encoding.cpp:137]   --->   Operation 42 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [../src/encoding.cpp:136]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.94ns)   --->   "%icmp_ln136 = icmp_eq  i15 %indvar_flatten_load, i15 19600" [../src/encoding.cpp:136]   --->   Operation 46 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.94ns)   --->   "%add_ln136 = add i15 %indvar_flatten_load, i15 1" [../src/encoding.cpp:136]   --->   Operation 47 'add' 'add_ln136' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc46, void %for.end48.exitStub" [../src/encoding.cpp:136]   --->   Operation 48 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/encoding.cpp:137]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%icmp_ln137 = icmp_eq  i10 %i_load, i10 784" [../src/encoding.cpp:137]   --->   Operation 50 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.68ns)   --->   "%select_ln136 = select i1 %icmp_ln137, i10 0, i10 %i_load" [../src/encoding.cpp:136]   --->   Operation 51 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i10 %select_ln136, i10 0" [../src/encoding.cpp:136]   --->   Operation 52 'icmp' 'first_iter_0' <Predicate = (!icmp_ln136)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %first_iter_0, void %for.body9.split, void %for.first.iter.for.body9" [../src/encoding.cpp:137]   --->   Operation 53 'br' 'br_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i10 %select_ln136" [../src/encoding.cpp:137]   --->   Operation 54 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.87ns)   --->   "%switch_ln141 = switch i3 %trunc_ln137, void %arrayidx11.case.7, i3 0, void %arrayidx11.case.0, i3 1, void %arrayidx11.case.1, i3 2, void %arrayidx11.case.2, i3 3, void %arrayidx11.case.3, i3 4, void %arrayidx11.case.4, i3 5, void %arrayidx11.case.5, i3 6, void %arrayidx11.case.6" [../src/encoding.cpp:141]   --->   Operation 55 'switch' 'switch_ln141' <Predicate = (!icmp_ln136)> <Delay = 1.87>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 56 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 57 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 58 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 59 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 60 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 2)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 61 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 62 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 63 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 7)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln136 = store i15 %add_ln136, i15 %indvar_flatten" [../src/encoding.cpp:136]   --->   Operation 64 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast_cast"   --->   Operation 65 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 66 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 66 'readreq' 'empty_28' <Predicate = (!icmp_ln136 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %sub1_to_int_read, i32 23, i32 30" [../src/encoding.cpp:144]   --->   Operation 67 'partselect' 'tmp_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%icmp_ln144_2 = icmp_ne  i8 %tmp_2, i8 255" [../src/encoding.cpp:144]   --->   Operation 68 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln136)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.28ns)   --->   "%icmp_ln144_3 = icmp_eq  i23 %tmp_4, i23 0" [../src/encoding.cpp:144]   --->   Operation 69 'icmp' 'icmp_ln144_3' <Predicate = (!icmp_ln136)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln137 = add i10 %select_ln136, i10 1" [../src/encoding.cpp:137]   --->   Operation 70 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln137 = store i10 %add_ln137, i10 %i" [../src/encoding.cpp:137]   --->   Operation 71 'store' 'store_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 72 'readreq' 'empty_28' <Predicate = (!icmp_ln136 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 73 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 73 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %select_ln136, i32 3, i32 9" [../src/encoding.cpp:137]   --->   Operation 74 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i7 %lshr_ln1" [../src/encoding.cpp:137]   --->   Operation 75 'zext' 'zext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%integrator_addr = getelementptr i32 %integrator, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 76 'getelementptr' 'integrator_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%integrator_1_addr = getelementptr i32 %integrator_1, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 77 'getelementptr' 'integrator_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%integrator_2_addr = getelementptr i32 %integrator_2, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 78 'getelementptr' 'integrator_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%integrator_3_addr = getelementptr i32 %integrator_3, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 79 'getelementptr' 'integrator_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%integrator_4_addr = getelementptr i32 %integrator_4, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 80 'getelementptr' 'integrator_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%integrator_5_addr = getelementptr i32 %integrator_5, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 81 'getelementptr' 'integrator_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%integrator_6_addr = getelementptr i32 %integrator_6, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 82 'getelementptr' 'integrator_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%integrator_7_addr = getelementptr i32 %integrator_7, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 83 'getelementptr' 'integrator_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%integrator_load = load i7 %integrator_addr" [../src/encoding.cpp:141]   --->   Operation 84 'load' 'integrator_load' <Predicate = (trunc_ln137 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%integrator_1_load = load i7 %integrator_1_addr" [../src/encoding.cpp:141]   --->   Operation 85 'load' 'integrator_1_load' <Predicate = (trunc_ln137 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%integrator_2_load = load i7 %integrator_2_addr" [../src/encoding.cpp:141]   --->   Operation 86 'load' 'integrator_2_load' <Predicate = (trunc_ln137 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%integrator_3_load = load i7 %integrator_3_addr" [../src/encoding.cpp:141]   --->   Operation 87 'load' 'integrator_3_load' <Predicate = (trunc_ln137 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%integrator_4_load = load i7 %integrator_4_addr" [../src/encoding.cpp:141]   --->   Operation 88 'load' 'integrator_4_load' <Predicate = (trunc_ln137 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%integrator_5_load = load i7 %integrator_5_addr" [../src/encoding.cpp:141]   --->   Operation 89 'load' 'integrator_5_load' <Predicate = (trunc_ln137 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%integrator_6_load = load i7 %integrator_6_addr" [../src/encoding.cpp:141]   --->   Operation 90 'load' 'integrator_6_load' <Predicate = (trunc_ln137 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 91 [2/2] (3.25ns)   --->   "%integrator_7_load = load i7 %integrator_7_addr" [../src/encoding.cpp:141]   --->   Operation 91 'load' 'integrator_7_load' <Predicate = (trunc_ln137 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 92 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%integrator_load = load i7 %integrator_addr" [../src/encoding.cpp:141]   --->   Operation 93 'load' 'integrator_load' <Predicate = (trunc_ln137 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 94 [1/2] (3.25ns)   --->   "%integrator_1_load = load i7 %integrator_1_addr" [../src/encoding.cpp:141]   --->   Operation 94 'load' 'integrator_1_load' <Predicate = (trunc_ln137 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%integrator_2_load = load i7 %integrator_2_addr" [../src/encoding.cpp:141]   --->   Operation 95 'load' 'integrator_2_load' <Predicate = (trunc_ln137 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%integrator_3_load = load i7 %integrator_3_addr" [../src/encoding.cpp:141]   --->   Operation 96 'load' 'integrator_3_load' <Predicate = (trunc_ln137 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%integrator_4_load = load i7 %integrator_4_addr" [../src/encoding.cpp:141]   --->   Operation 97 'load' 'integrator_4_load' <Predicate = (trunc_ln137 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%integrator_5_load = load i7 %integrator_5_addr" [../src/encoding.cpp:141]   --->   Operation 98 'load' 'integrator_5_load' <Predicate = (trunc_ln137 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%integrator_6_load = load i7 %integrator_6_addr" [../src/encoding.cpp:141]   --->   Operation 99 'load' 'integrator_6_load' <Predicate = (trunc_ln137 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%integrator_7_load = load i7 %integrator_7_addr" [../src/encoding.cpp:141]   --->   Operation 100 'load' 'integrator_7_load' <Predicate = (trunc_ln137 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 101 [1/1] (2.30ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %integrator_load, i3 1, i32 %integrator_1_load, i3 2, i32 %integrator_2_load, i3 3, i32 %integrator_3_load, i3 4, i32 %integrator_4_load, i3 5, i32 %integrator_5_load, i3 6, i32 %integrator_6_load, i3 7, i32 %integrator_7_load, i32 <undef>, i3 %trunc_ln137" [../src/encoding.cpp:141]   --->   Operation 101 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.30> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 102 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 102 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 103 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 103 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 104 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 105 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 105 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 106 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 107 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 107 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 108 [1/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 108 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body9.split" [../src/encoding.cpp:137]   --->   Operation 109 'br' 'br_ln137' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_9 : Operation 110 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 110 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:141]   --->   Operation 111 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %gmem_addr_read" [../src/encoding.cpp:141]   --->   Operation 112 'bitcast' 'bitcast_ln141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 113 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 114 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 115 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%t_load = load i5 %t" [../src/encoding.cpp:136]   --->   Operation 116 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TIME_LOOP_PIXEL_LOOP_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln136_1 = add i5 %t_load, i5 1" [../src/encoding.cpp:136]   --->   Operation 119 'add' 'add_ln136_1' <Predicate = (icmp_ln137)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (1.21ns)   --->   "%select_ln136_1 = select i1 %icmp_ln137, i5 %add_ln136_1, i5 %t_load" [../src/encoding.cpp:136]   --->   Operation 120 'select' 'select_ln136_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 121 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 121 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln136 = store i5 %select_ln136_1, i5 %t" [../src/encoding.cpp:136]   --->   Operation 122 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body9" [../src/encoding.cpp:137]   --->   Operation 123 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i5 %select_ln136_1" [../src/encoding.cpp:136]   --->   Operation 124 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (5.63ns)   --->   "%empty_27 = mul i15 %zext_ln136, i15 784" [../src/encoding.cpp:136]   --->   Operation 125 'mul' 'empty_27' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 126 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.43>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i15 %empty_27" [../src/encoding.cpp:137]   --->   Operation 127 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i10 %select_ln136" [../src/encoding.cpp:137]   --->   Operation 128 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:138]   --->   Operation 129 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_1 = add i64 %zext_ln137_1, i64 %spikes_read" [../src/encoding.cpp:141]   --->   Operation 130 'add' 'add_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 131 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln141 = add i64 %add_ln141_1, i64 %zext_ln137" [../src/encoding.cpp:141]   --->   Operation 131 'add' 'add_ln141' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_6_addr" [../src/encoding.cpp:141]   --->   Operation 132 'store' 'store_ln141' <Predicate = (trunc_ln137 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_5_addr" [../src/encoding.cpp:141]   --->   Operation 133 'store' 'store_ln141' <Predicate = (trunc_ln137 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_4_addr" [../src/encoding.cpp:141]   --->   Operation 134 'store' 'store_ln141' <Predicate = (trunc_ln137 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_3_addr" [../src/encoding.cpp:141]   --->   Operation 135 'store' 'store_ln141' <Predicate = (trunc_ln137 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_2_addr" [../src/encoding.cpp:141]   --->   Operation 136 'store' 'store_ln141' <Predicate = (trunc_ln137 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_1_addr" [../src/encoding.cpp:141]   --->   Operation 137 'store' 'store_ln141' <Predicate = (trunc_ln137 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_addr" [../src/encoding.cpp:141]   --->   Operation 138 'store' 'store_ln141' <Predicate = (trunc_ln137 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_7_addr" [../src/encoding.cpp:141]   --->   Operation 139 'store' 'store_ln141' <Predicate = (trunc_ln137 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %add" [../src/encoding.cpp:144]   --->   Operation 140 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln144, i32 23, i32 30" [../src/encoding.cpp:144]   --->   Operation 141 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %bitcast_ln144" [../src/encoding.cpp:144]   --->   Operation 142 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln144 = icmp_ne  i8 %tmp_1, i8 255" [../src/encoding.cpp:144]   --->   Operation 143 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (2.28ns)   --->   "%icmp_ln144_1 = icmp_eq  i23 %trunc_ln144, i23 0" [../src/encoding.cpp:144]   --->   Operation 144 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln144 = or i1 %icmp_ln144_1, i1 %icmp_ln144" [../src/encoding.cpp:144]   --->   Operation 145 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln144_1 = or i1 %icmp_ln144_3, i1 %icmp_ln144_2" [../src/encoding.cpp:144]   --->   Operation 146 'or' 'or_ln144_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %or_ln144, i1 %or_ln144_1" [../src/encoding.cpp:144]   --->   Operation 147 'and' 'and_ln144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %add, i32 %threshold_read" [../src/encoding.cpp:144]   --->   Operation 148 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.40>
ST_17 : Operation 149 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %add, i32 %threshold_read" [../src/encoding.cpp:144]   --->   Operation 149 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.97ns)   --->   "%and_ln144_1 = and i1 %and_ln144, i1 %tmp_3" [../src/encoding.cpp:144]   --->   Operation 150 'and' 'and_ln144_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144_1, void %if.else, void %if.then" [../src/encoding.cpp:144]   --->   Operation 151 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %add, i32 %sub1_read" [../src/encoding.cpp:148]   --->   Operation 152 'fcmp' 'tmp_6' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%empty_29 = trunc i64 %add_ln141" [../src/encoding.cpp:141]   --->   Operation 153 'trunc' 'empty_29' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%add_ln141_cast_cast6 = zext i2 %empty_29" [../src/encoding.cpp:141]   --->   Operation 154 'zext' 'add_ln141_cast_cast6' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (1.85ns)   --->   "%empty_30 = shl i4 1, i4 %add_ln141_cast_cast6" [../src/encoding.cpp:141]   --->   Operation 155 'shl' 'empty_30' <Predicate = (!and_ln144_1)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %add_ln141" [../src/encoding.cpp:145]   --->   Operation 156 'trunc' 'trunc_ln145' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i2 %trunc_ln145" [../src/encoding.cpp:145]   --->   Operation 157 'zext' 'zext_ln145' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (1.85ns)   --->   "%shl_ln145 = shl i4 1, i4 %zext_ln145" [../src/encoding.cpp:145]   --->   Operation 158 'shl' 'shl_ln145' <Predicate = (and_ln144_1)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln145_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln145, i3 0" [../src/encoding.cpp:145]   --->   Operation 159 'bitconcatenate' 'shl_ln145_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i5 %shl_ln145_1" [../src/encoding.cpp:145]   --->   Operation 160 'zext' 'zext_ln145_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (2.66ns)   --->   "%shl_ln145_2 = shl i25 1, i25 %zext_ln145_1" [../src/encoding.cpp:145]   --->   Operation 161 'shl' 'shl_ln145_2' <Predicate = (and_ln144_1)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (1.87ns)   --->   "%switch_ln146 = switch i3 %trunc_ln137, void %arrayidx11.case.720, i3 0, void %arrayidx11.case.013, i3 1, void %arrayidx11.case.114, i3 2, void %arrayidx11.case.215, i3 3, void %arrayidx11.case.316, i3 4, void %arrayidx11.case.417, i3 5, void %arrayidx11.case.518, i3 6, void %arrayidx11.case.619" [../src/encoding.cpp:146]   --->   Operation 162 'switch' 'switch_ln146' <Predicate = (and_ln144_1)> <Delay = 1.87>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 163 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %add, i32 %sub1_read" [../src/encoding.cpp:148]   --->   Operation 163 'fcmp' 'tmp_6' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [1/1] (0.97ns)   --->   "%and_ln148 = and i1 %and_ln144, i1 %tmp_6" [../src/encoding.cpp:148]   --->   Operation 164 'and' 'and_ln148' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 165 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (1.87ns)   --->   "%switch_ln150 = switch i3 %trunc_ln137, void %arrayidx11.case.711, i3 0, void %arrayidx11.case.04, i3 1, void %arrayidx11.case.15, i3 2, void %arrayidx11.case.26, i3 3, void %arrayidx11.case.37, i3 4, void %arrayidx11.case.48, i3 5, void %arrayidx11.case.59, i3 6, void %arrayidx11.case.610" [../src/encoding.cpp:150]   --->   Operation 166 'switch' 'switch_ln150' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 1.87>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 167 'br' 'br_ln150' <Predicate = (trunc_ln137 == 6 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 168 'br' 'br_ln150' <Predicate = (trunc_ln137 == 5 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 169 'br' 'br_ln150' <Predicate = (trunc_ln137 == 4 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 170 'br' 'br_ln150' <Predicate = (trunc_ln137 == 3 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 171 'br' 'br_ln150' <Predicate = (trunc_ln137 == 2 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 172 'br' 'br_ln150' <Predicate = (trunc_ln137 == 1 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 173 'br' 'br_ln150' <Predicate = (trunc_ln137 == 0 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 174 'br' 'br_ln150' <Predicate = (trunc_ln137 == 7 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141, i32 2, i32 63" [../src/encoding.cpp:141]   --->   Operation 175 'partselect' 'p_cast2' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i62 %p_cast2" [../src/encoding.cpp:141]   --->   Operation 176 'sext' 'p_cast2_cast' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast2_cast" [../src/encoding.cpp:141]   --->   Operation 177 'getelementptr' 'gmem_addr_2' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141, i32 2, i32 63" [../src/encoding.cpp:145]   --->   Operation 178 'partselect' 'trunc_ln145_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i62 %trunc_ln145_1" [../src/encoding.cpp:145]   --->   Operation 179 'sext' 'sext_ln145' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln145" [../src/encoding.cpp:145]   --->   Operation 180 'getelementptr' 'gmem_addr_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i64 1" [../src/encoding.cpp:145]   --->   Operation 181 'writereq' 'empty_25' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 182 [5/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 182 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln148 = br i1 %and_ln148, void %if.end, void %if.then29" [../src/encoding.cpp:148]   --->   Operation 183 'br' 'br_ln148' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 1.58>
ST_19 : Operation 184 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 184 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln151 = br void %if.end" [../src/encoding.cpp:151]   --->   Operation 185 'br' 'br_ln151' <Predicate = (!icmp_ln136 & !and_ln144_1 & and_ln148)> <Delay = 1.58>
ST_19 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%storereflowmerge = phi i32 255, void %arrayidx11.exit3, i32 0, void %if.else"   --->   Operation 186 'phi' 'storereflowmerge' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_29, i3 0" [../src/encoding.cpp:141]   --->   Operation 187 'bitconcatenate' 'tmp_9' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%p_cast7 = zext i5 %tmp_9" [../src/encoding.cpp:141]   --->   Operation 188 'zext' 'p_cast7' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (3.35ns) (out node of the LUT)   --->   "%empty_31 = shl i32 %storereflowmerge, i32 %p_cast7" [../src/encoding.cpp:141]   --->   Operation 189 'shl' 'empty_31' <Predicate = (!and_ln144_1)> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i64 1" [../src/encoding.cpp:141]   --->   Operation 190 'writereq' 'empty_32' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i25 %shl_ln145_2" [../src/encoding.cpp:145]   --->   Operation 191 'zext' 'zext_ln145_2' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln145_2, i4 %shl_ln145" [../src/encoding.cpp:145]   --->   Operation 192 'write' 'write_ln145' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 193 [4/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 193 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 194 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 194 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %empty_31, i4 %empty_30" [../src/encoding.cpp:141]   --->   Operation 195 'write' 'write_ln141' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 196 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 196 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 197 [3/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 197 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 198 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 198 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 199 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 200 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 200 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 201 [2/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 201 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 202 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 202 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 203 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 204 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 204 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 205 [1/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 205 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 237 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 1.58>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_6_addr" [../src/encoding.cpp:150]   --->   Operation 206 'store' 'store_ln150' <Predicate = (trunc_ln137 == 6 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_5_addr" [../src/encoding.cpp:150]   --->   Operation 207 'store' 'store_ln150' <Predicate = (trunc_ln137 == 5 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_4_addr" [../src/encoding.cpp:150]   --->   Operation 208 'store' 'store_ln150' <Predicate = (trunc_ln137 == 4 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_3_addr" [../src/encoding.cpp:150]   --->   Operation 209 'store' 'store_ln150' <Predicate = (trunc_ln137 == 3 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_2_addr" [../src/encoding.cpp:150]   --->   Operation 210 'store' 'store_ln150' <Predicate = (trunc_ln137 == 2 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_1_addr" [../src/encoding.cpp:150]   --->   Operation 211 'store' 'store_ln150' <Predicate = (trunc_ln137 == 1 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_addr" [../src/encoding.cpp:150]   --->   Operation 212 'store' 'store_ln150' <Predicate = (trunc_ln137 == 0 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_7_addr" [../src/encoding.cpp:150]   --->   Operation 213 'store' 'store_ln150' <Predicate = (trunc_ln137 == 7 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 214 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 214 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 215 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 215 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_6_addr" [../src/encoding.cpp:146]   --->   Operation 216 'store' 'store_ln146' <Predicate = (trunc_ln137 == 6 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 217 'br' 'br_ln146' <Predicate = (trunc_ln137 == 6 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_5_addr" [../src/encoding.cpp:146]   --->   Operation 218 'store' 'store_ln146' <Predicate = (trunc_ln137 == 5 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 219 'br' 'br_ln146' <Predicate = (trunc_ln137 == 5 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_4_addr" [../src/encoding.cpp:146]   --->   Operation 220 'store' 'store_ln146' <Predicate = (trunc_ln137 == 4 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 221 'br' 'br_ln146' <Predicate = (trunc_ln137 == 4 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_3_addr" [../src/encoding.cpp:146]   --->   Operation 222 'store' 'store_ln146' <Predicate = (trunc_ln137 == 3 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 223 'br' 'br_ln146' <Predicate = (trunc_ln137 == 3 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_2_addr" [../src/encoding.cpp:146]   --->   Operation 224 'store' 'store_ln146' <Predicate = (trunc_ln137 == 2 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 225 'br' 'br_ln146' <Predicate = (trunc_ln137 == 2 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_1_addr" [../src/encoding.cpp:146]   --->   Operation 226 'store' 'store_ln146' <Predicate = (trunc_ln137 == 1 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 227 'br' 'br_ln146' <Predicate = (trunc_ln137 == 1 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_addr" [../src/encoding.cpp:146]   --->   Operation 228 'store' 'store_ln146' <Predicate = (trunc_ln137 == 0 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 229 'br' 'br_ln146' <Predicate = (trunc_ln137 == 0 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_7_addr" [../src/encoding.cpp:146]   --->   Operation 230 'store' 'store_ln146' <Predicate = (trunc_ln137 == 7 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 231 'br' 'br_ln146' <Predicate = (trunc_ln137 == 7 & and_ln144_1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 232 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 232 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 233 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 233 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc43" [../src/encoding.cpp:147]   --->   Operation 234 'br' 'br_ln147' <Predicate = (and_ln144_1)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 235 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 235 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 236 'br' 'br_ln0' <Predicate = (!and_ln144_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.879ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln137', ../src/encoding.cpp:137) of constant 0 on local variable 'i', ../src/encoding.cpp:137 [31]  (1.588 ns)
	'load' operation 10 bit ('i_load', ../src/encoding.cpp:137) on local variable 'i', ../src/encoding.cpp:137 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln137', ../src/encoding.cpp:137) [45]  (1.731 ns)
	'select' operation 10 bit ('select_ln136', ../src/encoding.cpp:136) [46]  (0.687 ns)
	blocking operation 1.87264 ns on control path)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr') [42]  (0.000 ns)
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', ../src/encoding.cpp:137) on port 'gmem' (../src/encoding.cpp:137) [52]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../src/encoding.cpp:141) on port 'gmem' (../src/encoding.cpp:141) [83]  (7.300 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../src/encoding.cpp:141) [85]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../src/encoding.cpp:141) [85]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../src/encoding.cpp:141) [85]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../src/encoding.cpp:141) [85]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../src/encoding.cpp:141) [85]  (7.256 ns)

 <State 16>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', ../src/encoding.cpp:144) [123]  (5.431 ns)

 <State 17>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', ../src/encoding.cpp:144) [123]  (5.431 ns)
	'and' operation 1 bit ('and_ln144_1', ../src/encoding.cpp:144) [124]  (0.978 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_1', ../src/encoding.cpp:145) [184]  (0.000 ns)
	bus request operation ('empty_25', ../src/encoding.cpp:145) on port 'gmem' (../src/encoding.cpp:145) [185]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src/encoding.cpp:141) on port 'gmem' (../src/encoding.cpp:141) [170]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln141', ../src/encoding.cpp:141) on port 'gmem' (../src/encoding.cpp:141) [171]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', ../src/encoding.cpp:145) on port 'gmem' (../src/encoding.cpp:145) [187]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', ../src/encoding.cpp:145) on port 'gmem' (../src/encoding.cpp:145) [187]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', ../src/encoding.cpp:141) on port 'gmem' (../src/encoding.cpp:141) [172]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', ../src/encoding.cpp:141) on port 'gmem' (../src/encoding.cpp:141) [172]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', ../src/encoding.cpp:141) on port 'gmem' (../src/encoding.cpp:141) [172]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
