<strong>verilog-auto-inst-port</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-auto-inst-port <u>PORT-ST</u> <u>INDENT-PT</u> <u>TPL-LIST</u> <u>TPL-NUM</u> <u>FOR-STAR</u> <u>PAR-VALUES</u>)</br>
</br>
Print out an instantiation connection for this <u>PORT-ST</u>.</br>
Insert to <u>INDENT-PT</u>, use template <u>TPL-LIST</u>.</br>
@ are instantiation numbers, replaced with <u>TPL-NUM</u>.</br>
@"(expression @)" are evaluated, with @ as a variable.</br>
If <u>FOR-STAR</u> add comment it is a .* expansion.</br>
If <u>PAR-VALUES</u> replace final strings with these parameter values.