#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 21:04:11 2020
# Process ID: 11328
# Current directory: E:/FPGA_DEMO/zedboard/hdmi_vdma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8764 E:\FPGA_DEMO\zedboard\hdmi_vdma\hdmi_vdma.xpr
# Log file: E:/FPGA_DEMO/zedboard/hdmi_vdma/vivado.log
# Journal file: E:/FPGA_DEMO/zedboard/hdmi_vdma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.xpr
open_bd_design {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out74_25]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_74M_peripheral_aresetn]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out74_25_90]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets v_tc_0_vtiming_out]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets clk_wiz_0_locked] [get_bd_cells rst_clk_wiz_0_74M]
set_property location {3.5 953 369} [get_bd_cells clk_wiz_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
set_property location {2 1268 418} [get_bd_cells v_tc_0]
set_property location {1.5 1259 413} [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
set_property location {2.5 1430 467} [get_bd_cells v_tc_0]
set_property location {2 1427 456} [get_bd_cells v_tc_0]
set_property location {2 1423 452} [get_bd_cells v_tc_0]
set_property location {2 1430 291} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins v_tc_0/gen_clken]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25_90] [get_bd_pins hdmi_display_0/vga_clk_90]
connect_bd_net [get_bd_pins hdmi_display_0/vga_clk] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins hdmi_display_0/i2c_clk]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins hdmi_display_0/i2c_clk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out74_25]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_slave {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_xbar {/clk_wiz_0/clk_out74_25 (74 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_slave {/clk_wiz_0/clk_out74_25 (74 MHz)} Clk_xbar {/clk_wiz_0/clk_out74_25 (74 MHz)} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_74M/ext_reset_in]
validate_bd_design
save_bd_design
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_74M_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 -jobs 8
wait_on_run design_1_processing_system7_0_1_synth_1
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {} [get_files -all {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {} [get_files -all {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
