

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Thu Nov  3 16:10:30 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.180|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Padding_label3  |  128|  128|         8|          8|          1|    16|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %Padding_label3_end ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.87ns)   --->   "%icmp_ln113 = icmp eq i5 %i_0, -16" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 14 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %37, label %Padding_label3_begin" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 20 'specpipeline' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i5 %i_0 to i4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 21 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln118, i4 0)" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln118_16 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 23 'zext' 'zext_ln118_16' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln115 = icmp ult i5 %i_0, 14" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 24 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln118, i2 0)" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 25 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln116_24 = zext i6 %shl_ln5 to i9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 26 'zext' 'zext_ln116_24' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.90ns)   --->   "%sub_ln116 = sub i9 %zext_ln118_16, %zext_ln116_24" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 27 'sub' 'sub_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %shl_ln to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 28 'zext' 'zext_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 29 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 30 'store' <Predicate = (!icmp_ln113)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln118 = or i8 %shl_ln, 1" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 31 'or' 'or_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %or_ln118 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 32 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_matrix_addr_1 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_1" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 33 'getelementptr' 'output_matrix_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 34 'store' <Predicate = (!icmp_ln113)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 35 'partselect' 'tmp_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln115_1 = icmp ne i4 %tmp_1, 0" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 36 'icmp' 'icmp_ln115_1' <Predicate = (!icmp_ln113)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns)   --->   "%and_ln115 = and i1 %icmp_ln115_1, %icmp_ln115" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 37 'and' 'and_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %2, label %3" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 38 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.92ns)   --->   "%add_ln116 = add i9 %sub_ln116, -24" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 39 'add' 'add_ln116' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i9 %add_ln116 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 40 'sext' 'sext_ln116' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %sext_ln116 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 41 'zext' 'zext_ln116' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 42 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 43 'load' 'input_matrix_load' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.92ns)   --->   "%add_ln116_1 = add i9 %sub_ln116, -23" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 44 'add' 'add_ln116_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i9 %add_ln116_1 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 45 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i32 %sext_ln116_1 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 46 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_matrix_addr_1 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_2" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 47 'getelementptr' 'input_matrix_addr_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%input_matrix_load_1 = load float* %input_matrix_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 48 'load' 'input_matrix_load_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln118_1 = or i8 %shl_ln, 2" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 49 'or' 'or_ln118_1' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i8 %or_ln118_1 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 50 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%output_matrix_addr_3 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_2" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 51 'getelementptr' 'output_matrix_addr_3' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_3, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 52 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 53 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 54 'load' 'input_matrix_load' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln116 = or i8 %shl_ln, 2" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 55 'or' 'or_ln116' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %or_ln116 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 56 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%output_matrix_addr_2 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_1" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 57 'getelementptr' 'output_matrix_addr_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr_2, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 58 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %5" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 59 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %4, label %6" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 60 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln118_2 = or i8 %shl_ln, 3" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 61 'or' 'or_ln118_2' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i8 %or_ln118_2 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 62 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%output_matrix_addr_5 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_3" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 63 'getelementptr' 'output_matrix_addr_5' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_5, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 64 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 65 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.35ns)   --->   "%input_matrix_load_1 = load float* %input_matrix_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 66 'load' 'input_matrix_load_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln116_1 = or i8 %shl_ln, 3" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 67 'or' 'or_ln116_1' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i8 %or_ln116_1 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 68 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%output_matrix_addr_4 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_3" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 69 'getelementptr' 'output_matrix_addr_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.35ns)   --->   "store float %input_matrix_load_1, float* %output_matrix_addr_4, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 70 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %8" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 71 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %7, label %9" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 72 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.92ns)   --->   "%add_ln116_2 = add i9 %sub_ln116, -22" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 73 'add' 'add_ln116_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i9 %add_ln116_2 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 74 'sext' 'sext_ln116_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i32 %sext_ln116_2 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 75 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%input_matrix_addr_2 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 76 'getelementptr' 'input_matrix_addr_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.35ns)   --->   "%input_matrix_load_2 = load float* %input_matrix_addr_2, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 77 'load' 'input_matrix_load_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 78 [1/1] (0.92ns)   --->   "%add_ln116_3 = add i9 %sub_ln116, -21" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 78 'add' 'add_ln116_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln116_3 = sext i9 %add_ln116_3 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 79 'sext' 'sext_ln116_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i32 %sext_ln116_3 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 80 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_matrix_addr_3 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_6" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 81 'getelementptr' 'input_matrix_addr_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.35ns)   --->   "%input_matrix_load_3 = load float* %input_matrix_addr_3, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 82 'load' 'input_matrix_load_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln118_3 = or i8 %shl_ln, 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 83 'or' 'or_ln118_3' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i8 %or_ln118_3 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 84 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%output_matrix_addr_7 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 85 'getelementptr' 'output_matrix_addr_7' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_7, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 86 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 87 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (1.35ns)   --->   "%input_matrix_load_2 = load float* %input_matrix_addr_2, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 88 'load' 'input_matrix_load_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln116_2 = or i8 %shl_ln, 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 89 'or' 'or_ln116_2' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i8 %or_ln116_2 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 90 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%output_matrix_addr_6 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_5" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 91 'getelementptr' 'output_matrix_addr_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.35ns)   --->   "store float %input_matrix_load_2, float* %output_matrix_addr_6, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 92 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %11" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 93 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %10, label %12" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 94 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln118_4 = or i8 %shl_ln, 5" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 95 'or' 'or_ln118_4' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i8 %or_ln118_4 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 96 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%output_matrix_addr_9 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_5" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 97 'getelementptr' 'output_matrix_addr_9' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_9, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 98 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 99 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_4 : Operation 100 [1/2] (1.35ns)   --->   "%input_matrix_load_3 = load float* %input_matrix_addr_3, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 100 'load' 'input_matrix_load_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln116_3 = or i8 %shl_ln, 5" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 101 'or' 'or_ln116_3' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i8 %or_ln116_3 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 102 'zext' 'zext_ln116_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%output_matrix_addr_8 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_7" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 103 'getelementptr' 'output_matrix_addr_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.35ns)   --->   "store float %input_matrix_load_3, float* %output_matrix_addr_8, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 104 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %14" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 105 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %13, label %15" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 106 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.92ns)   --->   "%add_ln116_4 = add i9 %sub_ln116, -20" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 107 'add' 'add_ln116_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln116_4 = sext i9 %add_ln116_4 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 108 'sext' 'sext_ln116_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i32 %sext_ln116_4 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 109 'zext' 'zext_ln116_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%input_matrix_addr_4 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_8" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 110 'getelementptr' 'input_matrix_addr_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (1.35ns)   --->   "%input_matrix_load_4 = load float* %input_matrix_addr_4, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 111 'load' 'input_matrix_load_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 112 [1/1] (0.92ns)   --->   "%add_ln116_5 = add i9 %sub_ln116, -19" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 112 'add' 'add_ln116_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln116_5 = sext i9 %add_ln116_5 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 113 'sext' 'sext_ln116_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i32 %sext_ln116_5 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 114 'zext' 'zext_ln116_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%input_matrix_addr_5 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_10" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 115 'getelementptr' 'input_matrix_addr_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.35ns)   --->   "%input_matrix_load_5 = load float* %input_matrix_addr_5, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 116 'load' 'input_matrix_load_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln118_5 = or i8 %shl_ln, 6" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 117 'or' 'or_ln118_5' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i8 %or_ln118_5 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 118 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%output_matrix_addr_11 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_6" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 119 'getelementptr' 'output_matrix_addr_11' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_11, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 120 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %17"   --->   Operation 121 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 122 [1/2] (1.35ns)   --->   "%input_matrix_load_4 = load float* %input_matrix_addr_4, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 122 'load' 'input_matrix_load_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln116_4 = or i8 %shl_ln, 6" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 123 'or' 'or_ln116_4' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i8 %or_ln116_4 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 124 'zext' 'zext_ln116_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%output_matrix_addr_10 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 125 'getelementptr' 'output_matrix_addr_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.35ns)   --->   "store float %input_matrix_load_4, float* %output_matrix_addr_10, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 126 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %17" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 127 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %16, label %18" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 128 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln118_6 = or i8 %shl_ln, 7" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 129 'or' 'or_ln118_6' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i8 %or_ln118_6 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 130 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%output_matrix_addr_13 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_7" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 131 'getelementptr' 'output_matrix_addr_13' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_13, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 132 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 133 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_5 : Operation 134 [1/2] (1.35ns)   --->   "%input_matrix_load_5 = load float* %input_matrix_addr_5, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 134 'load' 'input_matrix_load_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln116_5 = or i8 %shl_ln, 7" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 135 'or' 'or_ln116_5' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i8 %or_ln116_5 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 136 'zext' 'zext_ln116_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%output_matrix_addr_12 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_11" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 137 'getelementptr' 'output_matrix_addr_12' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.35ns)   --->   "store float %input_matrix_load_5, float* %output_matrix_addr_12, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 138 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br label %20" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 139 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %19, label %21" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 140 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.92ns)   --->   "%add_ln116_6 = add i9 %sub_ln116, -18" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 141 'add' 'add_ln116_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln116_6 = sext i9 %add_ln116_6 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 142 'sext' 'sext_ln116_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i32 %sext_ln116_6 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 143 'zext' 'zext_ln116_12' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%input_matrix_addr_6 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_12" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 144 'getelementptr' 'input_matrix_addr_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (1.35ns)   --->   "%input_matrix_load_6 = load float* %input_matrix_addr_6, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 145 'load' 'input_matrix_load_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 146 [1/1] (0.92ns)   --->   "%add_ln116_7 = add i9 %sub_ln116, -17" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 146 'add' 'add_ln116_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln116_7 = sext i9 %add_ln116_7 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 147 'sext' 'sext_ln116_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln116_14 = zext i32 %sext_ln116_7 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 148 'zext' 'zext_ln116_14' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%input_matrix_addr_7 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_14" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 149 'getelementptr' 'input_matrix_addr_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (1.35ns)   --->   "%input_matrix_load_7 = load float* %input_matrix_addr_7, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 150 'load' 'input_matrix_load_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln118_7 = or i8 %shl_ln, 8" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 151 'or' 'or_ln118_7' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i8 %or_ln118_7 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 152 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%output_matrix_addr_15 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_8" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 153 'getelementptr' 'output_matrix_addr_15' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_15, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 154 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 155 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 156 [1/2] (1.35ns)   --->   "%input_matrix_load_6 = load float* %input_matrix_addr_6, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 156 'load' 'input_matrix_load_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln116_6 = or i8 %shl_ln, 8" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 157 'or' 'or_ln116_6' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln116_13 = zext i8 %or_ln116_6 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 158 'zext' 'zext_ln116_13' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%output_matrix_addr_14 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_13" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 159 'getelementptr' 'output_matrix_addr_14' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (1.35ns)   --->   "store float %input_matrix_load_6, float* %output_matrix_addr_14, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 160 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "br label %23" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 161 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %22, label %24" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 162 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln118_8 = or i8 %shl_ln, 9" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 163 'or' 'or_ln118_8' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i8 %or_ln118_8 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 164 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%output_matrix_addr_17 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_9" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 165 'getelementptr' 'output_matrix_addr_17' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_17, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 166 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "br label %26"   --->   Operation 167 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_6 : Operation 168 [1/2] (1.35ns)   --->   "%input_matrix_load_7 = load float* %input_matrix_addr_7, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 168 'load' 'input_matrix_load_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln116_7 = or i8 %shl_ln, 9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 169 'or' 'or_ln116_7' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i8 %or_ln116_7 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 170 'zext' 'zext_ln116_15' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%output_matrix_addr_16 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_15" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 171 'getelementptr' 'output_matrix_addr_16' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.35ns)   --->   "store float %input_matrix_load_7, float* %output_matrix_addr_16, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 172 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "br label %26" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 173 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %25, label %27" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 174 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.92ns)   --->   "%add_ln116_8 = add i9 %sub_ln116, -16" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 175 'add' 'add_ln116_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln116_8 = sext i9 %add_ln116_8 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 176 'sext' 'sext_ln116_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln116_16 = zext i32 %sext_ln116_8 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 177 'zext' 'zext_ln116_16' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%input_matrix_addr_8 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_16" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 178 'getelementptr' 'input_matrix_addr_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (1.35ns)   --->   "%input_matrix_load_8 = load float* %input_matrix_addr_8, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 179 'load' 'input_matrix_load_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 180 [1/1] (0.92ns)   --->   "%add_ln116_9 = add i9 %sub_ln116, -15" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 180 'add' 'add_ln116_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln116_9 = sext i9 %add_ln116_9 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 181 'sext' 'sext_ln116_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln116_18 = zext i32 %sext_ln116_9 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 182 'zext' 'zext_ln116_18' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%input_matrix_addr_9 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_18" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 183 'getelementptr' 'input_matrix_addr_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_6 : Operation 184 [2/2] (1.35ns)   --->   "%input_matrix_load_9 = load float* %input_matrix_addr_9, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 184 'load' 'input_matrix_load_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 2.70>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln118_9 = or i8 %shl_ln, 10" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 185 'or' 'or_ln118_9' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i8 %or_ln118_9 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 186 'zext' 'zext_ln118_10' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%output_matrix_addr_19 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_10" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 187 'getelementptr' 'output_matrix_addr_19' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_19, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 188 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "br label %29"   --->   Operation 189 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (1.35ns)   --->   "%input_matrix_load_8 = load float* %input_matrix_addr_8, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 190 'load' 'input_matrix_load_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln116_8 = or i8 %shl_ln, 10" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 191 'or' 'or_ln116_8' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln116_17 = zext i8 %or_ln116_8 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 192 'zext' 'zext_ln116_17' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%output_matrix_addr_18 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_17" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 193 'getelementptr' 'output_matrix_addr_18' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.35ns)   --->   "store float %input_matrix_load_8, float* %output_matrix_addr_18, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 194 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "br label %29" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 195 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %28, label %30" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 196 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln118_10 = or i8 %shl_ln, 11" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 197 'or' 'or_ln118_10' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln118_11 = zext i8 %or_ln118_10 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 198 'zext' 'zext_ln118_11' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%output_matrix_addr_21 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_11" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 199 'getelementptr' 'output_matrix_addr_21' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_21, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 200 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "br label %32"   --->   Operation 201 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_7 : Operation 202 [1/2] (1.35ns)   --->   "%input_matrix_load_9 = load float* %input_matrix_addr_9, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 202 'load' 'input_matrix_load_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln116_9 = or i8 %shl_ln, 11" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 203 'or' 'or_ln116_9' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln116_19 = zext i8 %or_ln116_9 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 204 'zext' 'zext_ln116_19' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%output_matrix_addr_20 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_19" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 205 'getelementptr' 'output_matrix_addr_20' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (1.35ns)   --->   "store float %input_matrix_load_9, float* %output_matrix_addr_20, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 206 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "br label %32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 207 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %31, label %33" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 208 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.92ns)   --->   "%add_ln116_10 = add i9 %sub_ln116, -14" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 209 'add' 'add_ln116_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln116_10 = sext i9 %add_ln116_10 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 210 'sext' 'sext_ln116_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln116_20 = zext i32 %sext_ln116_10 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 211 'zext' 'zext_ln116_20' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%input_matrix_addr_10 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_20" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 212 'getelementptr' 'input_matrix_addr_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 213 [2/2] (1.35ns)   --->   "%input_matrix_load_10 = load float* %input_matrix_addr_10, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 213 'load' 'input_matrix_load_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 214 [1/1] (0.92ns)   --->   "%add_ln116_11 = add i9 %sub_ln116, -13" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 214 'add' 'add_ln116_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln116_11 = sext i9 %add_ln116_11 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 215 'sext' 'sext_ln116_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln116_22 = zext i32 %sext_ln116_11 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 216 'zext' 'zext_ln116_22' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%input_matrix_addr_11 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_22" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 217 'getelementptr' 'input_matrix_addr_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_7 : Operation 218 [2/2] (1.35ns)   --->   "%input_matrix_load_11 = load float* %input_matrix_addr_11, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 218 'load' 'input_matrix_load_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 2.70>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln118_11 = or i8 %shl_ln, 12" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 219 'or' 'or_ln118_11' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln118_12 = zext i8 %or_ln118_11 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 220 'zext' 'zext_ln118_12' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%output_matrix_addr_23 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_12" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 221 'getelementptr' 'output_matrix_addr_23' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_23, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 222 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 223 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 224 [1/2] (1.35ns)   --->   "%input_matrix_load_10 = load float* %input_matrix_addr_10, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 224 'load' 'input_matrix_load_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%or_ln116_10 = or i8 %shl_ln, 12" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 225 'or' 'or_ln116_10' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln116_21 = zext i8 %or_ln116_10 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 226 'zext' 'zext_ln116_21' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%output_matrix_addr_22 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_21" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 227 'getelementptr' 'output_matrix_addr_22' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (1.35ns)   --->   "store float %input_matrix_load_10, float* %output_matrix_addr_22, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 228 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "br label %35" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 229 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %and_ln115, label %34, label %36" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 230 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln118_12 = or i8 %shl_ln, 13" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 231 'or' 'or_ln118_12' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln118_13 = zext i8 %or_ln118_12 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 232 'zext' 'zext_ln118_13' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%output_matrix_addr_25 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_13" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 233 'getelementptr' 'output_matrix_addr_25' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_25, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 234 'store' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "br label %Padding_label3_end"   --->   Operation 235 'br' <Predicate = (!icmp_ln113 & !and_ln115)> <Delay = 0.00>
ST_8 : Operation 236 [1/2] (1.35ns)   --->   "%input_matrix_load_11 = load float* %input_matrix_addr_11, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 236 'load' 'input_matrix_load_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln116_11 = or i8 %shl_ln, 13" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 237 'or' 'or_ln116_11' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln116_23 = zext i8 %or_ln116_11 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 238 'zext' 'zext_ln116_23' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%output_matrix_addr_24 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_23" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 239 'getelementptr' 'output_matrix_addr_24' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (1.35ns)   --->   "store float %input_matrix_load_11, float* %output_matrix_addr_24, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 240 'store' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "br label %Padding_label3_end" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 241 'br' <Predicate = (!icmp_ln113 & and_ln115)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln118_13 = or i8 %shl_ln, 14" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 242 'or' 'or_ln118_13' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln118_14 = zext i8 %or_ln118_13 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 243 'zext' 'zext_ln118_14' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%output_matrix_addr_26 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_14" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 244 'getelementptr' 'output_matrix_addr_26' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_26, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 245 'store' <Predicate = (!icmp_ln113)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln118_14 = or i8 %shl_ln, 15" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 246 'or' 'or_ln118_14' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln118_15 = zext i8 %or_ln118_14 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 247 'zext' 'zext_ln118_15' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%output_matrix_addr_27 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_15" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 248 'getelementptr' 'output_matrix_addr_27' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_27, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 249 'store' <Predicate = (!icmp_ln113)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp)" [f_b_4_new_network/forw_back_new_network.c:119]   --->   Operation 250 'specregionend' 'empty_121' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 251 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:120]   --->   Operation 252 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:113) [6]  (0.755 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:113) [6]  (0 ns)
	'sub' operation ('sub_ln116', f_b_4_new_network/forw_back_new_network.c:116) [21]  (0.907 ns)
	'add' operation ('add_ln116', f_b_4_new_network/forw_back_new_network.c:116) [40]  (0.921 ns)
	'getelementptr' operation ('input_matrix_addr', f_b_4_new_network/forw_back_new_network.c:116) [43]  (0 ns)
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [44]  (1.35 ns)

 <State 3>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [44]  (1.35 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [48]  (1.35 ns)

 <State 4>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_matrix_load_2', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [82]  (1.35 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load_2', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [86]  (1.35 ns)

 <State 5>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_matrix_load_4', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [120]  (1.35 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load_4', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [124]  (1.35 ns)

 <State 6>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_matrix_load_6', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [158]  (1.35 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load_6', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [162]  (1.35 ns)

 <State 7>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_matrix_load_8', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [196]  (1.35 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load_8', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [200]  (1.35 ns)

 <State 8>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_matrix_load_10', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [234]  (1.35 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load_10', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [238]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln118_13', f_b_4_new_network/forw_back_new_network.c:118) [260]  (0 ns)
	'getelementptr' operation ('output_matrix_addr_26', f_b_4_new_network/forw_back_new_network.c:118) [262]  (0 ns)
	'store' operation ('store_ln118', f_b_4_new_network/forw_back_new_network.c:118) of constant 0 on array 'output_matrix' [263]  (1.35 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
