{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:false|/processing_system7_0_FCLK_RESET0_N:false|/TARGET_C_TopLevel_Sy_0_GCC_RESET:false|/processing_system7_0_FCLK_CLK0:false|/axi_dma_0_s2mm_introut:false|/TARGET_C_TopLevel_Sy_0_SS_RESET:false|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:false|/ARESETN_1:false|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:false|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:false|/rst_ps7_0_50M_peripheral_aresetn:false|/TARGET_C_TopLevel_Sy_1_GCC_RESET:false|/B_DO_10_1:false|/B_DO_11_1:false|/B_DO_14_1:false|/B_DO_13:false|/B_DO_4_1:false|/B_DO_6_1:false|/TARGET_C_TopLevel_Sy_1_SS_RESET:false|/B_DO_5_1:false|/B_DO_7_1:false|/B_DO_3_1:false|/B_DO_15_1:false|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:false|/B_DO_9_1:false|/B_DO_8_1:false|/B_DO_16_1:false|",
   "Addressing View_ScaleFactor":"0.930055",
   "Addressing View_TopLeft":"-151,-31",
   "Color Coded_Layers":"/B_DO_14_1:true|/processing_system7_0_FCLK_RESET0_N:true|/B_DO_10_1:true|/B_DO_9_1:true|/B_DO_16_1:true|/B_DO_11_1:true|/B_DO_7_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/axi_dma_0_s2mm_introut:true|/B_DO_15_1:true|/B_DO_5_1:true|/B_DO_8_1:true|/B_DO_3_1:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_13:true|/processing_system7_0_FCLK_CLK0:true|/ARESETN_1:true|/B_DO_4_1:true|",
   "Color Coded_ScaleFactor":"0.351912",
   "Color Coded_TopLeft":"-889,0",
   "Default View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/processing_system7_0_FCLK_RESET0_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/processing_system7_0_FCLK_CLK0:true|/axi_dma_0_s2mm_introut:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/ARESETN_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/B_DO_10_1:true|/B_DO_11_1:true|/B_DO_14_1:true|/B_DO_13:true|/B_DO_4_1:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/B_DO_5_1:true|/B_DO_7_1:true|/B_DO_3_1:true|/B_DO_15_1:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_9_1:true|/B_DO_8_1:true|/B_DO_16_1:true|",
   "Default View_ScaleFactor":"0.707692",
   "Default View_TopLeft":"2346,295",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.508655",
   "Grouping and No Loops_TopLeft":"-415,-2",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:false|/processing_system7_0_FCLK_RESET0_N:false|/TARGET_C_TopLevel_Sy_0_GCC_RESET:false|/processing_system7_0_FCLK_CLK0:false|/axi_dma_0_s2mm_introut:false|/TARGET_C_TopLevel_Sy_0_SS_RESET:false|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:false|/ARESETN_1:false|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:false|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:false|/rst_ps7_0_50M_peripheral_aresetn:false|/TARGET_C_TopLevel_Sy_1_GCC_RESET:false|/B_DO_10_1:false|/B_DO_11_1:false|/B_DO_14_1:false|/B_DO_13:false|/B_DO_4_1:false|/B_DO_6_1:false|/TARGET_C_TopLevel_Sy_1_SS_RESET:false|/B_DO_5_1:false|/B_DO_7_1:false|/B_DO_3_1:false|/B_DO_15_1:false|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:false|/B_DO_9_1:false|/B_DO_8_1:false|/B_DO_16_1:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1560 -y 250 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1560 -y 270 -defaultsOSRD
preplace port SIN -pg 1 -lvl 6 -x 1560 -y 730 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 6 -x 1560 -y 710 -defaultsOSRD
preplace port A_PCLK -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port A_HSCLK_P -pg 1 -lvl 6 -x 1560 -y 40 -defaultsOSRD
preplace port A_HSCLK_N -pg 1 -lvl 6 -x 1560 -y 20 -defaultsOSRD
preplace port A_WR_RS_S0 -pg 1 -lvl 6 -x 1560 -y 390 -defaultsOSRD
preplace port A_WR_RS_S1 -pg 1 -lvl 6 -x 1560 -y 410 -defaultsOSRD
preplace port A_WR_CS_S0 -pg 1 -lvl 6 -x 1560 -y 220 -defaultsOSRD
preplace port A_WR_CS_S1 -pg 1 -lvl 6 -x 1560 -y 290 -defaultsOSRD
preplace port A_WR_CS_S2 -pg 1 -lvl 6 -x 1560 -y 310 -defaultsOSRD
preplace port A_WR_CS_S3 -pg 1 -lvl 6 -x 1560 -y 330 -defaultsOSRD
preplace port A_WR_CS_S4 -pg 1 -lvl 6 -x 1560 -y 350 -defaultsOSRD
preplace port A_WR_CS_S5 -pg 1 -lvl 6 -x 1560 -y 370 -defaultsOSRD
preplace port A_RDAD_SIN -pg 1 -lvl 6 -x 1560 -y 120 -defaultsOSRD
preplace port A_RDAD_DIR -pg 1 -lvl 6 -x 1560 -y 100 -defaultsOSRD
preplace port A_SAMPLESEL_ANY -pg 1 -lvl 6 -x 1560 -y 140 -defaultsOSRD
preplace port A_SS_INCR -pg 1 -lvl 6 -x 1560 -y 160 -defaultsOSRD
preplace port A_SS_LD_SIN -pg 1 -lvl 6 -x 1560 -y 200 -defaultsOSRD
preplace port A_SS_LD_DIR -pg 1 -lvl 6 -x 1560 -y 180 -defaultsOSRD
preplace port A_RAMP -pg 1 -lvl 6 -x 1560 -y 80 -defaultsOSRD
preplace port SSTIN_P -pg 1 -lvl 6 -x 1560 -y 770 -defaultsOSRD
preplace port SSTIN_N -pg 1 -lvl 6 -x 1560 -y 750 -defaultsOSRD
preplace port MONTIMING_P -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port A_DONE -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port A_SHOUT -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port MONTIMING_N -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port A_TRIG1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port A_TRIG2 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port A_TRIG3 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port A_TRIG4 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port B_HSCLK_P -pg 1 -lvl 6 -x 1560 -y 450 -defaultsOSRD
preplace port B_HSCLK_N -pg 1 -lvl 6 -x 1560 -y 430 -defaultsOSRD
preplace port B_TRIG1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port B_TRIG2 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port B_TRIG3 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port B_TRIG4 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port B_SHOUT -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port B_DONE -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port B_WR_RS_S0 -pg 1 -lvl 6 -x 1560 -y 670 -defaultsOSRD
preplace port B_WR_RS_S1 -pg 1 -lvl 6 -x 1560 -y 690 -defaultsOSRD
preplace port B_WR_CS_S0 -pg 1 -lvl 6 -x 1560 -y 550 -defaultsOSRD
preplace port B_WR_CS_S1 -pg 1 -lvl 6 -x 1560 -y 570 -defaultsOSRD
preplace port B_WR_CS_S2 -pg 1 -lvl 6 -x 1560 -y 590 -defaultsOSRD
preplace port B_WR_CS_S3 -pg 1 -lvl 6 -x 1560 -y 610 -defaultsOSRD
preplace port B_WR_CS_S4 -pg 1 -lvl 6 -x 1560 -y 630 -defaultsOSRD
preplace port B_WR_CS_S5 -pg 1 -lvl 6 -x 1560 -y 650 -defaultsOSRD
preplace port B_RDAD_SIN -pg 1 -lvl 6 -x 1560 -y 490 -defaultsOSRD
preplace port B_RDAD_DIR -pg 1 -lvl 6 -x 1560 -y 470 -defaultsOSRD
preplace port B_SAMPLESEL_ANY -pg 1 -lvl 6 -x 1560 -y 510 -defaultsOSRD
preplace port B_SS_INCR -pg 1 -lvl 6 -x 1560 -y 530 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1320 -y 270 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 650 -y 280 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 950 -y 280 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 360 -y 150 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_0 -pg 1 -lvl 3 -x 650 -y 70 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_1 -pg 1 -lvl 3 -x 650 -y 170 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 2 -x 360 -y 290 -defaultsOSRD
preplace inst axistream_0 -pg 1 -lvl 1 -x 120 -y 200 -defaultsOSRD
preplace inst axistream_1 -pg 1 -lvl 1 -x 120 -y 300 -defaultsOSRD
preplace netloc axistream_0_M_AXIS 1 1 1 220J 200n
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 270
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 500J 70n
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 280
preplace netloc processing_system7_0_DDR 1 5 1 NJ 250
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 500 150n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 280
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 220 10 NJ 10 NJ 10 NJ 10 1540
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 NJ 170
preplace netloc axistream_1_M_AXIS 1 1 1 NJ 300
preplace netloc axis_interconnect_0_M00_AXIS 1 2 1 N 290
levelinfo -pg 1 0 120 360 650 950 1320 1560
pagesize -pg 1 -db -bbox -sgen -160 0 1750 790
",
   "Interfaces View_ScaleFactor":"1.0551",
   "Interfaces View_TopLeft":"-32,-14",
   "No Loops_ScaleFactor":"0.167465",
   "No Loops_TopLeft":"-908,-1248",
   "Reduced Jogs_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/processing_system7_0_FCLK_RESET0_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/processing_system7_0_FCLK_CLK0:true|/axi_dma_0_s2mm_introut:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/ARESETN_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/B_DO_10_1:true|/B_DO_11_1:true|/B_DO_14_1:true|/B_DO_13:true|/B_DO_4_1:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/B_DO_5_1:true|/B_DO_7_1:true|/B_DO_3_1:true|/B_DO_15_1:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_9_1:true|/B_DO_8_1:true|/B_DO_16_1:true|",
   "Reduced Jogs_ScaleFactor":"0.837732",
   "Reduced Jogs_TopLeft":"2270,457",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 3970 -y 1130 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 3970 -y 1150 -defaultsOSRD
preplace port A_DO_16 -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port A_DO_15 -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port A_DO_1 -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port A_DO_2 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port A_DO_3 -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port A_DO_4 -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port A_DO_5 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port A_DO_6 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A_DO_7 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port A_DO_14 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port A_DO_13 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port A_DO_12 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port A_DO_11 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port A_DO_10 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port A_DO_8 -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port A_DO_9 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port SIN -pg 1 -lvl 8 -x 3970 -y 90 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 8 -x 3970 -y 110 -defaultsOSRD
preplace port A_PCLK -pg 1 -lvl 8 -x 3970 -y 130 -defaultsOSRD
preplace port A_HSCLK_P -pg 1 -lvl 8 -x 3970 -y 150 -defaultsOSRD
preplace port A_HSCLK_N -pg 1 -lvl 8 -x 3970 -y 170 -defaultsOSRD
preplace port A_WR_RS_S0 -pg 1 -lvl 8 -x 3970 -y 190 -defaultsOSRD
preplace port A_WR_RS_S1 -pg 1 -lvl 8 -x 3970 -y 210 -defaultsOSRD
preplace port A_WR_CS_S0 -pg 1 -lvl 8 -x 3970 -y 230 -defaultsOSRD
preplace port A_WR_CS_S1 -pg 1 -lvl 8 -x 3970 -y 250 -defaultsOSRD
preplace port A_WR_CS_S2 -pg 1 -lvl 8 -x 3970 -y 270 -defaultsOSRD
preplace port A_WR_CS_S3 -pg 1 -lvl 8 -x 3970 -y 290 -defaultsOSRD
preplace port A_WR_CS_S4 -pg 1 -lvl 8 -x 3970 -y 310 -defaultsOSRD
preplace port A_WR_CS_S5 -pg 1 -lvl 8 -x 3970 -y 330 -defaultsOSRD
preplace port A_GCC_RESET -pg 1 -lvl 8 -x 3970 -y 350 -defaultsOSRD
preplace port WL_CLK_P -pg 1 -lvl 8 -x 3970 -y 370 -defaultsOSRD
preplace port WL_CLK_N -pg 1 -lvl 8 -x 3970 -y 390 -defaultsOSRD
preplace port A_RDAD_CLK -pg 1 -lvl 8 -x 3970 -y 410 -defaultsOSRD
preplace port A_RDAD_SIN -pg 1 -lvl 8 -x 3970 -y 430 -defaultsOSRD
preplace port A_RDAD_DIR -pg 1 -lvl 8 -x 3970 -y 450 -defaultsOSRD
preplace port A_SAMPLESEL_ANY -pg 1 -lvl 8 -x 3970 -y 470 -defaultsOSRD
preplace port A_SS_INCR -pg 1 -lvl 8 -x 3970 -y 490 -defaultsOSRD
preplace port A_SS_RESET -pg 1 -lvl 8 -x 3970 -y 530 -defaultsOSRD
preplace port A_SS_LD_SIN -pg 1 -lvl 8 -x 3970 -y 570 -defaultsOSRD
preplace port A_SS_LD_DIR -pg 1 -lvl 8 -x 3970 -y 590 -defaultsOSRD
preplace port A_RAMP -pg 1 -lvl 8 -x 3970 -y 610 -defaultsOSRD
preplace port MONTIMING_P -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace port A_DONE -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port A_SHOUT -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port MONTIMING_N -pg 1 -lvl 0 -x 0 -y 1670 -defaultsOSRD
preplace port A_TRIG1 -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port A_TRIG2 -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port A_TRIG3 -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port A_TRIG4 -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace port B_HSCLK_P -pg 1 -lvl 8 -x 3970 -y 1780 -defaultsOSRD
preplace port B_HSCLK_N -pg 1 -lvl 8 -x 3970 -y 1740 -defaultsOSRD
preplace port B_TRIG1 -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace port B_TRIG2 -pg 1 -lvl 0 -x 0 -y 2200 -defaultsOSRD
preplace port B_TRIG3 -pg 1 -lvl 0 -x 0 -y 2220 -defaultsOSRD
preplace port B_TRIG4 -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace port B_SHOUT -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port B_DONE -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace port B_WR_RS_S0 -pg 1 -lvl 8 -x 3970 -y 1760 -defaultsOSRD
preplace port B_WR_RS_S1 -pg 1 -lvl 8 -x 3970 -y 1840 -defaultsOSRD
preplace port B_WR_CS_S0 -pg 1 -lvl 8 -x 3970 -y 1860 -defaultsOSRD
preplace port B_WR_CS_S1 -pg 1 -lvl 8 -x 3970 -y 1880 -defaultsOSRD
preplace port B_WR_CS_S2 -pg 1 -lvl 8 -x 3970 -y 1900 -defaultsOSRD
preplace port B_WR_CS_S3 -pg 1 -lvl 8 -x 3970 -y 1920 -defaultsOSRD
preplace port B_WR_CS_S4 -pg 1 -lvl 8 -x 3970 -y 1940 -defaultsOSRD
preplace port B_WR_CS_S5 -pg 1 -lvl 8 -x 3970 -y 1960 -defaultsOSRD
preplace port B_GCC_RESET -pg 1 -lvl 8 -x 3970 -y 1980 -defaultsOSRD
preplace port B_RDAD_CLK -pg 1 -lvl 8 -x 3970 -y 2040 -defaultsOSRD
preplace port B_RDAD_SIN -pg 1 -lvl 8 -x 3970 -y 2060 -defaultsOSRD
preplace port B_RDAD_DIR -pg 1 -lvl 8 -x 3970 -y 2080 -defaultsOSRD
preplace port B_SAMPLESEL_ANY -pg 1 -lvl 8 -x 3970 -y 2100 -defaultsOSRD
preplace port B_SS_INCR -pg 1 -lvl 8 -x 3970 -y 2120 -defaultsOSRD
preplace port B_SS_RESET -pg 1 -lvl 8 -x 3970 -y 2160 -defaultsOSRD
preplace port B_RAMP -pg 1 -lvl 8 -x 3970 -y 2240 -defaultsOSRD
preplace port B_SS_LD_SIN -pg 1 -lvl 8 -x 3970 -y 2200 -defaultsOSRD
preplace port B_SS_LD_DIR -pg 1 -lvl 8 -x 3970 -y 2220 -defaultsOSRD
preplace port B_PCLK -pg 1 -lvl 8 -x 3970 -y 1810 -defaultsOSRD
preplace portBus SSTIN_P -pg 1 -lvl 8 -x 3970 -y 680 -defaultsOSRD
preplace portBus SSTIN_N -pg 1 -lvl 8 -x 3970 -y 700 -defaultsOSRD
preplace portBus B_DO_1 -pg 1 -lvl 0 -x 0 -y 1690 -defaultsOSRD
preplace portBus B_DO_2 -pg 1 -lvl 0 -x 0 -y 1710 -defaultsOSRD
preplace portBus B_DO_3 -pg 1 -lvl 0 -x 0 -y 1730 -defaultsOSRD
preplace portBus B_DO_4 -pg 1 -lvl 0 -x 0 -y 1750 -defaultsOSRD
preplace portBus B_DO_5 -pg 1 -lvl 0 -x 0 -y 1770 -defaultsOSRD
preplace portBus B_DO_6 -pg 1 -lvl 0 -x 0 -y 1790 -defaultsOSRD
preplace portBus B_DO_7 -pg 1 -lvl 0 -x 0 -y 1810 -defaultsOSRD
preplace portBus B_DO_8 -pg 1 -lvl 0 -x 0 -y 1830 -defaultsOSRD
preplace portBus B_DO_9 -pg 1 -lvl 0 -x 0 -y 1850 -defaultsOSRD
preplace portBus B_DO_10 -pg 1 -lvl 0 -x 0 -y 1870 -defaultsOSRD
preplace portBus B_DO_11 -pg 1 -lvl 0 -x 0 -y 1890 -defaultsOSRD
preplace portBus B_DO_12 -pg 1 -lvl 0 -x 0 -y 1910 -defaultsOSRD
preplace portBus B_DO_13 -pg 1 -lvl 0 -x 0 -y 1930 -defaultsOSRD
preplace portBus B_DO_14 -pg 1 -lvl 0 -x 0 -y 1950 -defaultsOSRD
preplace portBus B_DO_15 -pg 1 -lvl 0 -x 0 -y 1970 -defaultsOSRD
preplace portBus B_DO_16 -pg 1 -lvl 0 -x 0 -y 1990 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2610 -y 1200 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1450 -y 1170 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1840 -y 1220 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1080 -y 1510 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 200 -y 1270 -swap {1 0 2 3 4 5 6 7 8 9} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1840 -y 200 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -x 1840 -y 1040 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 3 -x 1080 -y 1150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 27 23 22 20 24 26 25 28 29} -defaultsOSRD
preplace inst axistream_0 -pg 1 -lvl 2 -x 620 -y 1050 -defaultsOSRD
preplace inst axistream_1 -pg 1 -lvl 2 -x 620 -y 1320 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 5 -x 1840 -y 1840 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 7 -x 3150 -y 690 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_0 -pg 1 -lvl 6 -x 2610 -y 460 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_1 -pg 1 -lvl 6 -x 2610 -y 2090 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 1460 NJ 1460 880J 1350 NJ 1350 NJ 1350 NJ 1350 2860
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 390 1180 840 970 1280 970 1640 950 2080
preplace netloc ARESETN_1 1 1 2 370 1450 NJ
preplace netloc DO_16_1 1 0 5 NJ 350 NJ 350 NJ 350 NJ 350 NJ
preplace netloc DO_15_1 1 0 5 NJ 330 NJ 330 NJ 330 NJ 330 NJ
preplace netloc DO_1_1 1 0 5 NJ 50 NJ 50 NJ 50 NJ 50 NJ
preplace netloc DO_2_1 1 0 5 NJ 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc DO_3_1 1 0 5 NJ 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc DO_4_1 1 0 5 NJ 110 NJ 110 NJ 110 NJ 110 NJ
preplace netloc DO_5_1 1 0 5 NJ 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc DO_6_1 1 0 5 NJ 150 NJ 150 NJ 150 NJ 150 NJ
preplace netloc DO_7_1 1 0 5 NJ 170 NJ 170 NJ 170 NJ 170 NJ
preplace netloc DO_14_1 1 0 5 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc DO_13_1 1 0 5 NJ 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc DO_12_1 1 0 5 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc DO_11_1 1 0 5 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc DO_10_1 1 0 5 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc DO_8_1 1 0 5 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc DO_9_1 1 0 5 NJ 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 1370 380 1170 860 980 1270 980 1650 960 2070 1330 2870
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1630 1040n
preplace netloc xlconcat_1_dout 1 5 1 2060 1040n
preplace netloc TARGET_C_TopLevel_Sy_0_SIN 1 6 2 NJ 150 3290
preplace netloc TARGET_C_TopLevel_Sy_0_SCLK 1 6 2 NJ 170 3300
preplace netloc TARGET_C_TopLevel_Sy_0_PCLK 1 6 2 NJ 190 3310
preplace netloc TARGET_C_TopLevel_Sy_0_HSCLK_P 1 6 2 NJ 210 3320
preplace netloc TARGET_C_TopLevel_Sy_0_HSCLK_N 1 6 2 NJ 230 3330
preplace netloc TARGET_C_TopLevel_Sy_0_WR_RS_S0 1 6 2 NJ 250 3340
preplace netloc TARGET_C_TopLevel_Sy_0_WR_RS_S1 1 6 2 NJ 270 3350
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S0 1 6 2 NJ 290 3360
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S1 1 6 2 NJ 310 3370
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S2 1 6 2 NJ 330 3380
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S3 1 6 2 NJ 350 3390
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S4 1 6 2 NJ 370 3400
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S5 1 6 2 NJ 390 3410
preplace netloc TARGET_C_TopLevel_Sy_0_GCC_RESET 1 6 2 NJ 410 3420
preplace netloc TARGET_C_TopLevel_Sy_0_WL_CLK_P 1 6 2 NJ 430 3430
preplace netloc TARGET_C_TopLevel_Sy_0_WL_CLK_N 1 6 2 NJ 450 3440
preplace netloc TARGET_C_TopLevel_Sy_0_RDAD_CLK 1 6 2 NJ 470 3450
preplace netloc TARGET_C_TopLevel_Sy_0_RDAD_SIN 1 6 2 NJ 490 3460
preplace netloc TARGET_C_TopLevel_Sy_0_RDAD_DIR 1 6 2 NJ 510 3470
preplace netloc TARGET_C_TopLevel_Sy_0_SAMPLESEL_ANY 1 6 2 NJ 530 3480
preplace netloc TARGET_C_TopLevel_Sy_0_SS_INCR 1 6 2 NJ 550 3490
preplace netloc TARGET_C_TopLevel_Sy_0_SS_RESET 1 6 2 NJ 590 3500
preplace netloc TARGET_C_TopLevel_Sy_0_SS_LD_SIN 1 6 2 2840J 600 3510
preplace netloc TARGET_C_TopLevel_Sy_0_SS_LD_DIR 1 6 2 2870J 610 3520
preplace netloc TARGET_C_TopLevel_Sy_0_RAMP 1 6 2 2880J 620 3530
preplace netloc TARGET_C_TopLevel_Sy_0_SSVALID_INTR 1 4 3 1660 910 NJ 910 2850
preplace netloc xlconcat_0_dout 1 5 1 2090 200n
preplace netloc TARGET_C_TopLevel_Sy_0_FIFOdata 1 1 6 380 890 NJ 890 NJ 890 NJ 890 NJ 890 2840
preplace netloc TARGET_C_TopLevel_Sy_0_CNT_CLR 1 1 6 370 880 NJ 880 NJ 880 NJ 880 NJ 880 2870
preplace netloc TARGET_C_TopLevel_Sy_0_FIFOvalid 1 1 6 430 900 NJ 900 NJ 900 NJ 900 NJ 900 2860
preplace netloc TARGET_C_TopLevel_Sy_0_SW_nRST 1 1 6 390 -10 NJ -10 NJ -10 NJ -10 NJ -10 2840
preplace netloc MONTIMING_P_1 1 0 6 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 2050
preplace netloc DONE_1 1 0 6 NJ 450 NJ 450 800J 480 1280J 520 1650J 530 2020J
preplace netloc SHOUT_1 1 0 6 NJ 410 NJ 410 NJ 410 NJ 410 1660J 520 2010J
preplace netloc MONTIMING_N_1 1 0 6 NJ 1670 NJ 1670 NJ 1670 1260J 1620 NJ 1620 2090
preplace netloc TRIGA_1 1 0 6 NJ 550 NJ 550 810J 560 NJ 560 NJ 560 2060J
preplace netloc axistream_0_Cnt_AXIS_DATA 1 2 4 800J 540 NJ 540 NJ 540 2030
preplace netloc TRIGB_1 1 0 6 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ
preplace netloc TRIGC_1 1 0 6 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ
preplace netloc TRIGD_1 1 0 6 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_TestStream 1 1 6 440 920 NJ 920 NJ 920 NJ 920 NJ 920 2880
preplace netloc axistream_1_Cnt_AXIS_DATA 1 2 4 850 1330 NJ 1330 1630J 1360 2020J
preplace netloc axistream_1_StreamReady 1 2 4 N 1320 NJ 1320 1650J 1370 1990J
preplace netloc TARGET_C_TopLevel_Sy_1_SW_nRST 1 1 6 420 1440 870J 1340 NJ 1340 NJ 1340 NJ 1340 2850
preplace netloc TARGET_C_TopLevel_Sy_1_TestStream 1 1 6 410 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 2860
preplace netloc TARGET_C_TopLevel_Sy_1_FIFOdata 1 1 6 430 2500 NJ 2500 NJ 2500 NJ 2500 NJ 2500 2850
preplace netloc TARGET_C_TopLevel_Sy_1_FIFOvalid 1 1 6 400 2510 NJ 2510 NJ 2510 NJ 2510 NJ 2510 2870
preplace netloc TARGET_C_TopLevel_Sy_1_CNT_CLR 1 1 6 440 1680 NJ 1680 1280J 1630 NJ 1630 NJ 1630 2840
preplace netloc TARGET_C_TopLevel_Sy_1_HSCLK_P 1 6 2 NJ 1840 3310
preplace netloc TARGET_C_TopLevel_Sy_1_HSCLK_N 1 6 2 2870J 1820 3290
preplace netloc B_TRIG1_1 1 0 6 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ
preplace netloc B_TRIG2_1 1 0 6 NJ 2200 NJ 2200 NJ 2200 NJ 2200 NJ 2200 NJ
preplace netloc B_TRIG3_1 1 0 6 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ
preplace netloc B_TRIG4_1 1 0 6 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ
preplace netloc axistream_0_StreamReady 1 2 4 820J 550 NJ 550 NJ 550 2040
preplace netloc B_SHOUT_1 1 0 6 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ 2060 2000J
preplace netloc B_DONE_1 1 0 6 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_RS_S0 1 6 2 2880J 1830 3300
preplace netloc TARGET_C_TopLevel_Sy_1_WR_RS_S1 1 6 2 NJ 1900 3340
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S0 1 6 2 NJ 1920 3360
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S1 1 6 2 NJ 1940 3380
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S2 1 6 2 NJ 1960 3390
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S3 1 6 2 NJ 1980 3400
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S4 1 6 2 NJ 2000 3420
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S5 1 6 2 NJ 2020 3430
preplace netloc TARGET_C_TopLevel_Sy_1_GCC_RESET 1 6 2 NJ 2040 3440
preplace netloc TARGET_C_TopLevel_Sy_1_RDAD_CLK 1 6 2 NJ 2100 3450
preplace netloc TARGET_C_TopLevel_Sy_1_RDAD_SIN 1 6 2 NJ 2120 3460
preplace netloc TARGET_C_TopLevel_Sy_1_RDAD_DIR 1 6 2 NJ 2140 3470
preplace netloc TARGET_C_TopLevel_Sy_1_SAMPLESEL_ANY 1 6 2 NJ 2160 3480
preplace netloc TARGET_C_TopLevel_Sy_1_SS_INCR 1 6 2 NJ 2180 3490
preplace netloc TARGET_C_TopLevel_Sy_1_SS_RESET 1 6 2 NJ 2220 3500
preplace netloc xlconcat_2_dout 1 5 1 2010 1840n
preplace netloc B_DO_1_1 1 0 5 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ
preplace netloc B_DO_2_1 1 0 5 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ
preplace netloc B_DO_3_1 1 0 5 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ
preplace netloc B_DO_4_1 1 0 5 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ
preplace netloc B_DO_5_1 1 0 5 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ
preplace netloc B_DO_6_1 1 0 5 NJ 1790 NJ 1790 NJ 1790 NJ 1790 NJ
preplace netloc B_DO_7_1 1 0 5 NJ 1810 NJ 1810 NJ 1810 NJ 1810 NJ
preplace netloc B_DO_8_1 1 0 5 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ
preplace netloc B_DO_9_1 1 0 5 NJ 1850 NJ 1850 NJ 1850 NJ 1850 NJ
preplace netloc B_DO_10_1 1 0 5 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ
preplace netloc B_DO_11_1 1 0 5 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ
preplace netloc B_DO_12_1 1 0 5 NJ 1910 NJ 1910 NJ 1910 NJ 1910 NJ
preplace netloc B_DO_13 1 0 5 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ
preplace netloc B_DO_14_1 1 0 5 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ
preplace netloc B_DO_15_1 1 0 5 NJ 1970 NJ 1970 NJ 1970 NJ 1970 NJ
preplace netloc B_DO_16_1 1 0 5 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_RAMP 1 6 2 2880 2250 3530
preplace netloc TARGET_C_TopLevel_Sy_1_SS_LD_SIN 1 6 2 2850 2230 3510
preplace netloc TARGET_C_TopLevel_Sy_1_SS_LD_DIR 1 6 2 2860 2240 3520
preplace netloc TARGET_C_TopLevel_Sy_1_SSVALID_INTR 1 4 3 1660 2480 NJ 2480 2840
preplace netloc TARGET_C_TopLevel_Sy_1_PCLK 1 6 2 2850 1850 3320
preplace netloc TARGET_C_TopLevel_Sy_0_SSTIN 1 6 1 N 690
preplace netloc util_ds_buf_0_OBUF_DS_P 1 7 1 N 680
preplace netloc util_ds_buf_0_OBUF_DS_N 1 7 1 N 700
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 890 940 NJ 940 NJ 940 NJ 940 2850
preplace netloc processing_system7_0_DDR 1 6 2 NJ 1130 N
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 3 NJ 1530 NJ 1530 2030
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1260 1130n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 2030 1180n
preplace netloc axistream_1_M_AXIS 1 2 1 820 1060n
preplace netloc axis_interconnect_0_M00_AXIS 1 3 1 N 1150
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1620 1150n
preplace netloc processing_system7_0_FIXED_IO 1 6 2 NJ 1150 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 3 1250J 510 NJ 510 1990
preplace netloc axistream_0_M_AXIS 1 2 1 830 1030n
levelinfo -pg 1 0 200 620 1080 1450 1840 2610 3150 3970
pagesize -pg 1 -db -bbox -sgen -160 -120 4160 2550
"
}
{
   "da_axi4_cnt":"13",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"14"
}
